
STMF446_SteppingMotor_UARTOnly.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000650c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  080066dc  080066dc  000166dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006be4  08006be4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006be4  08006be4  00016be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bec  08006bec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bec  08006bec  00016bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bf0  08006bf0  00016bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  20000070  08006c64  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  08006c64  00020868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010500  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c5  00000000  00000000  000305a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00032968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d78  00000000  00000000  000337c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003fac  00000000  00000000  00034540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001110c  00000000  00000000  000384ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5b2c  00000000  00000000  000495f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011f124  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004488  00000000  00000000  0011f174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066c4 	.word	0x080066c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080066c4 	.word	0x080066c4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <tmc2209_readWriteArray>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void tmc2209_readWriteArray(uint8_t channel, uint8_t *data, size_t writeLength, size_t readLength)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60b9      	str	r1, [r7, #8]
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	//set your uart read write
	//UART_readWrite(channelToUART(channel), data, writeLength, readLength);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
 80005c4:	480e      	ldr	r0, [pc, #56]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005c6:	f003 ff0b 	bl	80043e0 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(&huart1, data, writeLength,3000);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005d2:	68b9      	ldr	r1, [r7, #8]
 80005d4:	480a      	ldr	r0, [pc, #40]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005d6:	f003 faab 	bl	8003b30 <HAL_UART_Transmit>

	if(readLength > 0){
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00a      	beq.n	80005f6 <tmc2209_readWriteArray+0x42>
		HAL_HalfDuplex_EnableReceiver(&huart1);
 80005e0:	4807      	ldr	r0, [pc, #28]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005e2:	f003 ff31 	bl	8004448 <HAL_HalfDuplex_EnableReceiver>
		HAL_UART_Receive(&huart1, data, readLength, 3000);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005ee:	68b9      	ldr	r1, [r7, #8]
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005f2:	f003 fb2f 	bl	8003c54 <HAL_UART_Receive>
	}
}
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200000d4 	.word	0x200000d4

08000604 <tmc2209_CRC8>:

uint8_t tmc2209_CRC8(uint8_t *data, size_t length)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
	return TMC2209_CRC(data, length);
 800060e:	2201      	movs	r2, #1
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f004 fcbe 	bl	8004f94 <tmc_CRC8>
 8000618:	4603      	mov	r3, r0
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <reset>:

static uint8_t reset()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	//StepDir_init(STEPDIR_PRECISION);
	//StepDir_setPins(0, Pins.STEP, Pins.DIR, Pins.DIAG);

	return tmc2209_reset(&TMC2209);
 8000628:	4802      	ldr	r0, [pc, #8]	; (8000634 <reset+0x10>)
 800062a:	f004 feeb 	bl	8005404 <tmc2209_reset>
 800062e:	4603      	mov	r3, r0
}
 8000630:	4618      	mov	r0, r3
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2000015c 	.word	0x2000015c

08000638 <restore>:

static uint8_t restore()
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	return tmc2209_restore(&TMC2209);
 800063c:	4802      	ldr	r0, [pc, #8]	; (8000648 <restore+0x10>)
 800063e:	f004 ff1b 	bl	8005478 <tmc2209_restore>
 8000642:	4603      	mov	r3, r0
}
 8000644:	4618      	mov	r0, r3
 8000646:	bd80      	pop	{r7, pc}
 8000648:	2000015c 	.word	0x2000015c

0800064c <TMC2209_INIT>:


void TMC2209_INIT()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af02      	add	r7, sp, #8
	tmc_fillCRC8Table(0x07, true, 1);
 8000652:	2201      	movs	r2, #1
 8000654:	2101      	movs	r1, #1
 8000656:	2007      	movs	r0, #7
 8000658:	f004 fbe4 	bl	8004e24 <tmc_fillCRC8Table>

	TMC2209_config.reset = reset;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TMC2209_INIT+0x38>)
 800065e:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <TMC2209_INIT+0x3c>)
 8000660:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	TMC2209_config.restore = restore;
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <TMC2209_INIT+0x38>)
 8000666:	4a09      	ldr	r2, [pc, #36]	; (800068c <TMC2209_INIT+0x40>)
 8000668:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	tmc2209_init(&TMC2209, 0, 0, &TMC2209_config, &tmc2209_defaultRegisterResetState[0]);
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <TMC2209_INIT+0x44>)
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	4b04      	ldr	r3, [pc, #16]	; (8000684 <TMC2209_INIT+0x38>)
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	4807      	ldr	r0, [pc, #28]	; (8000694 <TMC2209_INIT+0x48>)
 8000678:	f004 fde0 	bl	800523c <tmc2209_init>


	//restore();
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200003e4 	.word	0x200003e4
 8000688:	08000625 	.word	0x08000625
 800068c:	08000639 	.word	0x08000639
 8000690:	080068b4 	.word	0x080068b4
 8000694:	2000015c 	.word	0x2000015c

08000698 <HAL_GPIO_EXTI_Callback>:
	return &TMC2209;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	80fb      	strh	r3, [r7, #6]
	//stepper 0 end stop senssor
	if(GPIO_Pin == GPIO_PIN_6 ){
 80006a2:	88fb      	ldrh	r3, [r7, #6]
 80006a4:	2b40      	cmp	r3, #64	; 0x40
 80006a6:	d11b      	bne.n	80006e0 <HAL_GPIO_EXTI_Callback+0x48>
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 80006a8:	2140      	movs	r1, #64	; 0x40
 80006aa:	481b      	ldr	r0, [pc, #108]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006ac:	f001 fbba 	bl	8001e24 <HAL_GPIO_ReadPin>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d106      	bne.n	80006c4 <HAL_GPIO_EXTI_Callback+0x2c>
			end_stop_state |= 1;
 80006b6:	4b19      	ldr	r3, [pc, #100]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006c2:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 80006c4:	2140      	movs	r1, #64	; 0x40
 80006c6:	4814      	ldr	r0, [pc, #80]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006c8:	f001 fbac 	bl	8001e24 <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d006      	beq.n	80006e0 <HAL_GPIO_EXTI_Callback+0x48>
			end_stop_state &= ~1;
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	f023 0301 	bic.w	r3, r3, #1
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006de:	701a      	strb	r2, [r3, #0]
		}
	}
	if(GPIO_Pin == GPIO_PIN_7 ){
 80006e0:	88fb      	ldrh	r3, [r7, #6]
 80006e2:	2b80      	cmp	r3, #128	; 0x80
 80006e4:	d114      	bne.n	8000710 <HAL_GPIO_EXTI_Callback+0x78>
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)){
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	480b      	ldr	r0, [pc, #44]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006ea:	f001 fb9b 	bl	8001e24 <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <HAL_GPIO_EXTI_Callback+0x64>
			current_stall|= 0;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 80006f6:	781a      	ldrb	r2, [r3, #0]
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 80006fa:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)){
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	4806      	ldr	r0, [pc, #24]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 8000700:	f001 fb90 	bl	8001e24 <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d002      	beq.n	8000710 <HAL_GPIO_EXTI_Callback+0x78>
			current_stall = 1;
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 800070c:	2201      	movs	r2, #1
 800070e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40020400 	.word	0x40020400
 800071c:	20000648 	.word	0x20000648
 8000720:	20000649 	.word	0x20000649

08000724 <HAL_TIM_OC_DelayElapsedCallback>:
//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, mind);
//	return;
//
//}

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){      //指定したコンペアを超えた時発火
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
//		s->di = s->d;	//計算結果sをstepperInfoのメンバdに代入したものをメンバdiに代入
//		//printf("stepPosition:%ld \r\n",s->stepPosition);
//		setNextInterruptInterval();
//		__HAL_TIM_SET_COUNTER(&htim3, 0);
//	}
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <TMCsetup>:
//	steppers[0].minStepInterval = 500;
//	printf("homing:\r\n");
//
//}

void TMCsetup(){
 8000738:	b580      	push	{r7, lr}
 800073a:	b090      	sub	sp, #64	; 0x40
 800073c:	af00      	add	r7, sp, #0
	int32_t mstep_value = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	63fb      	str	r3, [r7, #60]	; 0x3c
		int32_t toff_value = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	63bb      	str	r3, [r7, #56]	; 0x38
		int32_t microstep_value = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	637b      	str	r3, [r7, #52]	; 0x34
		int32_t IRUN_value = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	633b      	str	r3, [r7, #48]	; 0x30
		int32_t IHOLD_value = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	62fb      	str	r3, [r7, #44]	; 0x2c
		int32_t IHOLDDELAY_value= 0;
 8000752:	2300      	movs	r3, #0
 8000754:	62bb      	str	r3, [r7, #40]	; 0x28
		int32_t stallgard_setup_value=0;
 8000756:	2300      	movs	r3, #0
 8000758:	627b      	str	r3, [r7, #36]	; 0x24
		int32_t TCOOLTHRS_value=0;
 800075a:	2300      	movs	r3, #0
 800075c:	623b      	str	r3, [r7, #32]
		int32_t SEMIN_value=0;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
		int32_t SEMAX_value=0;
 8000762:	2300      	movs	r3, #0
 8000764:	61bb      	str	r3, [r7, #24]
		int32_t TBL_value = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
		int32_t stealthChop_value = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
		int32_t autoscale_value = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
		int32_t PWMAuto_value = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	60bb      	str	r3, [r7, #8]
		int32_t PWMAuto_scale = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
		int32_t value = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	603b      	str	r3, [r7, #0]


		IRUN_value = 31;
 800077e:	231f      	movs	r3, #31
 8000780:	633b      	str	r3, [r7, #48]	; 0x30
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT, IRUN_value);	//実行電流
 8000782:	2110      	movs	r1, #16
 8000784:	48cb      	ldr	r0, [pc, #812]	; (8000ab4 <TMCsetup+0x37c>)
 8000786:	f004 fcf6 	bl	8005176 <tmc2209_readInt>
 800078a:	4603      	mov	r3, r0
 800078c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000792:	021b      	lsls	r3, r3, #8
 8000794:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8000798:	4313      	orrs	r3, r2
 800079a:	461a      	mov	r2, r3
 800079c:	2110      	movs	r1, #16
 800079e:	48c5      	ldr	r0, [pc, #788]	; (8000ab4 <TMCsetup+0x37c>)
 80007a0:	f004 fc99 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80007a4:	f000 ffd6 	bl	8001754 <HAL_GetTick>
 80007a8:	4603      	mov	r3, r0
 80007aa:	4619      	mov	r1, r3
 80007ac:	48c1      	ldr	r0, [pc, #772]	; (8000ab4 <TMCsetup+0x37c>)
 80007ae:	f004 fe18 	bl	80053e2 <tmc2209_periodicJob>
		HAL_Delay(100);
 80007b2:	2064      	movs	r0, #100	; 0x64
 80007b4:	f000 ffda 	bl	800176c <HAL_Delay>
		IRUN_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT);
 80007b8:	2110      	movs	r1, #16
 80007ba:	48be      	ldr	r0, [pc, #760]	; (8000ab4 <TMCsetup+0x37c>)
 80007bc:	f004 fcdb 	bl	8005176 <tmc2209_readInt>
 80007c0:	4603      	mov	r3, r0
 80007c2:	121b      	asrs	r3, r3, #8
 80007c4:	f003 031f 	and.w	r3, r3, #31
 80007c8:	633b      	str	r3, [r7, #48]	; 0x30
		printf("IRUN: %ld\r\n", IRUN_value);
 80007ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80007cc:	48ba      	ldr	r0, [pc, #744]	; (8000ab8 <TMCsetup+0x380>)
 80007ce:	f004 fe9f 	bl	8005510 <iprintf>

		IHOLD_value= 31;																						//モーター待機時の電流の設定
 80007d2:	231f      	movs	r3, #31
 80007d4:	62fb      	str	r3, [r7, #44]	; 0x2c
		TMC2209_FIELD_UPDATE(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT, IHOLD_value);
 80007d6:	2110      	movs	r1, #16
 80007d8:	48b6      	ldr	r0, [pc, #728]	; (8000ab4 <TMCsetup+0x37c>)
 80007da:	f004 fccc 	bl	8005176 <tmc2209_readInt>
 80007de:	4603      	mov	r3, r0
 80007e0:	f023 021f 	bic.w	r2, r3, #31
 80007e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007e6:	f003 031f 	and.w	r3, r3, #31
 80007ea:	4313      	orrs	r3, r2
 80007ec:	461a      	mov	r2, r3
 80007ee:	2110      	movs	r1, #16
 80007f0:	48b0      	ldr	r0, [pc, #704]	; (8000ab4 <TMCsetup+0x37c>)
 80007f2:	f004 fc70 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80007f6:	f000 ffad 	bl	8001754 <HAL_GetTick>
 80007fa:	4603      	mov	r3, r0
 80007fc:	4619      	mov	r1, r3
 80007fe:	48ad      	ldr	r0, [pc, #692]	; (8000ab4 <TMCsetup+0x37c>)
 8000800:	f004 fdef 	bl	80053e2 <tmc2209_periodicJob>
		HAL_Delay(100);
 8000804:	2064      	movs	r0, #100	; 0x64
 8000806:	f000 ffb1 	bl	800176c <HAL_Delay>
		IHOLD_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT);	//保持電流
 800080a:	2110      	movs	r1, #16
 800080c:	48a9      	ldr	r0, [pc, #676]	; (8000ab4 <TMCsetup+0x37c>)
 800080e:	f004 fcb2 	bl	8005176 <tmc2209_readInt>
 8000812:	4603      	mov	r3, r0
 8000814:	f003 031f 	and.w	r3, r3, #31
 8000818:	62fb      	str	r3, [r7, #44]	; 0x2c
		printf("IHOLD: %ld\r\n", IHOLD_value);
 800081a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800081c:	48a7      	ldr	r0, [pc, #668]	; (8000abc <TMCsetup+0x384>)
 800081e:	f004 fe77 	bl	8005510 <iprintf>

		value=0;
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
		value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_PDN_DISABLE_MASK,TMC2209_PDN_DISABLE_SHIFT);
 8000826:	2100      	movs	r1, #0
 8000828:	48a2      	ldr	r0, [pc, #648]	; (8000ab4 <TMCsetup+0x37c>)
 800082a:	f004 fca4 	bl	8005176 <tmc2209_readInt>
 800082e:	4603      	mov	r3, r0
 8000830:	119b      	asrs	r3, r3, #6
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	603b      	str	r3, [r7, #0]
		printf("pdn_disable : %ld\r\n", value);
 8000838:	6839      	ldr	r1, [r7, #0]
 800083a:	48a1      	ldr	r0, [pc, #644]	; (8000ac0 <TMCsetup+0x388>)
 800083c:	f004 fe68 	bl	8005510 <iprintf>
		value = 1;
 8000840:	2301      	movs	r3, #1
 8000842:	603b      	str	r3, [r7, #0]
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_PDN_DISABLE_MASK, TMC2209_PDN_DISABLE_SHIFT, value);
 8000844:	2100      	movs	r1, #0
 8000846:	489b      	ldr	r0, [pc, #620]	; (8000ab4 <TMCsetup+0x37c>)
 8000848:	f004 fc95 	bl	8005176 <tmc2209_readInt>
 800084c:	4603      	mov	r3, r0
 800084e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	019b      	lsls	r3, r3, #6
 8000856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800085a:	4313      	orrs	r3, r2
 800085c:	461a      	mov	r2, r3
 800085e:	2100      	movs	r1, #0
 8000860:	4894      	ldr	r0, [pc, #592]	; (8000ab4 <TMCsetup+0x37c>)
 8000862:	f004 fc38 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000866:	f000 ff75 	bl	8001754 <HAL_GetTick>
 800086a:	4603      	mov	r3, r0
 800086c:	4619      	mov	r1, r3
 800086e:	4891      	ldr	r0, [pc, #580]	; (8000ab4 <TMCsetup+0x37c>)
 8000870:	f004 fdb7 	bl	80053e2 <tmc2209_periodicJob>
		value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_PDN_DISABLE_MASK, TMC2209_PDN_DISABLE_SHIFT);
 8000874:	2100      	movs	r1, #0
 8000876:	488f      	ldr	r0, [pc, #572]	; (8000ab4 <TMCsetup+0x37c>)
 8000878:	f004 fc7d 	bl	8005176 <tmc2209_readInt>
 800087c:	4603      	mov	r3, r0
 800087e:	119b      	asrs	r3, r3, #6
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	603b      	str	r3, [r7, #0]
		printf("pdn_disable : %ld\r\n", value);
 8000886:	6839      	ldr	r1, [r7, #0]
 8000888:	488d      	ldr	r0, [pc, #564]	; (8000ac0 <TMCsetup+0x388>)
 800088a:	f004 fe41 	bl	8005510 <iprintf>

		value=0;
 800088e:	2300      	movs	r3, #0
 8000890:	603b      	str	r3, [r7, #0]
		value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_EN_SPREADCYCLE_MASK,TMC2209_EN_SPREADCYCLE_SHIFT);
 8000892:	2100      	movs	r1, #0
 8000894:	4887      	ldr	r0, [pc, #540]	; (8000ab4 <TMCsetup+0x37c>)
 8000896:	f004 fc6e 	bl	8005176 <tmc2209_readInt>
 800089a:	4603      	mov	r3, r0
 800089c:	109b      	asrs	r3, r3, #2
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	603b      	str	r3, [r7, #0]
		printf("SPREADCYCLE : %ld\r\n", value);
 80008a4:	6839      	ldr	r1, [r7, #0]
 80008a6:	4887      	ldr	r0, [pc, #540]	; (8000ac4 <TMCsetup+0x38c>)
 80008a8:	f004 fe32 	bl	8005510 <iprintf>
		value = 1;
 80008ac:	2301      	movs	r3, #1
 80008ae:	603b      	str	r3, [r7, #0]
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_EN_SPREADCYCLE_MASK, TMC2209_EN_SPREADCYCLE_SHIFT ,value);
 80008b0:	2100      	movs	r1, #0
 80008b2:	4880      	ldr	r0, [pc, #512]	; (8000ab4 <TMCsetup+0x37c>)
 80008b4:	f004 fc5f 	bl	8005176 <tmc2209_readInt>
 80008b8:	4603      	mov	r3, r0
 80008ba:	f023 0204 	bic.w	r2, r3, #4
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	f003 0304 	and.w	r3, r3, #4
 80008c6:	4313      	orrs	r3, r2
 80008c8:	461a      	mov	r2, r3
 80008ca:	2100      	movs	r1, #0
 80008cc:	4879      	ldr	r0, [pc, #484]	; (8000ab4 <TMCsetup+0x37c>)
 80008ce:	f004 fc02 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80008d2:	f000 ff3f 	bl	8001754 <HAL_GetTick>
 80008d6:	4603      	mov	r3, r0
 80008d8:	4619      	mov	r1, r3
 80008da:	4876      	ldr	r0, [pc, #472]	; (8000ab4 <TMCsetup+0x37c>)
 80008dc:	f004 fd81 	bl	80053e2 <tmc2209_periodicJob>
		value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_EN_SPREADCYCLE_MASK,TMC2209_EN_SPREADCYCLE_SHIFT);
 80008e0:	2100      	movs	r1, #0
 80008e2:	4874      	ldr	r0, [pc, #464]	; (8000ab4 <TMCsetup+0x37c>)
 80008e4:	f004 fc47 	bl	8005176 <tmc2209_readInt>
 80008e8:	4603      	mov	r3, r0
 80008ea:	109b      	asrs	r3, r3, #2
 80008ec:	f003 0301 	and.w	r3, r3, #1
 80008f0:	603b      	str	r3, [r7, #0]
		printf("SPREADCYCLE : %ld\r\n", value);
 80008f2:	6839      	ldr	r1, [r7, #0]
 80008f4:	4873      	ldr	r0, [pc, #460]	; (8000ac4 <TMCsetup+0x38c>)
 80008f6:	f004 fe0b 	bl	8005510 <iprintf>

		value=0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
		value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_INTERNAL_RSENSE_MASK,TMC2209_INTERNAL_RSENSE_SHIFT);
 80008fe:	2100      	movs	r1, #0
 8000900:	486c      	ldr	r0, [pc, #432]	; (8000ab4 <TMCsetup+0x37c>)
 8000902:	f004 fc38 	bl	8005176 <tmc2209_readInt>
 8000906:	4603      	mov	r3, r0
 8000908:	105b      	asrs	r3, r3, #1
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	603b      	str	r3, [r7, #0]
		printf("RSENSE : %ld\r\n", value);
 8000910:	6839      	ldr	r1, [r7, #0]
 8000912:	486d      	ldr	r0, [pc, #436]	; (8000ac8 <TMCsetup+0x390>)
 8000914:	f004 fdfc 	bl	8005510 <iprintf>
		value = 1;
 8000918:	2301      	movs	r3, #1
 800091a:	603b      	str	r3, [r7, #0]
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_INTERNAL_RSENSE_MASK, TMC2209_INTERNAL_RSENSE_SHIFT, value);
 800091c:	2100      	movs	r1, #0
 800091e:	4865      	ldr	r0, [pc, #404]	; (8000ab4 <TMCsetup+0x37c>)
 8000920:	f004 fc29 	bl	8005176 <tmc2209_readInt>
 8000924:	4603      	mov	r3, r0
 8000926:	f023 0202 	bic.w	r2, r3, #2
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	4313      	orrs	r3, r2
 8000934:	461a      	mov	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	485e      	ldr	r0, [pc, #376]	; (8000ab4 <TMCsetup+0x37c>)
 800093a:	f004 fbcc 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 800093e:	f000 ff09 	bl	8001754 <HAL_GetTick>
 8000942:	4603      	mov	r3, r0
 8000944:	4619      	mov	r1, r3
 8000946:	485b      	ldr	r0, [pc, #364]	; (8000ab4 <TMCsetup+0x37c>)
 8000948:	f004 fd4b 	bl	80053e2 <tmc2209_periodicJob>
		value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_INTERNAL_RSENSE_MASK, TMC2209_INTERNAL_RSENSE_SHIFT);
 800094c:	2100      	movs	r1, #0
 800094e:	4859      	ldr	r0, [pc, #356]	; (8000ab4 <TMCsetup+0x37c>)
 8000950:	f004 fc11 	bl	8005176 <tmc2209_readInt>
 8000954:	4603      	mov	r3, r0
 8000956:	105b      	asrs	r3, r3, #1
 8000958:	f003 0301 	and.w	r3, r3, #1
 800095c:	603b      	str	r3, [r7, #0]
		printf("RSENSE : %ld\r\n", value);
 800095e:	6839      	ldr	r1, [r7, #0]
 8000960:	4859      	ldr	r0, [pc, #356]	; (8000ac8 <TMCsetup+0x390>)
 8000962:	f004 fdd5 	bl	8005510 <iprintf>

		mstep_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK,TMC2209_MSTEP_REG_SELECT_SHIFT);	//uartでのmicrostepの有効化
 8000966:	2100      	movs	r1, #0
 8000968:	4852      	ldr	r0, [pc, #328]	; (8000ab4 <TMCsetup+0x37c>)
 800096a:	f004 fc04 	bl	8005176 <tmc2209_readInt>
 800096e:	4603      	mov	r3, r0
 8000970:	11db      	asrs	r3, r3, #7
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	63fb      	str	r3, [r7, #60]	; 0x3c
		printf("mstep_before : %ld\r\n", mstep_value);
 8000978:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800097a:	4854      	ldr	r0, [pc, #336]	; (8000acc <TMCsetup+0x394>)
 800097c:	f004 fdc8 	bl	8005510 <iprintf>
		mstep_value = 1;
 8000980:	2301      	movs	r3, #1
 8000982:	63fb      	str	r3, [r7, #60]	; 0x3c
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT,mstep_value);
 8000984:	2100      	movs	r1, #0
 8000986:	484b      	ldr	r0, [pc, #300]	; (8000ab4 <TMCsetup+0x37c>)
 8000988:	f004 fbf5 	bl	8005176 <tmc2209_readInt>
 800098c:	4603      	mov	r3, r0
 800098e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000992:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000994:	01db      	lsls	r3, r3, #7
 8000996:	b2db      	uxtb	r3, r3
 8000998:	4313      	orrs	r3, r2
 800099a:	461a      	mov	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	4845      	ldr	r0, [pc, #276]	; (8000ab4 <TMCsetup+0x37c>)
 80009a0:	f004 fb99 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80009a4:	f000 fed6 	bl	8001754 <HAL_GetTick>
 80009a8:	4603      	mov	r3, r0
 80009aa:	4619      	mov	r1, r3
 80009ac:	4841      	ldr	r0, [pc, #260]	; (8000ab4 <TMCsetup+0x37c>)
 80009ae:	f004 fd18 	bl	80053e2 <tmc2209_periodicJob>
		mstep_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT);
 80009b2:	2100      	movs	r1, #0
 80009b4:	483f      	ldr	r0, [pc, #252]	; (8000ab4 <TMCsetup+0x37c>)
 80009b6:	f004 fbde 	bl	8005176 <tmc2209_readInt>
 80009ba:	4603      	mov	r3, r0
 80009bc:	11db      	asrs	r3, r3, #7
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	63fb      	str	r3, [r7, #60]	; 0x3c
		printf("mstep_after : %ld\r\n", mstep_value);
 80009c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80009c6:	4842      	ldr	r0, [pc, #264]	; (8000ad0 <TMCsetup+0x398>)
 80009c8:	f004 fda2 	bl	8005510 <iprintf>

		toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);	//保持トルクの設定
 80009cc:	216c      	movs	r1, #108	; 0x6c
 80009ce:	4839      	ldr	r0, [pc, #228]	; (8000ab4 <TMCsetup+0x37c>)
 80009d0:	f004 fbd1 	bl	8005176 <tmc2209_readInt>
 80009d4:	4603      	mov	r3, r0
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	63bb      	str	r3, [r7, #56]	; 0x38
		printf("toff_before : %ld\r\n", toff_value);
 80009dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80009de:	483d      	ldr	r0, [pc, #244]	; (8000ad4 <TMCsetup+0x39c>)
 80009e0:	f004 fd96 	bl	8005510 <iprintf>
		toff_value = 3;
 80009e4:	2303      	movs	r3, #3
 80009e6:	63bb      	str	r3, [r7, #56]	; 0x38
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT,toff_value);
 80009e8:	216c      	movs	r1, #108	; 0x6c
 80009ea:	4832      	ldr	r0, [pc, #200]	; (8000ab4 <TMCsetup+0x37c>)
 80009ec:	f004 fbc3 	bl	8005176 <tmc2209_readInt>
 80009f0:	4603      	mov	r3, r0
 80009f2:	f023 020f 	bic.w	r2, r3, #15
 80009f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009f8:	f003 030f 	and.w	r3, r3, #15
 80009fc:	4313      	orrs	r3, r2
 80009fe:	461a      	mov	r2, r3
 8000a00:	216c      	movs	r1, #108	; 0x6c
 8000a02:	482c      	ldr	r0, [pc, #176]	; (8000ab4 <TMCsetup+0x37c>)
 8000a04:	f004 fb67 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000a08:	f000 fea4 	bl	8001754 <HAL_GetTick>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4828      	ldr	r0, [pc, #160]	; (8000ab4 <TMCsetup+0x37c>)
 8000a12:	f004 fce6 	bl	80053e2 <tmc2209_periodicJob>
		toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);
 8000a16:	216c      	movs	r1, #108	; 0x6c
 8000a18:	4826      	ldr	r0, [pc, #152]	; (8000ab4 <TMCsetup+0x37c>)
 8000a1a:	f004 fbac 	bl	8005176 <tmc2209_readInt>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	f003 030f 	and.w	r3, r3, #15
 8000a24:	63bb      	str	r3, [r7, #56]	; 0x38
		printf("toff_after : %ld\r\n", toff_value);
 8000a26:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000a28:	482b      	ldr	r0, [pc, #172]	; (8000ad8 <TMCsetup+0x3a0>)
 8000a2a:	f004 fd71 	bl	8005510 <iprintf>

		microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);	//microstepの設定
 8000a2e:	216c      	movs	r1, #108	; 0x6c
 8000a30:	4820      	ldr	r0, [pc, #128]	; (8000ab4 <TMCsetup+0x37c>)
 8000a32:	f004 fba0 	bl	8005176 <tmc2209_readInt>
 8000a36:	4603      	mov	r3, r0
 8000a38:	161b      	asrs	r3, r3, #24
 8000a3a:	f003 030f 	and.w	r3, r3, #15
 8000a3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a42:	fa42 f303 	asr.w	r3, r2, r3
 8000a46:	637b      	str	r3, [r7, #52]	; 0x34
		printf("microstep_before : %ld\r\n", microstep_value);
 8000a48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000a4a:	4824      	ldr	r0, [pc, #144]	; (8000adc <TMCsetup+0x3a4>)
 8000a4c:	f004 fd60 	bl	8005510 <iprintf>
		microstep_value = 4;
 8000a50:	2304      	movs	r3, #4
 8000a52:	637b      	str	r3, [r7, #52]	; 0x34
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT,microstep_value);
 8000a54:	216c      	movs	r1, #108	; 0x6c
 8000a56:	4817      	ldr	r0, [pc, #92]	; (8000ab4 <TMCsetup+0x37c>)
 8000a58:	f004 fb8d 	bl	8005176 <tmc2209_readInt>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8000a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a64:	061b      	lsls	r3, r3, #24
 8000a66:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	216c      	movs	r1, #108	; 0x6c
 8000a70:	4810      	ldr	r0, [pc, #64]	; (8000ab4 <TMCsetup+0x37c>)
 8000a72:	f004 fb30 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000a76:	f000 fe6d 	bl	8001754 <HAL_GetTick>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	480d      	ldr	r0, [pc, #52]	; (8000ab4 <TMCsetup+0x37c>)
 8000a80:	f004 fcaf 	bl	80053e2 <tmc2209_periodicJob>
		microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);
 8000a84:	216c      	movs	r1, #108	; 0x6c
 8000a86:	480b      	ldr	r0, [pc, #44]	; (8000ab4 <TMCsetup+0x37c>)
 8000a88:	f004 fb75 	bl	8005176 <tmc2209_readInt>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	161b      	asrs	r3, r3, #24
 8000a90:	f003 030f 	and.w	r3, r3, #15
 8000a94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a98:	fa42 f303 	asr.w	r3, r2, r3
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34
		printf("microstep_after : %ld\r\n", microstep_value);
 8000a9e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000aa0:	480f      	ldr	r0, [pc, #60]	; (8000ae0 <TMCsetup+0x3a8>)
 8000aa2:	f004 fd35 	bl	8005510 <iprintf>

		IHOLDDELAY_value=4;
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	62bb      	str	r3, [r7, #40]	; 0x28
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLDDELAY_MASK, TMC2209_IHOLDDELAY_SHIFT, IHOLDDELAY_value);
 8000aaa:	2110      	movs	r1, #16
 8000aac:	4801      	ldr	r0, [pc, #4]	; (8000ab4 <TMCsetup+0x37c>)
 8000aae:	f004 fb62 	bl	8005176 <tmc2209_readInt>
 8000ab2:	e017      	b.n	8000ae4 <TMCsetup+0x3ac>
 8000ab4:	2000015c 	.word	0x2000015c
 8000ab8:	080066dc 	.word	0x080066dc
 8000abc:	080066e8 	.word	0x080066e8
 8000ac0:	080066f8 	.word	0x080066f8
 8000ac4:	0800670c 	.word	0x0800670c
 8000ac8:	08006720 	.word	0x08006720
 8000acc:	08006730 	.word	0x08006730
 8000ad0:	08006748 	.word	0x08006748
 8000ad4:	0800675c 	.word	0x0800675c
 8000ad8:	08006770 	.word	0x08006770
 8000adc:	08006784 	.word	0x08006784
 8000ae0:	080067a0 	.word	0x080067a0
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8000aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aec:	041b      	lsls	r3, r3, #16
 8000aee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000af2:	4313      	orrs	r3, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	2110      	movs	r1, #16
 8000af8:	486c      	ldr	r0, [pc, #432]	; (8000cac <TMCsetup+0x574>)
 8000afa:	f004 faec 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000afe:	f000 fe29 	bl	8001754 <HAL_GetTick>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4619      	mov	r1, r3
 8000b06:	4869      	ldr	r0, [pc, #420]	; (8000cac <TMCsetup+0x574>)
 8000b08:	f004 fc6b 	bl	80053e2 <tmc2209_periodicJob>
		IHOLDDELAY_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLDDELAY_MASK, TMC2209_IHOLDDELAY_SHIFT);
 8000b0c:	2110      	movs	r1, #16
 8000b0e:	4867      	ldr	r0, [pc, #412]	; (8000cac <TMCsetup+0x574>)
 8000b10:	f004 fb31 	bl	8005176 <tmc2209_readInt>
 8000b14:	4603      	mov	r3, r0
 8000b16:	141b      	asrs	r3, r3, #16
 8000b18:	f003 030f 	and.w	r3, r3, #15
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
		printf("IHOLDDELAY: %ld\r\n", IHOLDDELAY_value);
 8000b1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000b20:	4863      	ldr	r0, [pc, #396]	; (8000cb0 <TMCsetup+0x578>)
 8000b22:	f004 fcf5 	bl	8005510 <iprintf>

		stallgard_setup_value=20;											//SG_RESULTと比較して、
 8000b26:	2314      	movs	r3, #20
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
		tmc2209_writeInt(&TMC2209, TMC2209_SGTHRS, stallgard_setup_value);
 8000b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b2c:	2140      	movs	r1, #64	; 0x40
 8000b2e:	485f      	ldr	r0, [pc, #380]	; (8000cac <TMCsetup+0x574>)
 8000b30:	f004 fad1 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000b34:	f000 fe0e 	bl	8001754 <HAL_GetTick>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	485b      	ldr	r0, [pc, #364]	; (8000cac <TMCsetup+0x574>)
 8000b3e:	f004 fc50 	bl	80053e2 <tmc2209_periodicJob>
		stallgard_setup_value = tmc2209_readInt(&TMC2209, TMC2209_SGTHRS);
 8000b42:	2140      	movs	r1, #64	; 0x40
 8000b44:	4859      	ldr	r0, [pc, #356]	; (8000cac <TMCsetup+0x574>)
 8000b46:	f004 fb16 	bl	8005176 <tmc2209_readInt>
 8000b4a:	6278      	str	r0, [r7, #36]	; 0x24
		printf("SGTHRS: %ld\r\n", stallgard_setup_value);
 8000b4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000b4e:	4859      	ldr	r0, [pc, #356]	; (8000cb4 <TMCsetup+0x57c>)
 8000b50:	f004 fcde 	bl	8005510 <iprintf>

		TCOOLTHRS_value=1000;
 8000b54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b58:	623b      	str	r3, [r7, #32]

		tmc2209_writeInt(&TMC2209, TMC2209_TCOOLTHRS, TCOOLTHRS_value);
 8000b5a:	6a3a      	ldr	r2, [r7, #32]
 8000b5c:	2114      	movs	r1, #20
 8000b5e:	4853      	ldr	r0, [pc, #332]	; (8000cac <TMCsetup+0x574>)
 8000b60:	f004 fab9 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000b64:	f000 fdf6 	bl	8001754 <HAL_GetTick>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	484f      	ldr	r0, [pc, #316]	; (8000cac <TMCsetup+0x574>)
 8000b6e:	f004 fc38 	bl	80053e2 <tmc2209_periodicJob>
		printf("TCOOLTHRS: %ld\r\n", TCOOLTHRS_value);
 8000b72:	6a39      	ldr	r1, [r7, #32]
 8000b74:	4850      	ldr	r0, [pc, #320]	; (8000cb8 <TMCsetup+0x580>)
 8000b76:	f004 fccb 	bl	8005510 <iprintf>

		SEMIN_value=5;
 8000b7a:	2305      	movs	r3, #5
 8000b7c:	61fb      	str	r3, [r7, #28]
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEIMIN_MASK, TMC2209_SEIMIN_SHIFT, SEMIN_value);
 8000b7e:	2142      	movs	r1, #66	; 0x42
 8000b80:	484a      	ldr	r0, [pc, #296]	; (8000cac <TMCsetup+0x574>)
 8000b82:	f004 faf8 	bl	8005176 <tmc2209_readInt>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	03db      	lsls	r3, r3, #15
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	4313      	orrs	r3, r2
 8000b94:	461a      	mov	r2, r3
 8000b96:	2142      	movs	r1, #66	; 0x42
 8000b98:	4844      	ldr	r0, [pc, #272]	; (8000cac <TMCsetup+0x574>)
 8000b9a:	f004 fa9c 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000b9e:	f000 fdd9 	bl	8001754 <HAL_GetTick>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4841      	ldr	r0, [pc, #260]	; (8000cac <TMCsetup+0x574>)
 8000ba8:	f004 fc1b 	bl	80053e2 <tmc2209_periodicJob>
		printf("SEMIN: %ld\r\n", SEMIN_value);
 8000bac:	69f9      	ldr	r1, [r7, #28]
 8000bae:	4843      	ldr	r0, [pc, #268]	; (8000cbc <TMCsetup+0x584>)
 8000bb0:	f004 fcae 	bl	8005510 <iprintf>

		SEMAX_value = 2;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	61bb      	str	r3, [r7, #24]
		TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEIMIN_MASK, TMC2209_SEIMIN_SHIFT, SEMIN_value);
 8000bb8:	2142      	movs	r1, #66	; 0x42
 8000bba:	483c      	ldr	r0, [pc, #240]	; (8000cac <TMCsetup+0x574>)
 8000bbc:	f004 fadb 	bl	8005176 <tmc2209_readInt>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	03db      	lsls	r3, r3, #15
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	461a      	mov	r2, r3
 8000bd0:	2142      	movs	r1, #66	; 0x42
 8000bd2:	4836      	ldr	r0, [pc, #216]	; (8000cac <TMCsetup+0x574>)
 8000bd4:	f004 fa7f 	bl	80050d6 <tmc2209_writeInt>
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000bd8:	f000 fdbc 	bl	8001754 <HAL_GetTick>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	4619      	mov	r1, r3
 8000be0:	4832      	ldr	r0, [pc, #200]	; (8000cac <TMCsetup+0x574>)
 8000be2:	f004 fbfe 	bl	80053e2 <tmc2209_periodicJob>
		printf("SEMAX: %ld\r\n", SEMAX_value);
 8000be6:	69b9      	ldr	r1, [r7, #24]
 8000be8:	4835      	ldr	r0, [pc, #212]	; (8000cc0 <TMCsetup+0x588>)
 8000bea:	f004 fc91 	bl	8005510 <iprintf>

		TBL_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TBL_MASK, TMC2209_TBL_SHIFT);
 8000bee:	216c      	movs	r1, #108	; 0x6c
 8000bf0:	482e      	ldr	r0, [pc, #184]	; (8000cac <TMCsetup+0x574>)
 8000bf2:	f004 fac0 	bl	8005176 <tmc2209_readInt>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	13db      	asrs	r3, r3, #15
 8000bfa:	f003 0303 	and.w	r3, r3, #3
 8000bfe:	617b      	str	r3, [r7, #20]
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c00:	f000 fda8 	bl	8001754 <HAL_GetTick>
 8000c04:	4603      	mov	r3, r0
 8000c06:	4619      	mov	r1, r3
 8000c08:	4828      	ldr	r0, [pc, #160]	; (8000cac <TMCsetup+0x574>)
 8000c0a:	f004 fbea 	bl	80053e2 <tmc2209_periodicJob>
		printf("TBL: %ld\r\n", TBL_value);
 8000c0e:	6979      	ldr	r1, [r7, #20]
 8000c10:	482c      	ldr	r0, [pc, #176]	; (8000cc4 <TMCsetup+0x58c>)
 8000c12:	f004 fc7d 	bl	8005510 <iprintf>

		stealthChop_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_PWMCONF, TMC2209_PWM_GRAD_MASK, TMC2209_PWM_GRAD_SHIFT);
 8000c16:	2170      	movs	r1, #112	; 0x70
 8000c18:	4824      	ldr	r0, [pc, #144]	; (8000cac <TMCsetup+0x574>)
 8000c1a:	f004 faac 	bl	8005176 <tmc2209_readInt>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	121b      	asrs	r3, r3, #8
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	613b      	str	r3, [r7, #16]
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c26:	f000 fd95 	bl	8001754 <HAL_GetTick>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	481f      	ldr	r0, [pc, #124]	; (8000cac <TMCsetup+0x574>)
 8000c30:	f004 fbd7 	bl	80053e2 <tmc2209_periodicJob>
		printf("stealthChop: %ld\r\n", stealthChop_value);
 8000c34:	6939      	ldr	r1, [r7, #16]
 8000c36:	4824      	ldr	r0, [pc, #144]	; (8000cc8 <TMCsetup+0x590>)
 8000c38:	f004 fc6a 	bl	8005510 <iprintf>

		autoscale_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_PWMCONF, TMC2209_PWM_AUTOSCALE_MASK, TMC2209_PWM_AUTOSCALE_SHIFT);
 8000c3c:	2170      	movs	r1, #112	; 0x70
 8000c3e:	481b      	ldr	r0, [pc, #108]	; (8000cac <TMCsetup+0x574>)
 8000c40:	f004 fa99 	bl	8005176 <tmc2209_readInt>
 8000c44:	4603      	mov	r3, r0
 8000c46:	149b      	asrs	r3, r3, #18
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	60fb      	str	r3, [r7, #12]
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c4e:	f000 fd81 	bl	8001754 <HAL_GetTick>
 8000c52:	4603      	mov	r3, r0
 8000c54:	4619      	mov	r1, r3
 8000c56:	4815      	ldr	r0, [pc, #84]	; (8000cac <TMCsetup+0x574>)
 8000c58:	f004 fbc3 	bl	80053e2 <tmc2209_periodicJob>
		printf("autoscale: %ld\r\n", autoscale_value);
 8000c5c:	68f9      	ldr	r1, [r7, #12]
 8000c5e:	481b      	ldr	r0, [pc, #108]	; (8000ccc <TMCsetup+0x594>)
 8000c60:	f004 fc56 	bl	8005510 <iprintf>

		PWMAuto_value = tmc2209_readInt(&TMC2209,TMC2209_PWM_AUTO);
 8000c64:	2172      	movs	r1, #114	; 0x72
 8000c66:	4811      	ldr	r0, [pc, #68]	; (8000cac <TMCsetup+0x574>)
 8000c68:	f004 fa85 	bl	8005176 <tmc2209_readInt>
 8000c6c:	60b8      	str	r0, [r7, #8]
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c6e:	f000 fd71 	bl	8001754 <HAL_GetTick>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4619      	mov	r1, r3
 8000c76:	480d      	ldr	r0, [pc, #52]	; (8000cac <TMCsetup+0x574>)
 8000c78:	f004 fbb3 	bl	80053e2 <tmc2209_periodicJob>
		printf("PWMAuto: %ld\r\n", PWMAuto_value);
 8000c7c:	68b9      	ldr	r1, [r7, #8]
 8000c7e:	4814      	ldr	r0, [pc, #80]	; (8000cd0 <TMCsetup+0x598>)
 8000c80:	f004 fc46 	bl	8005510 <iprintf>

		PWMAuto_scale = tmc2209_readInt(&TMC2209,TMC2209_PWMSCALE);
 8000c84:	2171      	movs	r1, #113	; 0x71
 8000c86:	4809      	ldr	r0, [pc, #36]	; (8000cac <TMCsetup+0x574>)
 8000c88:	f004 fa75 	bl	8005176 <tmc2209_readInt>
 8000c8c:	6078      	str	r0, [r7, #4]
		tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000c8e:	f000 fd61 	bl	8001754 <HAL_GetTick>
 8000c92:	4603      	mov	r3, r0
 8000c94:	4619      	mov	r1, r3
 8000c96:	4805      	ldr	r0, [pc, #20]	; (8000cac <TMCsetup+0x574>)
 8000c98:	f004 fba3 	bl	80053e2 <tmc2209_periodicJob>
		printf("PWMSCALE: %ld\r\n", PWMAuto_scale);
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	480d      	ldr	r0, [pc, #52]	; (8000cd4 <TMCsetup+0x59c>)
 8000ca0:	f004 fc36 	bl	8005510 <iprintf>

}
 8000ca4:	bf00      	nop
 8000ca6:	3740      	adds	r7, #64	; 0x40
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	2000015c 	.word	0x2000015c
 8000cb0:	080067b8 	.word	0x080067b8
 8000cb4:	080067cc 	.word	0x080067cc
 8000cb8:	080067dc 	.word	0x080067dc
 8000cbc:	080067f0 	.word	0x080067f0
 8000cc0:	08006800 	.word	0x08006800
 8000cc4:	08006810 	.word	0x08006810
 8000cc8:	0800681c 	.word	0x0800681c
 8000ccc:	08006830 	.word	0x08006830
 8000cd0:	08006844 	.word	0x08006844
 8000cd4:	08006854 	.word	0x08006854

08000cd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8000cde:	4b61      	ldr	r3, [pc, #388]	; (8000e64 <main+0x18c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f004 fca0 	bl	800562c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cec:	f000 fccc 	bl	8001688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf0:	f000 f8d2 	bl	8000e98 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
uint32_t value = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	607b      	str	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf8:	f000 fa02 	bl	8001100 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cfc:	f000 f9d6 	bl	80010ac <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000d00:	f000 f936 	bl	8000f70 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000d04:	f000 f9a8 	bl	8001058 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  TMC2209_INIT();
 8000d08:	f7ff fca0 	bl	800064c <TMC2209_INIT>
  //rxbufを受信したらフラグを
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4856      	ldr	r0, [pc, #344]	; (8000e68 <main+0x190>)
 8000d10:	f001 ff62 	bl	8002bd8 <HAL_TIM_OC_Start_IT>
  printf("Hello\r\n");
 8000d14:	4855      	ldr	r0, [pc, #340]	; (8000e6c <main+0x194>)
 8000d16:	f004 fc81 	bl	800561c <puts>
//  steppers[0].dirFunc = Dir0;
//  steppers[0].stepFunc = Step0;
  steppers[0].acceleration = 1000;
 8000d1a:	4b55      	ldr	r3, [pc, #340]	; (8000e70 <main+0x198>)
 8000d1c:	4a55      	ldr	r2, [pc, #340]	; (8000e74 <main+0x19c>)
 8000d1e:	601a      	str	r2, [r3, #0]
  steppers[0].minStepInterval = 100;
 8000d20:	4b53      	ldr	r3, [pc, #332]	; (8000e70 <main+0x198>)
 8000d22:	2264      	movs	r2, #100	; 0x64
 8000d24:	605a      	str	r2, [r3, #4]
  steppers[0].homing = 0;
 8000d26:	4b52      	ldr	r3, [pc, #328]	; (8000e70 <main+0x198>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	741a      	strb	r2, [r3, #16]
  steppers[0].dir_inv = 1;
 8000d2c:	4b50      	ldr	r3, [pc, #320]	; (8000e70 <main+0x198>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	621a      	str	r2, [r3, #32]
  steppers[0].seeking_vel = 100;
 8000d32:	4b4f      	ldr	r3, [pc, #316]	; (8000e70 <main+0x198>)
 8000d34:	2264      	movs	r2, #100	; 0x64
 8000d36:	62da      	str	r2, [r3, #44]	; 0x2c
  steppers[0].homing_vel = 200;
 8000d38:	4b4d      	ldr	r3, [pc, #308]	; (8000e70 <main+0x198>)
 8000d3a:	22c8      	movs	r2, #200	; 0xc8
 8000d3c:	631a      	str	r2, [r3, #48]	; 0x30
  steppers[0].pull_off = 500;
 8000d3e:	4b4c      	ldr	r3, [pc, #304]	; (8000e70 <main+0x198>)
 8000d40:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000d44:	625a      	str	r2, [r3, #36]	; 0x24
  steppers[0].stall_off=10000;
 8000d46:	4b4a      	ldr	r3, [pc, #296]	; (8000e70 <main+0x198>)
 8000d48:	f242 7210 	movw	r2, #10000	; 0x2710
 8000d4c:	629a      	str	r2, [r3, #40]	; 0x28
  get_uart_flag=0;
 8000d4e:	4b4a      	ldr	r3, [pc, #296]	; (8000e78 <main+0x1a0>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]

char KeyCommand[1];
KeyCommand[0]=0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	703b      	strb	r3, [r7, #0]
printf("RMD Start\r\n");
 8000d58:	4848      	ldr	r0, [pc, #288]	; (8000e7c <main+0x1a4>)
 8000d5a:	f004 fc5f 	bl	800561c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Receive_IT(&huart2,(uint8_t *)KeyCommand,sizeof(KeyCommand));
 8000d5e:	463b      	mov	r3, r7
 8000d60:	2201      	movs	r2, #1
 8000d62:	4619      	mov	r1, r3
 8000d64:	4846      	ldr	r0, [pc, #280]	; (8000e80 <main+0x1a8>)
 8000d66:	f003 f85c 	bl	8003e22 <HAL_UART_Receive_IT>
	  HAL_UART_Transmit_IT(&huart2,(uint8_t *)KeyCommand,sizeof(KeyCommand));
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4843      	ldr	r0, [pc, #268]	; (8000e80 <main+0x1a8>)
 8000d72:	f003 f811 	bl	8003d98 <HAL_UART_Transmit_IT>

	  if(get_uart_flag==1){
 8000d76:	4b40      	ldr	r3, [pc, #256]	; (8000e78 <main+0x1a0>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d1ef      	bne.n	8000d5e <main+0x86>
		  printf("rxbuf 2 %d\r\n",KeyCommand[0]);
 8000d7e:	783b      	ldrb	r3, [r7, #0]
 8000d80:	4619      	mov	r1, r3
 8000d82:	4840      	ldr	r0, [pc, #256]	; (8000e84 <main+0x1ac>)
 8000d84:	f004 fbc4 	bl	8005510 <iprintf>
		  if(KeyCommand[0]!=0)
 8000d88:	783b      	ldrb	r3, [r7, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d0e7      	beq.n	8000d5e <main+0x86>
		  {
			  switch(KeyCommand[0])
 8000d8e:	783b      	ldrb	r3, [r7, #0]
 8000d90:	3b30      	subs	r3, #48	; 0x30
 8000d92:	2b04      	cmp	r3, #4
 8000d94:	d85c      	bhi.n	8000e50 <main+0x178>
 8000d96:	a201      	add	r2, pc, #4	; (adr r2, 8000d9c <main+0xc4>)
 8000d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d9c:	08000db1 	.word	0x08000db1
 8000da0:	08000dbb 	.word	0x08000dbb
 8000da4:	08000e07 	.word	0x08000e07
 8000da8:	08000e43 	.word	0x08000e43
 8000dac:	08000e4d 	.word	0x08000e4d
			  {
				  case '0':
					  TMCsetup();
 8000db0:	f7ff fcc2 	bl	8000738 <TMCsetup>
					  KeyCommand[0]=0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	703b      	strb	r3, [r7, #0]
					  break;
 8000db8:	e050      	b.n	8000e5c <main+0x184>
				  case '1':
					  //HAL_UART_Transmit_IT(&huart2,(uint8_t *)front, sizeof(front));
					  printf("1:start\r\n");
 8000dba:	4833      	ldr	r0, [pc, #204]	; (8000e88 <main+0x1b0>)
 8000dbc:	f004 fc2e 	bl	800561c <puts>
					  value = 1000;
 8000dc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc4:	607b      	str	r3, [r7, #4]
					  TMC2209_FIELD_UPDATE(&TMC2209, 0x22, TMC2209_VACTUAL_MASK, TMC2209_VACTUAL_SHIFT,value);
 8000dc6:	2122      	movs	r1, #34	; 0x22
 8000dc8:	4830      	ldr	r0, [pc, #192]	; (8000e8c <main+0x1b4>)
 8000dca:	f004 f9d4 	bl	8005176 <tmc2209_readInt>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2122      	movs	r1, #34	; 0x22
 8000de0:	482a      	ldr	r0, [pc, #168]	; (8000e8c <main+0x1b4>)
 8000de2:	f004 f978 	bl	80050d6 <tmc2209_writeInt>
					  tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000de6:	f000 fcb5 	bl	8001754 <HAL_GetTick>
 8000dea:	4603      	mov	r3, r0
 8000dec:	4619      	mov	r1, r3
 8000dee:	4827      	ldr	r0, [pc, #156]	; (8000e8c <main+0x1b4>)
 8000df0:	f004 faf7 	bl	80053e2 <tmc2209_periodicJob>
//					  prepareAbsoluteMovement(20000);
//					  runAndWait();
					  HAL_Delay(100);
 8000df4:	2064      	movs	r0, #100	; 0x64
 8000df6:	f000 fcb9 	bl	800176c <HAL_Delay>
					  printf("1:end\r\n");
 8000dfa:	4825      	ldr	r0, [pc, #148]	; (8000e90 <main+0x1b8>)
 8000dfc:	f004 fc0e 	bl	800561c <puts>
					  KeyCommand[0]=0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	703b      	strb	r3, [r7, #0]
					  break;
 8000e04:	e02a      	b.n	8000e5c <main+0x184>

				  case '2':
					  printf("1:start\r\n");
 8000e06:	4820      	ldr	r0, [pc, #128]	; (8000e88 <main+0x1b0>)
 8000e08:	f004 fc08 	bl	800561c <puts>
					  value = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	607b      	str	r3, [r7, #4]
					  TMC2209_FIELD_UPDATE(&TMC2209, 0x22, TMC2209_VACTUAL_MASK, TMC2209_VACTUAL_SHIFT,value);
 8000e10:	2122      	movs	r1, #34	; 0x22
 8000e12:	481e      	ldr	r0, [pc, #120]	; (8000e8c <main+0x1b4>)
 8000e14:	f004 f9af 	bl	8005176 <tmc2209_readInt>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000e24:	4313      	orrs	r3, r2
 8000e26:	461a      	mov	r2, r3
 8000e28:	2122      	movs	r1, #34	; 0x22
 8000e2a:	4818      	ldr	r0, [pc, #96]	; (8000e8c <main+0x1b4>)
 8000e2c:	f004 f953 	bl	80050d6 <tmc2209_writeInt>

//					  prepareAbsoluteMovement(-5000);
//					  runAndWait();
					  HAL_Delay(100);
 8000e30:	2064      	movs	r0, #100	; 0x64
 8000e32:	f000 fc9b 	bl	800176c <HAL_Delay>
					  printf("1:end\r\n");
 8000e36:	4816      	ldr	r0, [pc, #88]	; (8000e90 <main+0x1b8>)
 8000e38:	f004 fbf0 	bl	800561c <puts>
					  KeyCommand[0]=0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	703b      	strb	r3, [r7, #0]
					  break;
 8000e40:	e00c      	b.n	8000e5c <main+0x184>

				  case '3':
//					  stepperHoming();
//					  runAndWait();
					  HAL_Delay(100);
 8000e42:	2064      	movs	r0, #100	; 0x64
 8000e44:	f000 fc92 	bl	800176c <HAL_Delay>
					  KeyCommand[0]=0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	703b      	strb	r3, [r7, #0]

				  case '4':
//					  AbsoluteReset();
					  KeyCommand[0]=0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	703b      	strb	r3, [r7, #0]
				  default:
					  printf("NoCommand");
 8000e50:	4810      	ldr	r0, [pc, #64]	; (8000e94 <main+0x1bc>)
 8000e52:	f004 fb5d 	bl	8005510 <iprintf>
					  KeyCommand[0]=0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	703b      	strb	r3, [r7, #0]
					  break;
 8000e5a:	bf00      	nop
			  }
			  get_uart_flag=0;
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <main+0x1a0>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Receive_IT(&huart2,(uint8_t *)KeyCommand,sizeof(KeyCommand));
 8000e62:	e77c      	b.n	8000d5e <main+0x86>
 8000e64:	2000000c 	.word	0x2000000c
 8000e68:	2000008c 	.word	0x2000008c
 8000e6c:	08006864 	.word	0x08006864
 8000e70:	200005f8 	.word	0x200005f8
 8000e74:	447a0000 	.word	0x447a0000
 8000e78:	2000064a 	.word	0x2000064a
 8000e7c:	0800686c 	.word	0x0800686c
 8000e80:	20000118 	.word	0x20000118
 8000e84:	08006878 	.word	0x08006878
 8000e88:	08006888 	.word	0x08006888
 8000e8c:	2000015c 	.word	0x2000015c
 8000e90:	08006894 	.word	0x08006894
 8000e94:	0800689c 	.word	0x0800689c

08000e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b094      	sub	sp, #80	; 0x50
 8000e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	2234      	movs	r2, #52	; 0x34
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f004 fb2a 	bl	8005500 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	f107 0308 	add.w	r3, r7, #8
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	4b29      	ldr	r3, [pc, #164]	; (8000f68 <SystemClock_Config+0xd0>)
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	4a28      	ldr	r2, [pc, #160]	; (8000f68 <SystemClock_Config+0xd0>)
 8000ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eca:	6413      	str	r3, [r2, #64]	; 0x40
 8000ecc:	4b26      	ldr	r3, [pc, #152]	; (8000f68 <SystemClock_Config+0xd0>)
 8000ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ed8:	2300      	movs	r3, #0
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	4b23      	ldr	r3, [pc, #140]	; (8000f6c <SystemClock_Config+0xd4>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a22      	ldr	r2, [pc, #136]	; (8000f6c <SystemClock_Config+0xd4>)
 8000ee2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ee6:	6013      	str	r3, [r2, #0]
 8000ee8:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <SystemClock_Config+0xd4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ef0:	603b      	str	r3, [r7, #0]
 8000ef2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000efc:	2310      	movs	r3, #16
 8000efe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f00:	2302      	movs	r3, #2
 8000f02:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f04:	2300      	movs	r3, #0
 8000f06:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f08:	2308      	movs	r3, #8
 8000f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000f0c:	23a0      	movs	r3, #160	; 0xa0
 8000f0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f10:	2302      	movs	r3, #2
 8000f12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1c:	f107 031c 	add.w	r3, r7, #28
 8000f20:	4618      	mov	r0, r3
 8000f22:	f001 fb13 	bl	800254c <HAL_RCC_OscConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f2c:	f000 f9be 	bl	80012ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f30:	230f      	movs	r3, #15
 8000f32:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f34:	2302      	movs	r3, #2
 8000f36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f3c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f40:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f46:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f48:	f107 0308 	add.w	r3, r7, #8
 8000f4c:	2105      	movs	r1, #5
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 ffb2 	bl	8001eb8 <HAL_RCC_ClockConfig>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000f5a:	f000 f9a7 	bl	80012ac <Error_Handler>
  }
}
 8000f5e:	bf00      	nop
 8000f60:	3750      	adds	r7, #80	; 0x50
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40007000 	.word	0x40007000

08000f70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08e      	sub	sp, #56	; 0x38
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f84:	f107 0320 	add.w	r3, r7, #32
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
 8000f9c:	615a      	str	r2, [r3, #20]
 8000f9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fa2:	4a2c      	ldr	r2, [pc, #176]	; (8001054 <MX_TIM3_Init+0xe4>)
 8000fa4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fa8:	229f      	movs	r2, #159	; 0x9f
 8000faa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fac:	4b28      	ldr	r3, [pc, #160]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fb8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fba:	4b25      	ldr	r3, [pc, #148]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc0:	4b23      	ldr	r3, [pc, #140]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fc6:	4822      	ldr	r0, [pc, #136]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fc8:	f001 fd5e 	bl	8002a88 <HAL_TIM_Base_Init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000fd2:	f000 f96b 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fda:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	481b      	ldr	r0, [pc, #108]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000fe4:	f002 f872 	bl	80030cc <HAL_TIM_ConfigClockSource>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000fee:	f000 f95d 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000ff2:	4817      	ldr	r0, [pc, #92]	; (8001050 <MX_TIM3_Init+0xe0>)
 8000ff4:	f001 fd97 	bl	8002b26 <HAL_TIM_OC_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000ffe:	f000 f955 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800100a:	f107 0320 	add.w	r3, r7, #32
 800100e:	4619      	mov	r1, r3
 8001010:	480f      	ldr	r0, [pc, #60]	; (8001050 <MX_TIM3_Init+0xe0>)
 8001012:	f002 fc5b 	bl	80038cc <HAL_TIMEx_MasterConfigSynchronization>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800101c:	f000 f946 	bl	80012ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001020:	2300      	movs	r3, #0
 8001022:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	2200      	movs	r2, #0
 8001034:	4619      	mov	r1, r3
 8001036:	4806      	ldr	r0, [pc, #24]	; (8001050 <MX_TIM3_Init+0xe0>)
 8001038:	f001 ffec 	bl	8003014 <HAL_TIM_OC_ConfigChannel>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001042:	f000 f933 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001046:	bf00      	nop
 8001048:	3738      	adds	r7, #56	; 0x38
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	2000008c 	.word	0x2000008c
 8001054:	40000400 	.word	0x40000400

08001058 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001060:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 500000;
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 8001064:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <MX_USART1_UART_Init+0x50>)
 8001066:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800106e:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001074:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 8001076:	2200      	movs	r2, #0
 8001078:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 800107c:	220c      	movs	r2, #12
 800107e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 8001082:	2200      	movs	r2, #0
 8001084:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 8001088:	2200      	movs	r2, #0
 800108a:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800108c:	4804      	ldr	r0, [pc, #16]	; (80010a0 <MX_USART1_UART_Init+0x48>)
 800108e:	f002 fcfa 	bl	8003a86 <HAL_HalfDuplex_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001098:	f000 f908 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	200000d4 	.word	0x200000d4
 80010a4:	40011000 	.word	0x40011000
 80010a8:	0007a120 	.word	0x0007a120

080010ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	; (80010fc <MX_USART2_UART_Init+0x50>)
 80010b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010b6:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010d0:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d2:	220c      	movs	r2, #12
 80010d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010e4:	f002 fc82 	bl	80039ec <HAL_UART_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010ee:	f000 f8dd 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000118 	.word	0x20000118
 80010fc:	40004400 	.word	0x40004400

08001100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	; 0x28
 8001104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	4b4d      	ldr	r3, [pc, #308]	; (8001250 <MX_GPIO_Init+0x150>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <MX_GPIO_Init+0x150>)
 8001120:	f043 0304 	orr.w	r3, r3, #4
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b4a      	ldr	r3, [pc, #296]	; (8001250 <MX_GPIO_Init+0x150>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b46      	ldr	r3, [pc, #280]	; (8001250 <MX_GPIO_Init+0x150>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a45      	ldr	r2, [pc, #276]	; (8001250 <MX_GPIO_Init+0x150>)
 800113c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b43      	ldr	r3, [pc, #268]	; (8001250 <MX_GPIO_Init+0x150>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	4b3f      	ldr	r3, [pc, #252]	; (8001250 <MX_GPIO_Init+0x150>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a3e      	ldr	r2, [pc, #248]	; (8001250 <MX_GPIO_Init+0x150>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <MX_GPIO_Init+0x150>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	4b38      	ldr	r3, [pc, #224]	; (8001250 <MX_GPIO_Init+0x150>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a37      	ldr	r2, [pc, #220]	; (8001250 <MX_GPIO_Init+0x150>)
 8001174:	f043 0302 	orr.w	r3, r3, #2
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b35      	ldr	r3, [pc, #212]	; (8001250 <MX_GPIO_Init+0x150>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2120      	movs	r1, #32
 800118a:	4832      	ldr	r0, [pc, #200]	; (8001254 <MX_GPIO_Init+0x154>)
 800118c:	f000 fe62 	bl	8001e54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 7144 	mov.w	r1, #784	; 0x310
 8001196:	4830      	ldr	r0, [pc, #192]	; (8001258 <MX_GPIO_Init+0x158>)
 8001198:	f000 fe5c 	bl	8001e54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800119c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011a2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	482a      	ldr	r0, [pc, #168]	; (800125c <MX_GPIO_Init+0x15c>)
 80011b4:	f000 fca2 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011b8:	2320      	movs	r3, #32
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011bc:	2301      	movs	r3, #1
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4821      	ldr	r0, [pc, #132]	; (8001254 <MX_GPIO_Init+0x154>)
 80011d0:	f000 fc94 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011d4:	2310      	movs	r3, #16
 80011d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d8:	2301      	movs	r3, #1
 80011da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e0:	2300      	movs	r3, #0
 80011e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	4619      	mov	r1, r3
 80011ea:	481b      	ldr	r0, [pc, #108]	; (8001258 <MX_GPIO_Init+0x158>)
 80011ec:	f000 fc86 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011f0:	23c0      	movs	r3, #192	; 0xc0
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80011f4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	4814      	ldr	r0, [pc, #80]	; (8001258 <MX_GPIO_Init+0x158>)
 8001206:	f000 fc79 	bl	8001afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800120a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	480d      	ldr	r0, [pc, #52]	; (8001258 <MX_GPIO_Init+0x158>)
 8001224:	f000 fc6a 	bl	8001afc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	2101      	movs	r1, #1
 800122c:	2017      	movs	r0, #23
 800122e:	f000 fb9c 	bl	800196a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001232:	2017      	movs	r0, #23
 8001234:	f000 fbb5 	bl	80019a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001238:	2200      	movs	r2, #0
 800123a:	2101      	movs	r1, #1
 800123c:	2028      	movs	r0, #40	; 0x28
 800123e:	f000 fb94 	bl	800196a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001242:	2028      	movs	r0, #40	; 0x28
 8001244:	f000 fbad 	bl	80019a2 <HAL_NVIC_EnableIRQ>

}
 8001248:	bf00      	nop
 800124a:	3728      	adds	r7, #40	; 0x28
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40023800 	.word	0x40023800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800

08001260 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)	//printfに必要
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	b29a      	uxth	r2, r3
 8001270:	230a      	movs	r3, #10
 8001272:	68b9      	ldr	r1, [r7, #8]
 8001274:	4803      	ldr	r0, [pc, #12]	; (8001284 <_write+0x24>)
 8001276:	f002 fc5b 	bl	8003b30 <HAL_UART_Transmit>
  return len;
 800127a:	687b      	ldr	r3, [r7, #4]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000118 	.word	0x20000118

08001288 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	get_uart_flag = 1;
 8001290:	4b04      	ldr	r3, [pc, #16]	; (80012a4 <HAL_UART_RxCpltCallback+0x1c>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
	printf("uart_timer\r\n");
 8001296:	4804      	ldr	r0, [pc, #16]	; (80012a8 <HAL_UART_RxCpltCallback+0x20>)
 8001298:	f004 f9c0 	bl	800561c <puts>

}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	2000064a 	.word	0x2000064a
 80012a8:	080068a8 	.word	0x080068a8

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <Error_Handler+0x8>
	...

080012b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	4b10      	ldr	r3, [pc, #64]	; (8001304 <HAL_MspInit+0x4c>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	4a0f      	ldr	r2, [pc, #60]	; (8001304 <HAL_MspInit+0x4c>)
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012cc:	6453      	str	r3, [r2, #68]	; 0x44
 80012ce:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <HAL_MspInit+0x4c>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	603b      	str	r3, [r7, #0]
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HAL_MspInit+0x4c>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	4a08      	ldr	r2, [pc, #32]	; (8001304 <HAL_MspInit+0x4c>)
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_MspInit+0x4c>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40023800 	.word	0x40023800

08001308 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <HAL_TIM_Base_MspInit+0x48>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d115      	bne.n	8001346 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_TIM_Base_MspInit+0x4c>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	4a0c      	ldr	r2, [pc, #48]	; (8001354 <HAL_TIM_Base_MspInit+0x4c>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <HAL_TIM_Base_MspInit+0x4c>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001336:	2200      	movs	r2, #0
 8001338:	2102      	movs	r1, #2
 800133a:	201d      	movs	r0, #29
 800133c:	f000 fb15 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001340:	201d      	movs	r0, #29
 8001342:	f000 fb2e 	bl	80019a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40000400 	.word	0x40000400
 8001354:	40023800 	.word	0x40023800

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08c      	sub	sp, #48	; 0x30
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 031c 	add.w	r3, r7, #28
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a36      	ldr	r2, [pc, #216]	; (8001450 <HAL_UART_MspInit+0xf8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d12d      	bne.n	80013d6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	4b35      	ldr	r3, [pc, #212]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	4a34      	ldr	r2, [pc, #208]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	6453      	str	r3, [r2, #68]	; 0x44
 800138a:	4b32      	ldr	r3, [pc, #200]	; (8001454 <HAL_UART_MspInit+0xfc>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	f003 0310 	and.w	r3, r3, #16
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	4b2e      	ldr	r3, [pc, #184]	; (8001454 <HAL_UART_MspInit+0xfc>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a2d      	ldr	r2, [pc, #180]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b8:	2312      	movs	r3, #18
 80013ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c0:	2302      	movs	r3, #2
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013c4:	2307      	movs	r3, #7
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 031c 	add.w	r3, r7, #28
 80013cc:	4619      	mov	r1, r3
 80013ce:	4822      	ldr	r0, [pc, #136]	; (8001458 <HAL_UART_MspInit+0x100>)
 80013d0:	f000 fb94 	bl	8001afc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013d4:	e038      	b.n	8001448 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a20      	ldr	r2, [pc, #128]	; (800145c <HAL_UART_MspInit+0x104>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d133      	bne.n	8001448 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	4a1a      	ldr	r2, [pc, #104]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ee:	6413      	str	r3, [r2, #64]	; 0x40
 80013f0:	4b18      	ldr	r3, [pc, #96]	; (8001454 <HAL_UART_MspInit+0xfc>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	4a13      	ldr	r2, [pc, #76]	; (8001454 <HAL_UART_MspInit+0xfc>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	6313      	str	r3, [r2, #48]	; 0x30
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_UART_MspInit+0xfc>)
 800140e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001418:	230c      	movs	r3, #12
 800141a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	2302      	movs	r3, #2
 800141e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001428:	2307      	movs	r3, #7
 800142a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142c:	f107 031c 	add.w	r3, r7, #28
 8001430:	4619      	mov	r1, r3
 8001432:	4809      	ldr	r0, [pc, #36]	; (8001458 <HAL_UART_MspInit+0x100>)
 8001434:	f000 fb62 	bl	8001afc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	2026      	movs	r0, #38	; 0x26
 800143e:	f000 fa94 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001442:	2026      	movs	r0, #38	; 0x26
 8001444:	f000 faad 	bl	80019a2 <HAL_NVIC_EnableIRQ>
}
 8001448:	bf00      	nop
 800144a:	3730      	adds	r7, #48	; 0x30
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40011000 	.word	0x40011000
 8001454:	40023800 	.word	0x40023800
 8001458:	40020000 	.word	0x40020000
 800145c:	40004400 	.word	0x40004400

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <NMI_Handler+0x4>

08001466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <MemManage_Handler+0x4>

08001472 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001476:	e7fe      	b.n	8001476 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <UsageFault_Handler+0x4>

0800147e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ac:	f000 f93e 	bl	800172c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80014b8:	2040      	movs	r0, #64	; 0x40
 80014ba:	f000 fce5 	bl	8001e88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80014be:	2080      	movs	r0, #128	; 0x80
 80014c0:	f000 fce2 	bl	8001e88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <TIM3_IRQHandler+0x10>)
 80014ce:	f001 fc99 	bl	8002e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000008c 	.word	0x2000008c

080014dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <USART2_IRQHandler+0x10>)
 80014e2:	f002 fccf 	bl	8003e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000118 	.word	0x20000118

080014f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80014f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014f8:	f000 fcc6 	bl	8001e88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}

08001500 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	e00a      	b.n	8001528 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001512:	f3af 8000 	nop.w
 8001516:	4601      	mov	r1, r0
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	60ba      	str	r2, [r7, #8]
 800151e:	b2ca      	uxtb	r2, r1
 8001520:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	dbf0      	blt.n	8001512 <_read+0x12>
	}

return len;
 8001530:	687b      	ldr	r3, [r7, #4]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_close>:
	}
	return len;
}

int _close(int file)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
	return -1;
 8001542:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001546:	4618      	mov	r0, r3
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001562:	605a      	str	r2, [r3, #4]
	return 0;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <_isatty>:

int _isatty(int file)
{
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
	return 1;
 800157a:	2301      	movs	r3, #1
}
 800157c:	4618      	mov	r0, r3
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
	return 0;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3714      	adds	r7, #20
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
	...

080015a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015ac:	4a14      	ldr	r2, [pc, #80]	; (8001600 <_sbrk+0x5c>)
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <_sbrk+0x60>)
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b8:	4b13      	ldr	r3, [pc, #76]	; (8001608 <_sbrk+0x64>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d102      	bne.n	80015c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <_sbrk+0x64>)
 80015c2:	4a12      	ldr	r2, [pc, #72]	; (800160c <_sbrk+0x68>)
 80015c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <_sbrk+0x64>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d207      	bcs.n	80015e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d4:	f003 ff6a 	bl	80054ac <__errno>
 80015d8:	4603      	mov	r3, r0
 80015da:	220c      	movs	r2, #12
 80015dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015e2:	e009      	b.n	80015f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <_sbrk+0x64>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ea:	4b07      	ldr	r3, [pc, #28]	; (8001608 <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a05      	ldr	r2, [pc, #20]	; (8001608 <_sbrk+0x64>)
 80015f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f6:	68fb      	ldr	r3, [r7, #12]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20020000 	.word	0x20020000
 8001604:	00000400 	.word	0x00000400
 8001608:	2000064c 	.word	0x2000064c
 800160c:	20000868 	.word	0x20000868

08001610 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <SystemInit+0x20>)
 8001616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800161a:	4a05      	ldr	r2, [pc, #20]	; (8001630 <SystemInit+0x20>)
 800161c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001620:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001634:	f8df d034 	ldr.w	sp, [pc, #52]	; 800166c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001638:	480d      	ldr	r0, [pc, #52]	; (8001670 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800163a:	490e      	ldr	r1, [pc, #56]	; (8001674 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800163c:	4a0e      	ldr	r2, [pc, #56]	; (8001678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a0b      	ldr	r2, [pc, #44]	; (800167c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001650:	4c0b      	ldr	r4, [pc, #44]	; (8001680 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800165e:	f7ff ffd7 	bl	8001610 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001662:	f003 ff29 	bl	80054b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001666:	f7ff fb37 	bl	8000cd8 <main>
  bx  lr    
 800166a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800166c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001674:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001678:	08006bf4 	.word	0x08006bf4
  ldr r2, =_sbss
 800167c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001680:	20000868 	.word	0x20000868

08001684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001684:	e7fe      	b.n	8001684 <ADC_IRQHandler>
	...

08001688 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800168c:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <HAL_Init+0x40>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0d      	ldr	r2, [pc, #52]	; (80016c8 <HAL_Init+0x40>)
 8001692:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001696:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001698:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <HAL_Init+0x40>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <HAL_Init+0x40>)
 800169e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <HAL_Init+0x40>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a07      	ldr	r2, [pc, #28]	; (80016c8 <HAL_Init+0x40>)
 80016aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b0:	2003      	movs	r0, #3
 80016b2:	f000 f94f 	bl	8001954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b6:	2000      	movs	r0, #0
 80016b8:	f000 f808 	bl	80016cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016bc:	f7ff fdfc 	bl	80012b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023c00 	.word	0x40023c00

080016cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_InitTick+0x54>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <HAL_InitTick+0x58>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4619      	mov	r1, r3
 80016de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 f967 	bl	80019be <HAL_SYSTICK_Config>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00e      	b.n	8001718 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b0f      	cmp	r3, #15
 80016fe:	d80a      	bhi.n	8001716 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001700:	2200      	movs	r2, #0
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001708:	f000 f92f 	bl	800196a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800170c:	4a06      	ldr	r2, [pc, #24]	; (8001728 <HAL_InitTick+0x5c>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	e000      	b.n	8001718 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
}
 8001718:	4618      	mov	r0, r3
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000000 	.word	0x20000000
 8001724:	20000008 	.word	0x20000008
 8001728:	20000004 	.word	0x20000004

0800172c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_IncTick+0x20>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_IncTick+0x24>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4413      	add	r3, r2
 800173c:	4a04      	ldr	r2, [pc, #16]	; (8001750 <HAL_IncTick+0x24>)
 800173e:	6013      	str	r3, [r2, #0]
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000008 	.word	0x20000008
 8001750:	20000650 	.word	0x20000650

08001754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return uwTick;
 8001758:	4b03      	ldr	r3, [pc, #12]	; (8001768 <HAL_GetTick+0x14>)
 800175a:	681b      	ldr	r3, [r3, #0]
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000650 	.word	0x20000650

0800176c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001774:	f7ff ffee 	bl	8001754 <HAL_GetTick>
 8001778:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001784:	d005      	beq.n	8001792 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001786:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <HAL_Delay+0x44>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	4413      	add	r3, r2
 8001790:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001792:	bf00      	nop
 8001794:	f7ff ffde 	bl	8001754 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d8f7      	bhi.n	8001794 <HAL_Delay+0x28>
  {
  }
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000008 	.word	0x20000008

080017b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <__NVIC_SetPriorityGrouping+0x44>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d0:	4013      	ands	r3, r2
 80017d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017e6:	4a04      	ldr	r2, [pc, #16]	; (80017f8 <__NVIC_SetPriorityGrouping+0x44>)
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	60d3      	str	r3, [r2, #12]
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001800:	4b04      	ldr	r3, [pc, #16]	; (8001814 <__NVIC_GetPriorityGrouping+0x18>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	0a1b      	lsrs	r3, r3, #8
 8001806:	f003 0307 	and.w	r3, r3, #7
}
 800180a:	4618      	mov	r0, r3
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	2b00      	cmp	r3, #0
 8001828:	db0b      	blt.n	8001842 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f003 021f 	and.w	r2, r3, #31
 8001830:	4907      	ldr	r1, [pc, #28]	; (8001850 <__NVIC_EnableIRQ+0x38>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	2001      	movs	r0, #1
 800183a:	fa00 f202 	lsl.w	r2, r0, r2
 800183e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	e000e100 	.word	0xe000e100

08001854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	6039      	str	r1, [r7, #0]
 800185e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	2b00      	cmp	r3, #0
 8001866:	db0a      	blt.n	800187e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	b2da      	uxtb	r2, r3
 800186c:	490c      	ldr	r1, [pc, #48]	; (80018a0 <__NVIC_SetPriority+0x4c>)
 800186e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001872:	0112      	lsls	r2, r2, #4
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	440b      	add	r3, r1
 8001878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800187c:	e00a      	b.n	8001894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4908      	ldr	r1, [pc, #32]	; (80018a4 <__NVIC_SetPriority+0x50>)
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	f003 030f 	and.w	r3, r3, #15
 800188a:	3b04      	subs	r3, #4
 800188c:	0112      	lsls	r2, r2, #4
 800188e:	b2d2      	uxtb	r2, r2
 8001890:	440b      	add	r3, r1
 8001892:	761a      	strb	r2, [r3, #24]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	e000e100 	.word	0xe000e100
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b089      	sub	sp, #36	; 0x24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f1c3 0307 	rsb	r3, r3, #7
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	bf28      	it	cs
 80018c6:	2304      	movcs	r3, #4
 80018c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	3304      	adds	r3, #4
 80018ce:	2b06      	cmp	r3, #6
 80018d0:	d902      	bls.n	80018d8 <NVIC_EncodePriority+0x30>
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	3b03      	subs	r3, #3
 80018d6:	e000      	b.n	80018da <NVIC_EncodePriority+0x32>
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43da      	mvns	r2, r3
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	401a      	ands	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	fa01 f303 	lsl.w	r3, r1, r3
 80018fa:	43d9      	mvns	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001900:	4313      	orrs	r3, r2
         );
}
 8001902:	4618      	mov	r0, r3
 8001904:	3724      	adds	r7, #36	; 0x24
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3b01      	subs	r3, #1
 800191c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001920:	d301      	bcc.n	8001926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001922:	2301      	movs	r3, #1
 8001924:	e00f      	b.n	8001946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001926:	4a0a      	ldr	r2, [pc, #40]	; (8001950 <SysTick_Config+0x40>)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3b01      	subs	r3, #1
 800192c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800192e:	210f      	movs	r1, #15
 8001930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001934:	f7ff ff8e 	bl	8001854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001938:	4b05      	ldr	r3, [pc, #20]	; (8001950 <SysTick_Config+0x40>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <SysTick_Config+0x40>)
 8001940:	2207      	movs	r2, #7
 8001942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	e000e010 	.word	0xe000e010

08001954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ff29 	bl	80017b4 <__NVIC_SetPriorityGrouping>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800196a:	b580      	push	{r7, lr}
 800196c:	b086      	sub	sp, #24
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
 8001976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800197c:	f7ff ff3e 	bl	80017fc <__NVIC_GetPriorityGrouping>
 8001980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	6978      	ldr	r0, [r7, #20]
 8001988:	f7ff ff8e 	bl	80018a8 <NVIC_EncodePriority>
 800198c:	4602      	mov	r2, r0
 800198e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001992:	4611      	mov	r1, r2
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff5d 	bl	8001854 <__NVIC_SetPriority>
}
 800199a:	bf00      	nop
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	4603      	mov	r3, r0
 80019aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ff31 	bl	8001818 <__NVIC_EnableIRQ>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ffa2 	bl	8001910 <SysTick_Config>
 80019cc:	4603      	mov	r3, r0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b084      	sub	sp, #16
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80019e4:	f7ff feb6 	bl	8001754 <HAL_GetTick>
 80019e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d008      	beq.n	8001a08 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2280      	movs	r2, #128	; 0x80
 80019fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e052      	b.n	8001aae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f022 0216 	bic.w	r2, r2, #22
 8001a16:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	695a      	ldr	r2, [r3, #20]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a26:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d103      	bne.n	8001a38 <HAL_DMA_Abort+0x62>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d007      	beq.n	8001a48 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f022 0208 	bic.w	r2, r2, #8
 8001a46:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 0201 	bic.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a58:	e013      	b.n	8001a82 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a5a:	f7ff fe7b 	bl	8001754 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b05      	cmp	r3, #5
 8001a66:	d90c      	bls.n	8001a82 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2220      	movs	r2, #32
 8001a6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2203      	movs	r2, #3
 8001a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e015      	b.n	8001aae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1e4      	bne.n	8001a5a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a94:	223f      	movs	r2, #63	; 0x3f
 8001a96:	409a      	lsls	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d004      	beq.n	8001ad4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e00c      	b.n	8001aee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2205      	movs	r2, #5
 8001ad8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b089      	sub	sp, #36	; 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
 8001b16:	e165      	b.n	8001de4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	f040 8154 	bne.w	8001dde <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d005      	beq.n	8001b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d130      	bne.n	8001bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 0201 	and.w	r2, r3, #1
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d017      	beq.n	8001bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d123      	bne.n	8001c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3208      	adds	r2, #8
 8001c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	220f      	movs	r2, #15
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	08da      	lsrs	r2, r3, #3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3208      	adds	r2, #8
 8001c3a:	69b9      	ldr	r1, [r7, #24]
 8001c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0203 	and.w	r2, r3, #3
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80ae 	beq.w	8001dde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b5d      	ldr	r3, [pc, #372]	; (8001dfc <HAL_GPIO_Init+0x300>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	4a5c      	ldr	r2, [pc, #368]	; (8001dfc <HAL_GPIO_Init+0x300>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	; 0x44
 8001c92:	4b5a      	ldr	r3, [pc, #360]	; (8001dfc <HAL_GPIO_Init+0x300>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c9e:	4a58      	ldr	r2, [pc, #352]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4f      	ldr	r2, [pc, #316]	; (8001e04 <HAL_GPIO_Init+0x308>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d025      	beq.n	8001d16 <HAL_GPIO_Init+0x21a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a4e      	ldr	r2, [pc, #312]	; (8001e08 <HAL_GPIO_Init+0x30c>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d01f      	beq.n	8001d12 <HAL_GPIO_Init+0x216>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a4d      	ldr	r2, [pc, #308]	; (8001e0c <HAL_GPIO_Init+0x310>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d019      	beq.n	8001d0e <HAL_GPIO_Init+0x212>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a4c      	ldr	r2, [pc, #304]	; (8001e10 <HAL_GPIO_Init+0x314>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d013      	beq.n	8001d0a <HAL_GPIO_Init+0x20e>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4b      	ldr	r2, [pc, #300]	; (8001e14 <HAL_GPIO_Init+0x318>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00d      	beq.n	8001d06 <HAL_GPIO_Init+0x20a>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4a      	ldr	r2, [pc, #296]	; (8001e18 <HAL_GPIO_Init+0x31c>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d007      	beq.n	8001d02 <HAL_GPIO_Init+0x206>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a49      	ldr	r2, [pc, #292]	; (8001e1c <HAL_GPIO_Init+0x320>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d101      	bne.n	8001cfe <HAL_GPIO_Init+0x202>
 8001cfa:	2306      	movs	r3, #6
 8001cfc:	e00c      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001cfe:	2307      	movs	r3, #7
 8001d00:	e00a      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d02:	2305      	movs	r3, #5
 8001d04:	e008      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d06:	2304      	movs	r3, #4
 8001d08:	e006      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e004      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d0e:	2302      	movs	r3, #2
 8001d10:	e002      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <HAL_GPIO_Init+0x21c>
 8001d16:	2300      	movs	r3, #0
 8001d18:	69fa      	ldr	r2, [r7, #28]
 8001d1a:	f002 0203 	and.w	r2, r2, #3
 8001d1e:	0092      	lsls	r2, r2, #2
 8001d20:	4093      	lsls	r3, r2
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d28:	4935      	ldr	r1, [pc, #212]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	089b      	lsrs	r3, r3, #2
 8001d2e:	3302      	adds	r3, #2
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d36:	4b3a      	ldr	r3, [pc, #232]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d5a:	4a31      	ldr	r2, [pc, #196]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d60:	4b2f      	ldr	r3, [pc, #188]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d84:	4a26      	ldr	r2, [pc, #152]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d8a:	4b25      	ldr	r3, [pc, #148]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dae:	4a1c      	ldr	r2, [pc, #112]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dd8:	4a11      	ldr	r2, [pc, #68]	; (8001e20 <HAL_GPIO_Init+0x324>)
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3301      	adds	r3, #1
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	2b0f      	cmp	r3, #15
 8001de8:	f67f ae96 	bls.w	8001b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3724      	adds	r7, #36	; 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40013800 	.word	0x40013800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020400 	.word	0x40020400
 8001e0c:	40020800 	.word	0x40020800
 8001e10:	40020c00 	.word	0x40020c00
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40021400 	.word	0x40021400
 8001e1c:	40021800 	.word	0x40021800
 8001e20:	40013c00 	.word	0x40013c00

08001e24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	887b      	ldrh	r3, [r7, #2]
 8001e36:	4013      	ands	r3, r2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	73fb      	strb	r3, [r7, #15]
 8001e40:	e001      	b.n	8001e46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	807b      	strh	r3, [r7, #2]
 8001e60:	4613      	mov	r3, r2
 8001e62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e64:	787b      	ldrb	r3, [r7, #1]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e6a:	887a      	ldrh	r2, [r7, #2]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e70:	e003      	b.n	8001e7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e72:	887b      	ldrh	r3, [r7, #2]
 8001e74:	041a      	lsls	r2, r3, #16
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	619a      	str	r2, [r3, #24]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	88fb      	ldrh	r3, [r7, #6]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d006      	beq.n	8001eac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e9e:	4a05      	ldr	r2, [pc, #20]	; (8001eb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ea4:	88fb      	ldrh	r3, [r7, #6]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fbf6 	bl	8000698 <HAL_GPIO_EXTI_Callback>
  }
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40013c00 	.word	0x40013c00

08001eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e0cc      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ecc:	4b68      	ldr	r3, [pc, #416]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 030f 	and.w	r3, r3, #15
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d90c      	bls.n	8001ef4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eda:	4b65      	ldr	r3, [pc, #404]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee2:	4b63      	ldr	r3, [pc, #396]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d001      	beq.n	8001ef4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e0b8      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d020      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f0c:	4b59      	ldr	r3, [pc, #356]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	4a58      	ldr	r2, [pc, #352]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f24:	4b53      	ldr	r3, [pc, #332]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	4a52      	ldr	r2, [pc, #328]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f30:	4b50      	ldr	r3, [pc, #320]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	494d      	ldr	r1, [pc, #308]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d044      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d107      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f56:	4b47      	ldr	r3, [pc, #284]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d119      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e07f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d003      	beq.n	8001f76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f76:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d109      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e06f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f86:	4b3b      	ldr	r3, [pc, #236]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e067      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f96:	4b37      	ldr	r3, [pc, #220]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f023 0203 	bic.w	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4934      	ldr	r1, [pc, #208]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fa8:	f7ff fbd4 	bl	8001754 <HAL_GetTick>
 8001fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fae:	e00a      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb0:	f7ff fbd0 	bl	8001754 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e04f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc6:	4b2b      	ldr	r3, [pc, #172]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 020c 	and.w	r2, r3, #12
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d1eb      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b25      	ldr	r3, [pc, #148]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 030f 	and.w	r3, r3, #15
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d20c      	bcs.n	8002000 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b22      	ldr	r3, [pc, #136]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b20      	ldr	r3, [pc, #128]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e032      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	d008      	beq.n	800201e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800200c:	4b19      	ldr	r3, [pc, #100]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	4916      	ldr	r1, [pc, #88]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d009      	beq.n	800203e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	490e      	ldr	r1, [pc, #56]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	4313      	orrs	r3, r2
 800203c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800203e:	f000 f855 	bl	80020ec <HAL_RCC_GetSysClockFreq>
 8002042:	4602      	mov	r2, r0
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	490a      	ldr	r1, [pc, #40]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8002050:	5ccb      	ldrb	r3, [r1, r3]
 8002052:	fa22 f303 	lsr.w	r3, r2, r3
 8002056:	4a09      	ldr	r2, [pc, #36]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <HAL_RCC_ClockConfig+0x1c8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fb34 	bl	80016cc <HAL_InitTick>

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023c00 	.word	0x40023c00
 8002074:	40023800 	.word	0x40023800
 8002078:	08006ab4 	.word	0x08006ab4
 800207c:	20000000 	.word	0x20000000
 8002080:	20000004 	.word	0x20000004

08002084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002088:	4b03      	ldr	r3, [pc, #12]	; (8002098 <HAL_RCC_GetHCLKFreq+0x14>)
 800208a:	681b      	ldr	r3, [r3, #0]
}
 800208c:	4618      	mov	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	20000000 	.word	0x20000000

0800209c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020a0:	f7ff fff0 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020a4:	4602      	mov	r2, r0
 80020a6:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	0a9b      	lsrs	r3, r3, #10
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	4903      	ldr	r1, [pc, #12]	; (80020c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b2:	5ccb      	ldrb	r3, [r1, r3]
 80020b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800
 80020c0:	08006ac4 	.word	0x08006ac4

080020c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80020c8:	f7ff ffdc 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020cc:	4602      	mov	r2, r0
 80020ce:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	0b5b      	lsrs	r3, r3, #13
 80020d4:	f003 0307 	and.w	r3, r3, #7
 80020d8:	4903      	ldr	r1, [pc, #12]	; (80020e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020da:	5ccb      	ldrb	r3, [r1, r3]
 80020dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40023800 	.word	0x40023800
 80020e8:	08006ac4 	.word	0x08006ac4

080020ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f0:	b0ae      	sub	sp, #184	; 0xb8
 80020f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002112:	4bcb      	ldr	r3, [pc, #812]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 030c 	and.w	r3, r3, #12
 800211a:	2b0c      	cmp	r3, #12
 800211c:	f200 8206 	bhi.w	800252c <HAL_RCC_GetSysClockFreq+0x440>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	0800215d 	.word	0x0800215d
 800212c:	0800252d 	.word	0x0800252d
 8002130:	0800252d 	.word	0x0800252d
 8002134:	0800252d 	.word	0x0800252d
 8002138:	08002165 	.word	0x08002165
 800213c:	0800252d 	.word	0x0800252d
 8002140:	0800252d 	.word	0x0800252d
 8002144:	0800252d 	.word	0x0800252d
 8002148:	0800216d 	.word	0x0800216d
 800214c:	0800252d 	.word	0x0800252d
 8002150:	0800252d 	.word	0x0800252d
 8002154:	0800252d 	.word	0x0800252d
 8002158:	0800235d 	.word	0x0800235d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800215c:	4bb9      	ldr	r3, [pc, #740]	; (8002444 <HAL_RCC_GetSysClockFreq+0x358>)
 800215e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002162:	e1e7      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002164:	4bb8      	ldr	r3, [pc, #736]	; (8002448 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002166:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800216a:	e1e3      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800216c:	4bb4      	ldr	r3, [pc, #720]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002174:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002178:	4bb1      	ldr	r3, [pc, #708]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d071      	beq.n	8002268 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002184:	4bae      	ldr	r3, [pc, #696]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	099b      	lsrs	r3, r3, #6
 800218a:	2200      	movs	r2, #0
 800218c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002190:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002194:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800219c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80021a0:	2300      	movs	r3, #0
 80021a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80021a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80021aa:	4622      	mov	r2, r4
 80021ac:	462b      	mov	r3, r5
 80021ae:	f04f 0000 	mov.w	r0, #0
 80021b2:	f04f 0100 	mov.w	r1, #0
 80021b6:	0159      	lsls	r1, r3, #5
 80021b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021bc:	0150      	lsls	r0, r2, #5
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	4621      	mov	r1, r4
 80021c4:	1a51      	subs	r1, r2, r1
 80021c6:	6439      	str	r1, [r7, #64]	; 0x40
 80021c8:	4629      	mov	r1, r5
 80021ca:	eb63 0301 	sbc.w	r3, r3, r1
 80021ce:	647b      	str	r3, [r7, #68]	; 0x44
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	f04f 0300 	mov.w	r3, #0
 80021d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80021dc:	4649      	mov	r1, r9
 80021de:	018b      	lsls	r3, r1, #6
 80021e0:	4641      	mov	r1, r8
 80021e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021e6:	4641      	mov	r1, r8
 80021e8:	018a      	lsls	r2, r1, #6
 80021ea:	4641      	mov	r1, r8
 80021ec:	1a51      	subs	r1, r2, r1
 80021ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80021f0:	4649      	mov	r1, r9
 80021f2:	eb63 0301 	sbc.w	r3, r3, r1
 80021f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002204:	4649      	mov	r1, r9
 8002206:	00cb      	lsls	r3, r1, #3
 8002208:	4641      	mov	r1, r8
 800220a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800220e:	4641      	mov	r1, r8
 8002210:	00ca      	lsls	r2, r1, #3
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	4603      	mov	r3, r0
 8002218:	4622      	mov	r2, r4
 800221a:	189b      	adds	r3, r3, r2
 800221c:	633b      	str	r3, [r7, #48]	; 0x30
 800221e:	462b      	mov	r3, r5
 8002220:	460a      	mov	r2, r1
 8002222:	eb42 0303 	adc.w	r3, r2, r3
 8002226:	637b      	str	r3, [r7, #52]	; 0x34
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002234:	4629      	mov	r1, r5
 8002236:	024b      	lsls	r3, r1, #9
 8002238:	4621      	mov	r1, r4
 800223a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800223e:	4621      	mov	r1, r4
 8002240:	024a      	lsls	r2, r1, #9
 8002242:	4610      	mov	r0, r2
 8002244:	4619      	mov	r1, r3
 8002246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800224a:	2200      	movs	r2, #0
 800224c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002250:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002254:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002258:	f7fe f82a 	bl	80002b0 <__aeabi_uldivmod>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4613      	mov	r3, r2
 8002262:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002266:	e067      	b.n	8002338 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002268:	4b75      	ldr	r3, [pc, #468]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	099b      	lsrs	r3, r3, #6
 800226e:	2200      	movs	r2, #0
 8002270:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002274:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002278:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800227c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002280:	67bb      	str	r3, [r7, #120]	; 0x78
 8002282:	2300      	movs	r3, #0
 8002284:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002286:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800228a:	4622      	mov	r2, r4
 800228c:	462b      	mov	r3, r5
 800228e:	f04f 0000 	mov.w	r0, #0
 8002292:	f04f 0100 	mov.w	r1, #0
 8002296:	0159      	lsls	r1, r3, #5
 8002298:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800229c:	0150      	lsls	r0, r2, #5
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4621      	mov	r1, r4
 80022a4:	1a51      	subs	r1, r2, r1
 80022a6:	62b9      	str	r1, [r7, #40]	; 0x28
 80022a8:	4629      	mov	r1, r5
 80022aa:	eb63 0301 	sbc.w	r3, r3, r1
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022b0:	f04f 0200 	mov.w	r2, #0
 80022b4:	f04f 0300 	mov.w	r3, #0
 80022b8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80022bc:	4649      	mov	r1, r9
 80022be:	018b      	lsls	r3, r1, #6
 80022c0:	4641      	mov	r1, r8
 80022c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022c6:	4641      	mov	r1, r8
 80022c8:	018a      	lsls	r2, r1, #6
 80022ca:	4641      	mov	r1, r8
 80022cc:	ebb2 0a01 	subs.w	sl, r2, r1
 80022d0:	4649      	mov	r1, r9
 80022d2:	eb63 0b01 	sbc.w	fp, r3, r1
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022ea:	4692      	mov	sl, r2
 80022ec:	469b      	mov	fp, r3
 80022ee:	4623      	mov	r3, r4
 80022f0:	eb1a 0303 	adds.w	r3, sl, r3
 80022f4:	623b      	str	r3, [r7, #32]
 80022f6:	462b      	mov	r3, r5
 80022f8:	eb4b 0303 	adc.w	r3, fp, r3
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	f04f 0300 	mov.w	r3, #0
 8002306:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800230a:	4629      	mov	r1, r5
 800230c:	028b      	lsls	r3, r1, #10
 800230e:	4621      	mov	r1, r4
 8002310:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002314:	4621      	mov	r1, r4
 8002316:	028a      	lsls	r2, r1, #10
 8002318:	4610      	mov	r0, r2
 800231a:	4619      	mov	r1, r3
 800231c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002320:	2200      	movs	r2, #0
 8002322:	673b      	str	r3, [r7, #112]	; 0x70
 8002324:	677a      	str	r2, [r7, #116]	; 0x74
 8002326:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800232a:	f7fd ffc1 	bl	80002b0 <__aeabi_uldivmod>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4613      	mov	r3, r2
 8002334:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002338:	4b41      	ldr	r3, [pc, #260]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	3301      	adds	r3, #1
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800234a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800234e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002352:	fbb2 f3f3 	udiv	r3, r2, r3
 8002356:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800235a:	e0eb      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800235c:	4b38      	ldr	r3, [pc, #224]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002364:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002368:	4b35      	ldr	r3, [pc, #212]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d06b      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002374:	4b32      	ldr	r3, [pc, #200]	; (8002440 <HAL_RCC_GetSysClockFreq+0x354>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	099b      	lsrs	r3, r3, #6
 800237a:	2200      	movs	r2, #0
 800237c:	66bb      	str	r3, [r7, #104]	; 0x68
 800237e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002380:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002386:	663b      	str	r3, [r7, #96]	; 0x60
 8002388:	2300      	movs	r3, #0
 800238a:	667b      	str	r3, [r7, #100]	; 0x64
 800238c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002390:	4622      	mov	r2, r4
 8002392:	462b      	mov	r3, r5
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	0159      	lsls	r1, r3, #5
 800239e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023a2:	0150      	lsls	r0, r2, #5
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4621      	mov	r1, r4
 80023aa:	1a51      	subs	r1, r2, r1
 80023ac:	61b9      	str	r1, [r7, #24]
 80023ae:	4629      	mov	r1, r5
 80023b0:	eb63 0301 	sbc.w	r3, r3, r1
 80023b4:	61fb      	str	r3, [r7, #28]
 80023b6:	f04f 0200 	mov.w	r2, #0
 80023ba:	f04f 0300 	mov.w	r3, #0
 80023be:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80023c2:	4659      	mov	r1, fp
 80023c4:	018b      	lsls	r3, r1, #6
 80023c6:	4651      	mov	r1, sl
 80023c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023cc:	4651      	mov	r1, sl
 80023ce:	018a      	lsls	r2, r1, #6
 80023d0:	4651      	mov	r1, sl
 80023d2:	ebb2 0801 	subs.w	r8, r2, r1
 80023d6:	4659      	mov	r1, fp
 80023d8:	eb63 0901 	sbc.w	r9, r3, r1
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023f0:	4690      	mov	r8, r2
 80023f2:	4699      	mov	r9, r3
 80023f4:	4623      	mov	r3, r4
 80023f6:	eb18 0303 	adds.w	r3, r8, r3
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	462b      	mov	r3, r5
 80023fe:	eb49 0303 	adc.w	r3, r9, r3
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002410:	4629      	mov	r1, r5
 8002412:	024b      	lsls	r3, r1, #9
 8002414:	4621      	mov	r1, r4
 8002416:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800241a:	4621      	mov	r1, r4
 800241c:	024a      	lsls	r2, r1, #9
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002426:	2200      	movs	r2, #0
 8002428:	65bb      	str	r3, [r7, #88]	; 0x58
 800242a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800242c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002430:	f7fd ff3e 	bl	80002b0 <__aeabi_uldivmod>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4613      	mov	r3, r2
 800243a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800243e:	e065      	b.n	800250c <HAL_RCC_GetSysClockFreq+0x420>
 8002440:	40023800 	.word	0x40023800
 8002444:	00f42400 	.word	0x00f42400
 8002448:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800244c:	4b3d      	ldr	r3, [pc, #244]	; (8002544 <HAL_RCC_GetSysClockFreq+0x458>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	2200      	movs	r2, #0
 8002454:	4618      	mov	r0, r3
 8002456:	4611      	mov	r1, r2
 8002458:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800245c:	653b      	str	r3, [r7, #80]	; 0x50
 800245e:	2300      	movs	r3, #0
 8002460:	657b      	str	r3, [r7, #84]	; 0x54
 8002462:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002466:	4642      	mov	r2, r8
 8002468:	464b      	mov	r3, r9
 800246a:	f04f 0000 	mov.w	r0, #0
 800246e:	f04f 0100 	mov.w	r1, #0
 8002472:	0159      	lsls	r1, r3, #5
 8002474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002478:	0150      	lsls	r0, r2, #5
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4641      	mov	r1, r8
 8002480:	1a51      	subs	r1, r2, r1
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	4649      	mov	r1, r9
 8002486:	eb63 0301 	sbc.w	r3, r3, r1
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	f04f 0200 	mov.w	r2, #0
 8002490:	f04f 0300 	mov.w	r3, #0
 8002494:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002498:	4659      	mov	r1, fp
 800249a:	018b      	lsls	r3, r1, #6
 800249c:	4651      	mov	r1, sl
 800249e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024a2:	4651      	mov	r1, sl
 80024a4:	018a      	lsls	r2, r1, #6
 80024a6:	4651      	mov	r1, sl
 80024a8:	1a54      	subs	r4, r2, r1
 80024aa:	4659      	mov	r1, fp
 80024ac:	eb63 0501 	sbc.w	r5, r3, r1
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	00eb      	lsls	r3, r5, #3
 80024ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024be:	00e2      	lsls	r2, r4, #3
 80024c0:	4614      	mov	r4, r2
 80024c2:	461d      	mov	r5, r3
 80024c4:	4643      	mov	r3, r8
 80024c6:	18e3      	adds	r3, r4, r3
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	464b      	mov	r3, r9
 80024cc:	eb45 0303 	adc.w	r3, r5, r3
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	f04f 0200 	mov.w	r2, #0
 80024d6:	f04f 0300 	mov.w	r3, #0
 80024da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024de:	4629      	mov	r1, r5
 80024e0:	028b      	lsls	r3, r1, #10
 80024e2:	4621      	mov	r1, r4
 80024e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024e8:	4621      	mov	r1, r4
 80024ea:	028a      	lsls	r2, r1, #10
 80024ec:	4610      	mov	r0, r2
 80024ee:	4619      	mov	r1, r3
 80024f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024f4:	2200      	movs	r2, #0
 80024f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80024f8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80024fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80024fe:	f7fd fed7 	bl	80002b0 <__aeabi_uldivmod>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	4613      	mov	r3, r2
 8002508:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800250c:	4b0d      	ldr	r3, [pc, #52]	; (8002544 <HAL_RCC_GetSysClockFreq+0x458>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	0f1b      	lsrs	r3, r3, #28
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800251a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800251e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800252a:	e003      	b.n	8002534 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800252c:	4b06      	ldr	r3, [pc, #24]	; (8002548 <HAL_RCC_GetSysClockFreq+0x45c>)
 800252e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002532:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002534:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002538:	4618      	mov	r0, r3
 800253a:	37b8      	adds	r7, #184	; 0xb8
 800253c:	46bd      	mov	sp, r7
 800253e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800
 8002548:	00f42400 	.word	0x00f42400

0800254c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e28d      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8083 	beq.w	8002672 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800256c:	4b94      	ldr	r3, [pc, #592]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b04      	cmp	r3, #4
 8002576:	d019      	beq.n	80025ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002578:	4b91      	ldr	r3, [pc, #580]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002580:	2b08      	cmp	r3, #8
 8002582:	d106      	bne.n	8002592 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002584:	4b8e      	ldr	r3, [pc, #568]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800258c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002590:	d00c      	beq.n	80025ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002592:	4b8b      	ldr	r3, [pc, #556]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800259a:	2b0c      	cmp	r3, #12
 800259c:	d112      	bne.n	80025c4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800259e:	4b88      	ldr	r3, [pc, #544]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025aa:	d10b      	bne.n	80025c4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	4b84      	ldr	r3, [pc, #528]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d05b      	beq.n	8002670 <HAL_RCC_OscConfig+0x124>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d157      	bne.n	8002670 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e25a      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025cc:	d106      	bne.n	80025dc <HAL_RCC_OscConfig+0x90>
 80025ce:	4b7c      	ldr	r3, [pc, #496]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a7b      	ldr	r2, [pc, #492]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	e01d      	b.n	8002618 <HAL_RCC_OscConfig+0xcc>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025e4:	d10c      	bne.n	8002600 <HAL_RCC_OscConfig+0xb4>
 80025e6:	4b76      	ldr	r3, [pc, #472]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a75      	ldr	r2, [pc, #468]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	4b73      	ldr	r3, [pc, #460]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a72      	ldr	r2, [pc, #456]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e00b      	b.n	8002618 <HAL_RCC_OscConfig+0xcc>
 8002600:	4b6f      	ldr	r3, [pc, #444]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a6e      	ldr	r2, [pc, #440]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002606:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800260a:	6013      	str	r3, [r2, #0]
 800260c:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a6b      	ldr	r2, [pc, #428]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002612:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002616:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d013      	beq.n	8002648 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7ff f898 	bl	8001754 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002628:	f7ff f894 	bl	8001754 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b64      	cmp	r3, #100	; 0x64
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e21f      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263a:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f0      	beq.n	8002628 <HAL_RCC_OscConfig+0xdc>
 8002646:	e014      	b.n	8002672 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7ff f884 	bl	8001754 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002650:	f7ff f880 	bl	8001754 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	; 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e20b      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002662:	4b57      	ldr	r3, [pc, #348]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x104>
 800266e:	e000      	b.n	8002672 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002670:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d06f      	beq.n	800275e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800267e:	4b50      	ldr	r3, [pc, #320]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	2b00      	cmp	r3, #0
 8002688:	d017      	beq.n	80026ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800268a:	4b4d      	ldr	r3, [pc, #308]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002692:	2b08      	cmp	r3, #8
 8002694:	d105      	bne.n	80026a2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002696:	4b4a      	ldr	r3, [pc, #296]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00b      	beq.n	80026ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026aa:	2b0c      	cmp	r3, #12
 80026ac:	d11c      	bne.n	80026e8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026ae:	4b44      	ldr	r3, [pc, #272]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d116      	bne.n	80026e8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ba:	4b41      	ldr	r3, [pc, #260]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <HAL_RCC_OscConfig+0x186>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d001      	beq.n	80026d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e1d3      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d2:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4937      	ldr	r1, [pc, #220]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026e6:	e03a      	b.n	800275e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d020      	beq.n	8002732 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026f0:	4b34      	ldr	r3, [pc, #208]	; (80027c4 <HAL_RCC_OscConfig+0x278>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7ff f82d 	bl	8001754 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026fe:	f7ff f829 	bl	8001754 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e1b4      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002710:	4b2b      	ldr	r3, [pc, #172]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271c:	4b28      	ldr	r3, [pc, #160]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4925      	ldr	r1, [pc, #148]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 800272c:	4313      	orrs	r3, r2
 800272e:	600b      	str	r3, [r1, #0]
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002732:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <HAL_RCC_OscConfig+0x278>)
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7ff f80c 	bl	8001754 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002740:	f7ff f808 	bl	8001754 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e193      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002752:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d036      	beq.n	80027d8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d016      	beq.n	80027a0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002772:	4b15      	ldr	r3, [pc, #84]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 8002774:	2201      	movs	r2, #1
 8002776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe ffec 	bl	8001754 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002780:	f7fe ffe8 	bl	8001754 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e173      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002792:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_RCC_OscConfig+0x274>)
 8002794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f0      	beq.n	8002780 <HAL_RCC_OscConfig+0x234>
 800279e:	e01b      	b.n	80027d8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a0:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_RCC_OscConfig+0x27c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a6:	f7fe ffd5 	bl	8001754 <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ac:	e00e      	b.n	80027cc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ae:	f7fe ffd1 	bl	8001754 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d907      	bls.n	80027cc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e15c      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
 80027c0:	40023800 	.word	0x40023800
 80027c4:	42470000 	.word	0x42470000
 80027c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027cc:	4b8a      	ldr	r3, [pc, #552]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80027ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1ea      	bne.n	80027ae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 8097 	beq.w	8002914 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ea:	4b83      	ldr	r3, [pc, #524]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10f      	bne.n	8002816 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	4b7f      	ldr	r3, [pc, #508]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	4a7e      	ldr	r2, [pc, #504]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002804:	6413      	str	r3, [r2, #64]	; 0x40
 8002806:	4b7c      	ldr	r3, [pc, #496]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002812:	2301      	movs	r3, #1
 8002814:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002816:	4b79      	ldr	r3, [pc, #484]	; (80029fc <HAL_RCC_OscConfig+0x4b0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281e:	2b00      	cmp	r3, #0
 8002820:	d118      	bne.n	8002854 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002822:	4b76      	ldr	r3, [pc, #472]	; (80029fc <HAL_RCC_OscConfig+0x4b0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a75      	ldr	r2, [pc, #468]	; (80029fc <HAL_RCC_OscConfig+0x4b0>)
 8002828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800282c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800282e:	f7fe ff91 	bl	8001754 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002836:	f7fe ff8d 	bl	8001754 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e118      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002848:	4b6c      	ldr	r3, [pc, #432]	; (80029fc <HAL_RCC_OscConfig+0x4b0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0f0      	beq.n	8002836 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d106      	bne.n	800286a <HAL_RCC_OscConfig+0x31e>
 800285c:	4b66      	ldr	r3, [pc, #408]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800285e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002860:	4a65      	ldr	r2, [pc, #404]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6713      	str	r3, [r2, #112]	; 0x70
 8002868:	e01c      	b.n	80028a4 <HAL_RCC_OscConfig+0x358>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b05      	cmp	r3, #5
 8002870:	d10c      	bne.n	800288c <HAL_RCC_OscConfig+0x340>
 8002872:	4b61      	ldr	r3, [pc, #388]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002876:	4a60      	ldr	r2, [pc, #384]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	6713      	str	r3, [r2, #112]	; 0x70
 800287e:	4b5e      	ldr	r3, [pc, #376]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	4a5d      	ldr	r2, [pc, #372]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	6713      	str	r3, [r2, #112]	; 0x70
 800288a:	e00b      	b.n	80028a4 <HAL_RCC_OscConfig+0x358>
 800288c:	4b5a      	ldr	r3, [pc, #360]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800288e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002890:	4a59      	ldr	r2, [pc, #356]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002892:	f023 0301 	bic.w	r3, r3, #1
 8002896:	6713      	str	r3, [r2, #112]	; 0x70
 8002898:	4b57      	ldr	r3, [pc, #348]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800289a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289c:	4a56      	ldr	r2, [pc, #344]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800289e:	f023 0304 	bic.w	r3, r3, #4
 80028a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d015      	beq.n	80028d8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ac:	f7fe ff52 	bl	8001754 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7fe ff4e 	bl	8001754 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e0d7      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ca:	4b4b      	ldr	r3, [pc, #300]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0ee      	beq.n	80028b4 <HAL_RCC_OscConfig+0x368>
 80028d6:	e014      	b.n	8002902 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d8:	f7fe ff3c 	bl	8001754 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028e0:	f7fe ff38 	bl	8001754 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e0c1      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f6:	4b40      	ldr	r3, [pc, #256]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80028f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ee      	bne.n	80028e0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d105      	bne.n	8002914 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002908:	4b3b      	ldr	r3, [pc, #236]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	4a3a      	ldr	r2, [pc, #232]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800290e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002912:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 80ad 	beq.w	8002a78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800291e:	4b36      	ldr	r3, [pc, #216]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b08      	cmp	r3, #8
 8002928:	d060      	beq.n	80029ec <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	2b02      	cmp	r3, #2
 8002930:	d145      	bne.n	80029be <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002932:	4b33      	ldr	r3, [pc, #204]	; (8002a00 <HAL_RCC_OscConfig+0x4b4>)
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002938:	f7fe ff0c 	bl	8001754 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002940:	f7fe ff08 	bl	8001754 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e093      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002952:	4b29      	ldr	r3, [pc, #164]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69da      	ldr	r2, [r3, #28]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	019b      	lsls	r3, r3, #6
 800296e:	431a      	orrs	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002974:	085b      	lsrs	r3, r3, #1
 8002976:	3b01      	subs	r3, #1
 8002978:	041b      	lsls	r3, r3, #16
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002980:	061b      	lsls	r3, r3, #24
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	071b      	lsls	r3, r3, #28
 800298a:	491b      	ldr	r1, [pc, #108]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 800298c:	4313      	orrs	r3, r2
 800298e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002990:	4b1b      	ldr	r3, [pc, #108]	; (8002a00 <HAL_RCC_OscConfig+0x4b4>)
 8002992:	2201      	movs	r2, #1
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002996:	f7fe fedd 	bl	8001754 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800299e:	f7fe fed9 	bl	8001754 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e064      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b0:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f0      	beq.n	800299e <HAL_RCC_OscConfig+0x452>
 80029bc:	e05c      	b.n	8002a78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029be:	4b10      	ldr	r3, [pc, #64]	; (8002a00 <HAL_RCC_OscConfig+0x4b4>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7fe fec6 	bl	8001754 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029cc:	f7fe fec2 	bl	8001754 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e04d      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_RCC_OscConfig+0x4ac>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x480>
 80029ea:	e045      	b.n	8002a78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d107      	bne.n	8002a04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e040      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
 80029f8:	40023800 	.word	0x40023800
 80029fc:	40007000 	.word	0x40007000
 8002a00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a04:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <HAL_RCC_OscConfig+0x538>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d030      	beq.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d129      	bne.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d122      	bne.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a34:	4013      	ands	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d119      	bne.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4a:	085b      	lsrs	r3, r3, #1
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d10f      	bne.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d107      	bne.n	8002a74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e041      	b.n	8002b1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe fc2a 	bl	8001308 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3304      	adds	r3, #4
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	f000 fbf0 	bl	80032ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e041      	b.n	8002bbc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d106      	bne.n	8002b52 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 f839 	bl	8002bc4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2202      	movs	r2, #2
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3304      	adds	r3, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	4610      	mov	r0, r2
 8002b66:	f000 fba1 	bl	80032ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d109      	bne.n	8002c00 <HAL_TIM_OC_Start_IT+0x28>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	bf14      	ite	ne
 8002bf8:	2301      	movne	r3, #1
 8002bfa:	2300      	moveq	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	e022      	b.n	8002c46 <HAL_TIM_OC_Start_IT+0x6e>
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d109      	bne.n	8002c1a <HAL_TIM_OC_Start_IT+0x42>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	bf14      	ite	ne
 8002c12:	2301      	movne	r3, #1
 8002c14:	2300      	moveq	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	e015      	b.n	8002c46 <HAL_TIM_OC_Start_IT+0x6e>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d109      	bne.n	8002c34 <HAL_TIM_OC_Start_IT+0x5c>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	e008      	b.n	8002c46 <HAL_TIM_OC_Start_IT+0x6e>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	bf14      	ite	ne
 8002c40:	2301      	movne	r3, #1
 8002c42:	2300      	moveq	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e0c7      	b.n	8002dde <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_OC_Start_IT+0x86>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c5c:	e013      	b.n	8002c86 <HAL_TIM_OC_Start_IT+0xae>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d104      	bne.n	8002c6e <HAL_TIM_OC_Start_IT+0x96>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c6c:	e00b      	b.n	8002c86 <HAL_TIM_OC_Start_IT+0xae>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d104      	bne.n	8002c7e <HAL_TIM_OC_Start_IT+0xa6>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c7c:	e003      	b.n	8002c86 <HAL_TIM_OC_Start_IT+0xae>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2202      	movs	r2, #2
 8002c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2b0c      	cmp	r3, #12
 8002c8a:	d841      	bhi.n	8002d10 <HAL_TIM_OC_Start_IT+0x138>
 8002c8c:	a201      	add	r2, pc, #4	; (adr r2, 8002c94 <HAL_TIM_OC_Start_IT+0xbc>)
 8002c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c92:	bf00      	nop
 8002c94:	08002cc9 	.word	0x08002cc9
 8002c98:	08002d11 	.word	0x08002d11
 8002c9c:	08002d11 	.word	0x08002d11
 8002ca0:	08002d11 	.word	0x08002d11
 8002ca4:	08002cdb 	.word	0x08002cdb
 8002ca8:	08002d11 	.word	0x08002d11
 8002cac:	08002d11 	.word	0x08002d11
 8002cb0:	08002d11 	.word	0x08002d11
 8002cb4:	08002ced 	.word	0x08002ced
 8002cb8:	08002d11 	.word	0x08002d11
 8002cbc:	08002d11 	.word	0x08002d11
 8002cc0:	08002d11 	.word	0x08002d11
 8002cc4:	08002cff 	.word	0x08002cff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0202 	orr.w	r2, r2, #2
 8002cd6:	60da      	str	r2, [r3, #12]
      break;
 8002cd8:	e01d      	b.n	8002d16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68da      	ldr	r2, [r3, #12]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f042 0204 	orr.w	r2, r2, #4
 8002ce8:	60da      	str	r2, [r3, #12]
      break;
 8002cea:	e014      	b.n	8002d16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0208 	orr.w	r2, r2, #8
 8002cfa:	60da      	str	r2, [r3, #12]
      break;
 8002cfc:	e00b      	b.n	8002d16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f042 0210 	orr.w	r2, r2, #16
 8002d0c:	60da      	str	r2, [r3, #12]
      break;
 8002d0e:	e002      	b.n	8002d16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	73fb      	strb	r3, [r7, #15]
      break;
 8002d14:	bf00      	nop
  }

  if (status == HAL_OK)
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d15f      	bne.n	8002ddc <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2201      	movs	r2, #1
 8002d22:	6839      	ldr	r1, [r7, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fdab 	bl	8003880 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a2e      	ldr	r2, [pc, #184]	; (8002de8 <HAL_TIM_OC_Start_IT+0x210>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d004      	beq.n	8002d3e <HAL_TIM_OC_Start_IT+0x166>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a2c      	ldr	r2, [pc, #176]	; (8002dec <HAL_TIM_OC_Start_IT+0x214>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_TIM_OC_Start_IT+0x16a>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <HAL_TIM_OC_Start_IT+0x16c>
 8002d42:	2300      	movs	r3, #0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d007      	beq.n	8002d58 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d56:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a22      	ldr	r2, [pc, #136]	; (8002de8 <HAL_TIM_OC_Start_IT+0x210>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d022      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d6a:	d01d      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a1f      	ldr	r2, [pc, #124]	; (8002df0 <HAL_TIM_OC_Start_IT+0x218>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d018      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1e      	ldr	r2, [pc, #120]	; (8002df4 <HAL_TIM_OC_Start_IT+0x21c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d013      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1c      	ldr	r2, [pc, #112]	; (8002df8 <HAL_TIM_OC_Start_IT+0x220>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d00e      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a17      	ldr	r2, [pc, #92]	; (8002dec <HAL_TIM_OC_Start_IT+0x214>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d009      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a18      	ldr	r2, [pc, #96]	; (8002dfc <HAL_TIM_OC_Start_IT+0x224>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d004      	beq.n	8002da8 <HAL_TIM_OC_Start_IT+0x1d0>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a17      	ldr	r2, [pc, #92]	; (8002e00 <HAL_TIM_OC_Start_IT+0x228>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d111      	bne.n	8002dcc <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b06      	cmp	r3, #6
 8002db8:	d010      	beq.n	8002ddc <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0201 	orr.w	r2, r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dca:	e007      	b.n	8002ddc <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f042 0201 	orr.w	r2, r2, #1
 8002dda:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40010000 	.word	0x40010000
 8002dec:	40010400 	.word	0x40010400
 8002df0:	40000400 	.word	0x40000400
 8002df4:	40000800 	.word	0x40000800
 8002df8:	40000c00 	.word	0x40000c00
 8002dfc:	40014000 	.word	0x40014000
 8002e00:	40001800 	.word	0x40001800

08002e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d122      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d11b      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f06f 0202 	mvn.w	r2, #2
 8002e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 fa11 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002e4c:	e005      	b.n	8002e5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7fd fc68 	bl	8000724 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 fa14 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d122      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d11b      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f06f 0204 	mvn.w	r2, #4
 8002e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2202      	movs	r2, #2
 8002e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f9e7 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002ea0:	e005      	b.n	8002eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7fd fc3e 	bl	8000724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f9ea 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d122      	bne.n	8002f08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d11b      	bne.n	8002f08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f06f 0208 	mvn.w	r2, #8
 8002ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2204      	movs	r2, #4
 8002ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f9bd 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002ef4:	e005      	b.n	8002f02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7fd fc14 	bl	8000724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 f9c0 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b10      	cmp	r3, #16
 8002f14:	d122      	bne.n	8002f5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	2b10      	cmp	r3, #16
 8002f22:	d11b      	bne.n	8002f5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f06f 0210 	mvn.w	r2, #16
 8002f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2208      	movs	r2, #8
 8002f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f993 	bl	800326e <HAL_TIM_IC_CaptureCallback>
 8002f48:	e005      	b.n	8002f56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7fd fbea 	bl	8000724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f996 	bl	8003282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d10e      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d107      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f06f 0201 	mvn.w	r2, #1
 8002f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f969 	bl	800325a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f92:	2b80      	cmp	r3, #128	; 0x80
 8002f94:	d10e      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa0:	2b80      	cmp	r3, #128	; 0x80
 8002fa2:	d107      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f000 fd12 	bl	80039d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fbe:	2b40      	cmp	r3, #64	; 0x40
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fcc:	2b40      	cmp	r3, #64	; 0x40
 8002fce:	d107      	bne.n	8002fe0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f95b 	bl	8003296 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b20      	cmp	r3, #32
 8002fec:	d10e      	bne.n	800300c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d107      	bne.n	800300c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0220 	mvn.w	r2, #32
 8003004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fcdc 	bl	80039c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800300c:	bf00      	nop
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800302a:	2b01      	cmp	r3, #1
 800302c:	d101      	bne.n	8003032 <HAL_TIM_OC_ConfigChannel+0x1e>
 800302e:	2302      	movs	r3, #2
 8003030:	e048      	b.n	80030c4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b0c      	cmp	r3, #12
 800303e:	d839      	bhi.n	80030b4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003040:	a201      	add	r2, pc, #4	; (adr r2, 8003048 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003046:	bf00      	nop
 8003048:	0800307d 	.word	0x0800307d
 800304c:	080030b5 	.word	0x080030b5
 8003050:	080030b5 	.word	0x080030b5
 8003054:	080030b5 	.word	0x080030b5
 8003058:	0800308b 	.word	0x0800308b
 800305c:	080030b5 	.word	0x080030b5
 8003060:	080030b5 	.word	0x080030b5
 8003064:	080030b5 	.word	0x080030b5
 8003068:	08003099 	.word	0x08003099
 800306c:	080030b5 	.word	0x080030b5
 8003070:	080030b5 	.word	0x080030b5
 8003074:	080030b5 	.word	0x080030b5
 8003078:	080030a7 	.word	0x080030a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68b9      	ldr	r1, [r7, #8]
 8003082:	4618      	mov	r0, r3
 8003084:	f000 f9b2 	bl	80033ec <TIM_OC1_SetConfig>
      break;
 8003088:	e017      	b.n	80030ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68b9      	ldr	r1, [r7, #8]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fa1b 	bl	80034cc <TIM_OC2_SetConfig>
      break;
 8003096:	e010      	b.n	80030ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68b9      	ldr	r1, [r7, #8]
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 fa8a 	bl	80035b8 <TIM_OC3_SetConfig>
      break;
 80030a4:	e009      	b.n	80030ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 faf7 	bl	80036a0 <TIM_OC4_SetConfig>
      break;
 80030b2:	e002      	b.n	80030ba <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	75fb      	strb	r3, [r7, #23]
      break;
 80030b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030d6:	2300      	movs	r3, #0
 80030d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_TIM_ConfigClockSource+0x1c>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e0b4      	b.n	8003252 <HAL_TIM_ConfigClockSource+0x186>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003106:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800310e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68ba      	ldr	r2, [r7, #8]
 8003116:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003120:	d03e      	beq.n	80031a0 <HAL_TIM_ConfigClockSource+0xd4>
 8003122:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003126:	f200 8087 	bhi.w	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 800312a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800312e:	f000 8086 	beq.w	800323e <HAL_TIM_ConfigClockSource+0x172>
 8003132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003136:	d87f      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003138:	2b70      	cmp	r3, #112	; 0x70
 800313a:	d01a      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0xa6>
 800313c:	2b70      	cmp	r3, #112	; 0x70
 800313e:	d87b      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003140:	2b60      	cmp	r3, #96	; 0x60
 8003142:	d050      	beq.n	80031e6 <HAL_TIM_ConfigClockSource+0x11a>
 8003144:	2b60      	cmp	r3, #96	; 0x60
 8003146:	d877      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003148:	2b50      	cmp	r3, #80	; 0x50
 800314a:	d03c      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0xfa>
 800314c:	2b50      	cmp	r3, #80	; 0x50
 800314e:	d873      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003150:	2b40      	cmp	r3, #64	; 0x40
 8003152:	d058      	beq.n	8003206 <HAL_TIM_ConfigClockSource+0x13a>
 8003154:	2b40      	cmp	r3, #64	; 0x40
 8003156:	d86f      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003158:	2b30      	cmp	r3, #48	; 0x30
 800315a:	d064      	beq.n	8003226 <HAL_TIM_ConfigClockSource+0x15a>
 800315c:	2b30      	cmp	r3, #48	; 0x30
 800315e:	d86b      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003160:	2b20      	cmp	r3, #32
 8003162:	d060      	beq.n	8003226 <HAL_TIM_ConfigClockSource+0x15a>
 8003164:	2b20      	cmp	r3, #32
 8003166:	d867      	bhi.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
 8003168:	2b00      	cmp	r3, #0
 800316a:	d05c      	beq.n	8003226 <HAL_TIM_ConfigClockSource+0x15a>
 800316c:	2b10      	cmp	r3, #16
 800316e:	d05a      	beq.n	8003226 <HAL_TIM_ConfigClockSource+0x15a>
 8003170:	e062      	b.n	8003238 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6818      	ldr	r0, [r3, #0]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6899      	ldr	r1, [r3, #8]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	f000 fb5d 	bl	8003840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003194:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	609a      	str	r2, [r3, #8]
      break;
 800319e:	e04f      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6818      	ldr	r0, [r3, #0]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	6899      	ldr	r1, [r3, #8]
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f000 fb46 	bl	8003840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031c2:	609a      	str	r2, [r3, #8]
      break;
 80031c4:	e03c      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	6859      	ldr	r1, [r3, #4]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	461a      	mov	r2, r3
 80031d4:	f000 faba 	bl	800374c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2150      	movs	r1, #80	; 0x50
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fb13 	bl	800380a <TIM_ITRx_SetConfig>
      break;
 80031e4:	e02c      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	6859      	ldr	r1, [r3, #4]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	461a      	mov	r2, r3
 80031f4:	f000 fad9 	bl	80037aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2160      	movs	r1, #96	; 0x60
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fb03 	bl	800380a <TIM_ITRx_SetConfig>
      break;
 8003204:	e01c      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6859      	ldr	r1, [r3, #4]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	461a      	mov	r2, r3
 8003214:	f000 fa9a 	bl	800374c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2140      	movs	r1, #64	; 0x40
 800321e:	4618      	mov	r0, r3
 8003220:	f000 faf3 	bl	800380a <TIM_ITRx_SetConfig>
      break;
 8003224:	e00c      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4619      	mov	r1, r3
 8003230:	4610      	mov	r0, r2
 8003232:	f000 faea 	bl	800380a <TIM_ITRx_SetConfig>
      break;
 8003236:	e003      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	73fb      	strb	r3, [r7, #15]
      break;
 800323c:	e000      	b.n	8003240 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800323e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800325a:	b480      	push	{r7}
 800325c:	b083      	sub	sp, #12
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
	...

080032ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a40      	ldr	r2, [pc, #256]	; (80033c0 <TIM_Base_SetConfig+0x114>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d013      	beq.n	80032ec <TIM_Base_SetConfig+0x40>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ca:	d00f      	beq.n	80032ec <TIM_Base_SetConfig+0x40>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a3d      	ldr	r2, [pc, #244]	; (80033c4 <TIM_Base_SetConfig+0x118>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d00b      	beq.n	80032ec <TIM_Base_SetConfig+0x40>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a3c      	ldr	r2, [pc, #240]	; (80033c8 <TIM_Base_SetConfig+0x11c>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d007      	beq.n	80032ec <TIM_Base_SetConfig+0x40>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a3b      	ldr	r2, [pc, #236]	; (80033cc <TIM_Base_SetConfig+0x120>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d003      	beq.n	80032ec <TIM_Base_SetConfig+0x40>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a3a      	ldr	r2, [pc, #232]	; (80033d0 <TIM_Base_SetConfig+0x124>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d108      	bne.n	80032fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a2f      	ldr	r2, [pc, #188]	; (80033c0 <TIM_Base_SetConfig+0x114>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d02b      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800330c:	d027      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a2c      	ldr	r2, [pc, #176]	; (80033c4 <TIM_Base_SetConfig+0x118>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d023      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a2b      	ldr	r2, [pc, #172]	; (80033c8 <TIM_Base_SetConfig+0x11c>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d01f      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a2a      	ldr	r2, [pc, #168]	; (80033cc <TIM_Base_SetConfig+0x120>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01b      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a29      	ldr	r2, [pc, #164]	; (80033d0 <TIM_Base_SetConfig+0x124>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d017      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a28      	ldr	r2, [pc, #160]	; (80033d4 <TIM_Base_SetConfig+0x128>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d013      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a27      	ldr	r2, [pc, #156]	; (80033d8 <TIM_Base_SetConfig+0x12c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00f      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a26      	ldr	r2, [pc, #152]	; (80033dc <TIM_Base_SetConfig+0x130>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d00b      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a25      	ldr	r2, [pc, #148]	; (80033e0 <TIM_Base_SetConfig+0x134>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d007      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a24      	ldr	r2, [pc, #144]	; (80033e4 <TIM_Base_SetConfig+0x138>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d003      	beq.n	800335e <TIM_Base_SetConfig+0xb2>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a23      	ldr	r2, [pc, #140]	; (80033e8 <TIM_Base_SetConfig+0x13c>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d108      	bne.n	8003370 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	4313      	orrs	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	689a      	ldr	r2, [r3, #8]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a0a      	ldr	r2, [pc, #40]	; (80033c0 <TIM_Base_SetConfig+0x114>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d003      	beq.n	80033a4 <TIM_Base_SetConfig+0xf8>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a0c      	ldr	r2, [pc, #48]	; (80033d0 <TIM_Base_SetConfig+0x124>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d103      	bne.n	80033ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	615a      	str	r2, [r3, #20]
}
 80033b2:	bf00      	nop
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40010000 	.word	0x40010000
 80033c4:	40000400 	.word	0x40000400
 80033c8:	40000800 	.word	0x40000800
 80033cc:	40000c00 	.word	0x40000c00
 80033d0:	40010400 	.word	0x40010400
 80033d4:	40014000 	.word	0x40014000
 80033d8:	40014400 	.word	0x40014400
 80033dc:	40014800 	.word	0x40014800
 80033e0:	40001800 	.word	0x40001800
 80033e4:	40001c00 	.word	0x40001c00
 80033e8:	40002000 	.word	0x40002000

080033ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	f023 0201 	bic.w	r2, r3, #1
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a1b      	ldr	r3, [r3, #32]
 8003406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800341a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f023 0303 	bic.w	r3, r3, #3
 8003422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	4313      	orrs	r3, r2
 800342c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f023 0302 	bic.w	r3, r3, #2
 8003434:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a20      	ldr	r2, [pc, #128]	; (80034c4 <TIM_OC1_SetConfig+0xd8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d003      	beq.n	8003450 <TIM_OC1_SetConfig+0x64>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a1f      	ldr	r2, [pc, #124]	; (80034c8 <TIM_OC1_SetConfig+0xdc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d10c      	bne.n	800346a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f023 0308 	bic.w	r3, r3, #8
 8003456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	4313      	orrs	r3, r2
 8003460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	f023 0304 	bic.w	r3, r3, #4
 8003468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a15      	ldr	r2, [pc, #84]	; (80034c4 <TIM_OC1_SetConfig+0xd8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d003      	beq.n	800347a <TIM_OC1_SetConfig+0x8e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <TIM_OC1_SetConfig+0xdc>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d111      	bne.n	800349e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	4313      	orrs	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	621a      	str	r2, [r3, #32]
}
 80034b8:	bf00      	nop
 80034ba:	371c      	adds	r7, #28
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40010400 	.word	0x40010400

080034cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	f023 0210 	bic.w	r2, r3, #16
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0320 	bic.w	r3, r3, #32
 8003516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a22      	ldr	r2, [pc, #136]	; (80035b0 <TIM_OC2_SetConfig+0xe4>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d003      	beq.n	8003534 <TIM_OC2_SetConfig+0x68>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a21      	ldr	r2, [pc, #132]	; (80035b4 <TIM_OC2_SetConfig+0xe8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d10d      	bne.n	8003550 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800353a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4313      	orrs	r3, r2
 8003546:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800354e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a17      	ldr	r2, [pc, #92]	; (80035b0 <TIM_OC2_SetConfig+0xe4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d003      	beq.n	8003560 <TIM_OC2_SetConfig+0x94>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a16      	ldr	r2, [pc, #88]	; (80035b4 <TIM_OC2_SetConfig+0xe8>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d113      	bne.n	8003588 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003566:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800356e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	621a      	str	r2, [r3, #32]
}
 80035a2:	bf00      	nop
 80035a4:	371c      	adds	r7, #28
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40010000 	.word	0x40010000
 80035b4:	40010400 	.word	0x40010400

080035b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0303 	bic.w	r3, r3, #3
 80035ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	021b      	lsls	r3, r3, #8
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a21      	ldr	r2, [pc, #132]	; (8003698 <TIM_OC3_SetConfig+0xe0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d003      	beq.n	800361e <TIM_OC3_SetConfig+0x66>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a20      	ldr	r2, [pc, #128]	; (800369c <TIM_OC3_SetConfig+0xe4>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d10d      	bne.n	800363a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	021b      	lsls	r3, r3, #8
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	4313      	orrs	r3, r2
 8003630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a16      	ldr	r2, [pc, #88]	; (8003698 <TIM_OC3_SetConfig+0xe0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d003      	beq.n	800364a <TIM_OC3_SetConfig+0x92>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a15      	ldr	r2, [pc, #84]	; (800369c <TIM_OC3_SetConfig+0xe4>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d113      	bne.n	8003672 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	621a      	str	r2, [r3, #32]
}
 800368c:	bf00      	nop
 800368e:	371c      	adds	r7, #28
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	40010000 	.word	0x40010000
 800369c:	40010400 	.word	0x40010400

080036a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	021b      	lsls	r3, r3, #8
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	031b      	lsls	r3, r3, #12
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a12      	ldr	r2, [pc, #72]	; (8003744 <TIM_OC4_SetConfig+0xa4>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d003      	beq.n	8003708 <TIM_OC4_SetConfig+0x68>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a11      	ldr	r2, [pc, #68]	; (8003748 <TIM_OC4_SetConfig+0xa8>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d109      	bne.n	800371c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800370e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	019b      	lsls	r3, r3, #6
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	621a      	str	r2, [r3, #32]
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	40010000 	.word	0x40010000
 8003748:	40010400 	.word	0x40010400

0800374c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	f023 0201 	bic.w	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f023 030a 	bic.w	r3, r3, #10
 8003788:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	621a      	str	r2, [r3, #32]
}
 800379e:	bf00      	nop
 80037a0:	371c      	adds	r7, #28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b087      	sub	sp, #28
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	60f8      	str	r0, [r7, #12]
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	f023 0210 	bic.w	r2, r3, #16
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	031b      	lsls	r3, r3, #12
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	621a      	str	r2, [r3, #32]
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800380a:	b480      	push	{r7}
 800380c:	b085      	sub	sp, #20
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
 8003812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	f043 0307 	orr.w	r3, r3, #7
 800382c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	609a      	str	r2, [r3, #8]
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800385a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	021a      	lsls	r2, r3, #8
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	431a      	orrs	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4313      	orrs	r3, r2
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	4313      	orrs	r3, r2
 800386c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	609a      	str	r2, [r3, #8]
}
 8003874:	bf00      	nop
 8003876:	371c      	adds	r7, #28
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003880:	b480      	push	{r7}
 8003882:	b087      	sub	sp, #28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	f003 031f 	and.w	r3, r3, #31
 8003892:	2201      	movs	r2, #1
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6a1a      	ldr	r2, [r3, #32]
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	43db      	mvns	r3, r3
 80038a2:	401a      	ands	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a1a      	ldr	r2, [r3, #32]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 031f 	and.w	r3, r3, #31
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	fa01 f303 	lsl.w	r3, r1, r3
 80038b8:	431a      	orrs	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	621a      	str	r2, [r3, #32]
}
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
	...

080038cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e05a      	b.n	800399a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2202      	movs	r2, #2
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800390a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a21      	ldr	r2, [pc, #132]	; (80039a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d022      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003930:	d01d      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a1d      	ldr	r2, [pc, #116]	; (80039ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d018      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1b      	ldr	r2, [pc, #108]	; (80039b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d013      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1a      	ldr	r2, [pc, #104]	; (80039b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d00e      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a18      	ldr	r2, [pc, #96]	; (80039b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d009      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a17      	ldr	r2, [pc, #92]	; (80039bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d004      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a15      	ldr	r2, [pc, #84]	; (80039c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d10c      	bne.n	8003988 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003974:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	4313      	orrs	r3, r2
 800397e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3714      	adds	r7, #20
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	40010000 	.word	0x40010000
 80039ac:	40000400 	.word	0x40000400
 80039b0:	40000800 	.word	0x40000800
 80039b4:	40000c00 	.word	0x40000c00
 80039b8:	40010400 	.word	0x40010400
 80039bc:	40014000 	.word	0x40014000
 80039c0:	40001800 	.word	0x40001800

080039c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e03f      	b.n	8003a7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fd fca0 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2224      	movs	r2, #36	; 0x24
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 ff83 	bl	800493c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	691a      	ldr	r2, [r3, #16]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695a      	ldr	r2, [r3, #20]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68da      	ldr	r2, [r3, #12]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e047      	b.n	8003b28 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d106      	bne.n	8003ab2 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7fd fc53 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2224      	movs	r2, #36	; 0x24
 8003ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ac8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 ff36 	bl	800493c <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691a      	ldr	r2, [r3, #16]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ade:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695a      	ldr	r2, [r3, #20]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003aee:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0208 	orr.w	r2, r2, #8
 8003afe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b0e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2220      	movs	r2, #32
 8003b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b08a      	sub	sp, #40	; 0x28
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d17c      	bne.n	8003c4a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_UART_Transmit+0x2c>
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e075      	b.n	8003c4c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d101      	bne.n	8003b6e <HAL_UART_Transmit+0x3e>
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	e06e      	b.n	8003c4c <HAL_UART_Transmit+0x11c>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2221      	movs	r2, #33	; 0x21
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b84:	f7fd fde6 	bl	8001754 <HAL_GetTick>
 8003b88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	88fa      	ldrh	r2, [r7, #6]
 8003b8e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	88fa      	ldrh	r2, [r7, #6]
 8003b94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b9e:	d108      	bne.n	8003bb2 <HAL_UART_Transmit+0x82>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d104      	bne.n	8003bb2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	61bb      	str	r3, [r7, #24]
 8003bb0:	e003      	b.n	8003bba <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003bc2:	e02a      	b.n	8003c1a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	2180      	movs	r1, #128	; 0x80
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 fc6e 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e036      	b.n	8003c4c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bf2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	61bb      	str	r3, [r7, #24]
 8003bfa:	e007      	b.n	8003c0c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	781a      	ldrb	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1cf      	bne.n	8003bc4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2140      	movs	r1, #64	; 0x40
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 fc3e 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e006      	b.n	8003c4c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	e000      	b.n	8003c4c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003c4a:	2302      	movs	r3, #2
  }
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3720      	adds	r7, #32
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	; 0x28
 8003c58:	af02      	add	r7, sp, #8
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	603b      	str	r3, [r7, #0]
 8003c60:	4613      	mov	r3, r2
 8003c62:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b20      	cmp	r3, #32
 8003c72:	f040 808c 	bne.w	8003d8e <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d002      	beq.n	8003c82 <HAL_UART_Receive+0x2e>
 8003c7c:	88fb      	ldrh	r3, [r7, #6]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e084      	b.n	8003d90 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_UART_Receive+0x40>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e07d      	b.n	8003d90 <HAL_UART_Receive+0x13c>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2222      	movs	r2, #34	; 0x22
 8003ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cb0:	f7fd fd50 	bl	8001754 <HAL_GetTick>
 8003cb4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	88fa      	ldrh	r2, [r7, #6]
 8003cba:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	88fa      	ldrh	r2, [r7, #6]
 8003cc0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cca:	d108      	bne.n	8003cde <HAL_UART_Receive+0x8a>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d104      	bne.n	8003cde <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	e003      	b.n	8003ce6 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003cee:	e043      	b.n	8003d78 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2120      	movs	r1, #32
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 fbd8 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e042      	b.n	8003d90 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10c      	bne.n	8003d2a <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	3302      	adds	r3, #2
 8003d26:	61bb      	str	r3, [r7, #24]
 8003d28:	e01f      	b.n	8003d6a <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d32:	d007      	beq.n	8003d44 <HAL_UART_Receive+0xf0>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10a      	bne.n	8003d52 <HAL_UART_Receive+0xfe>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d106      	bne.n	8003d52 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	701a      	strb	r2, [r3, #0]
 8003d50:	e008      	b.n	8003d64 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	3301      	adds	r3, #1
 8003d68:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1b6      	bne.n	8003cf0 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e000      	b.n	8003d90 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003d8e:	2302      	movs	r3, #2
  }
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3720      	adds	r7, #32
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	4613      	mov	r3, r2
 8003da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	d130      	bne.n	8003e14 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <HAL_UART_Transmit_IT+0x26>
 8003db8:	88fb      	ldrh	r3, [r7, #6]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e029      	b.n	8003e16 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_UART_Transmit_IT+0x38>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e022      	b.n	8003e16 <HAL_UART_Transmit_IT+0x7e>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	88fa      	ldrh	r2, [r7, #6]
 8003de2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	88fa      	ldrh	r2, [r7, #6]
 8003de8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2221      	movs	r2, #33	; 0x21
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68da      	ldr	r2, [r3, #12]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e0e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e000      	b.n	8003e16 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003e14:	2302      	movs	r3, #2
  }
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3714      	adds	r7, #20
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b084      	sub	sp, #16
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b20      	cmp	r3, #32
 8003e3a:	d11d      	bne.n	8003e78 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d002      	beq.n	8003e48 <HAL_UART_Receive_IT+0x26>
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e016      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d101      	bne.n	8003e5a <HAL_UART_Receive_IT+0x38>
 8003e56:	2302      	movs	r3, #2
 8003e58:	e00f      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68b9      	ldr	r1, [r7, #8]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 fb8c 	bl	800458c <UART_Start_Receive_IT>
 8003e74:	4603      	mov	r3, r0
 8003e76:	e000      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b0ba      	sub	sp, #232	; 0xe8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10f      	bne.n	8003eea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <HAL_UART_IRQHandler+0x66>
 8003ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fc6f 	bl	80047c6 <UART_Receive_IT>
      return;
 8003ee8:	e256      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003eea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80de 	beq.w	80040b0 <HAL_UART_IRQHandler+0x22c>
 8003ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80d1 	beq.w	80040b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00b      	beq.n	8003f32 <HAL_UART_IRQHandler+0xae>
 8003f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d005      	beq.n	8003f32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00b      	beq.n	8003f56 <HAL_UART_IRQHandler+0xd2>
 8003f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f043 0202 	orr.w	r2, r3, #2
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00b      	beq.n	8003f7a <HAL_UART_IRQHandler+0xf6>
 8003f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d005      	beq.n	8003f7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	f043 0204 	orr.w	r2, r3, #4
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f7e:	f003 0308 	and.w	r3, r3, #8
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d011      	beq.n	8003faa <HAL_UART_IRQHandler+0x126>
 8003f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	f043 0208 	orr.w	r2, r3, #8
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 81ed 	beq.w	800438e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x14e>
 8003fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 fbfa 	bl	80047c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fdc:	2b40      	cmp	r3, #64	; 0x40
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f003 0308 	and.w	r3, r3, #8
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <HAL_UART_IRQHandler+0x17a>
 8003ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d04f      	beq.n	800409e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fb02 	bl	8004608 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400e:	2b40      	cmp	r3, #64	; 0x40
 8004010:	d141      	bne.n	8004096 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3314      	adds	r3, #20
 8004018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004020:	e853 3f00 	ldrex	r3, [r3]
 8004024:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004028:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800402c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3314      	adds	r3, #20
 800403a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800403e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004042:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800404a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1d9      	bne.n	8004012 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004062:	2b00      	cmp	r3, #0
 8004064:	d013      	beq.n	800408e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406a:	4a7d      	ldr	r2, [pc, #500]	; (8004260 <HAL_UART_IRQHandler+0x3dc>)
 800406c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004072:	4618      	mov	r0, r3
 8004074:	f7fd fd1f 	bl	8001ab6 <HAL_DMA_Abort_IT>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d016      	beq.n	80040ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004088:	4610      	mov	r0, r2
 800408a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	e00e      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f990 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	e00a      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f98c 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800409c:	e006      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f988 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80040aa:	e170      	b.n	800438e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ac:	bf00      	nop
    return;
 80040ae:	e16e      	b.n	800438e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	f040 814a 	bne.w	800434e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040be:	f003 0310 	and.w	r3, r3, #16
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 8143 	beq.w	800434e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040cc:	f003 0310 	and.w	r3, r3, #16
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 813c 	beq.w	800434e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f6:	2b40      	cmp	r3, #64	; 0x40
 80040f8:	f040 80b4 	bne.w	8004264 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004108:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 8140 	beq.w	8004392 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800411a:	429a      	cmp	r2, r3
 800411c:	f080 8139 	bcs.w	8004392 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004126:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004132:	f000 8088 	beq.w	8004246 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004140:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800414c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004154:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	330c      	adds	r3, #12
 800415e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004162:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004166:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800416a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800416e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004172:	e841 2300 	strex	r3, r2, [r1]
 8004176:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800417a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1d9      	bne.n	8004136 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3314      	adds	r3, #20
 8004188:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800418c:	e853 3f00 	ldrex	r3, [r3]
 8004190:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004194:	f023 0301 	bic.w	r3, r3, #1
 8004198:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3314      	adds	r3, #20
 80041a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041b2:	e841 2300 	strex	r3, r2, [r1]
 80041b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1e1      	bne.n	8004182 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3314      	adds	r3, #20
 80041de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80041f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e3      	bne.n	80041be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	330c      	adds	r3, #12
 800420a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800420e:	e853 3f00 	ldrex	r3, [r3]
 8004212:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004216:	f023 0310 	bic.w	r3, r3, #16
 800421a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004228:	65ba      	str	r2, [r7, #88]	; 0x58
 800422a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800422e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e3      	bne.n	8004204 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004240:	4618      	mov	r0, r3
 8004242:	f7fd fbc8 	bl	80019d6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424e:	b29b      	uxth	r3, r3
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	b29b      	uxth	r3, r3
 8004254:	4619      	mov	r1, r3
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f8b6 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800425c:	e099      	b.n	8004392 <HAL_UART_IRQHandler+0x50e>
 800425e:	bf00      	nop
 8004260:	080046cf 	.word	0x080046cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800426c:	b29b      	uxth	r3, r3
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 808b 	beq.w	8004396 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004280:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8086 	beq.w	8004396 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	330c      	adds	r3, #12
 8004290:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004294:	e853 3f00 	ldrex	r3, [r3]
 8004298:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800429a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800429c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	330c      	adds	r3, #12
 80042aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042ae:	647a      	str	r2, [r7, #68]	; 0x44
 80042b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042b6:	e841 2300 	strex	r3, r2, [r1]
 80042ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1e3      	bne.n	800428a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3314      	adds	r3, #20
 80042c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	e853 3f00 	ldrex	r3, [r3]
 80042d0:	623b      	str	r3, [r7, #32]
   return(result);
 80042d2:	6a3b      	ldr	r3, [r7, #32]
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3314      	adds	r3, #20
 80042e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042e6:	633a      	str	r2, [r7, #48]	; 0x30
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e3      	bne.n	80042c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	330c      	adds	r3, #12
 800430e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	e853 3f00 	ldrex	r3, [r3]
 8004316:	60fb      	str	r3, [r7, #12]
   return(result);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f023 0310 	bic.w	r3, r3, #16
 800431e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	330c      	adds	r3, #12
 8004328:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800432c:	61fa      	str	r2, [r7, #28]
 800432e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004330:	69b9      	ldr	r1, [r7, #24]
 8004332:	69fa      	ldr	r2, [r7, #28]
 8004334:	e841 2300 	strex	r3, r2, [r1]
 8004338:	617b      	str	r3, [r7, #20]
   return(result);
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e3      	bne.n	8004308 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004344:	4619      	mov	r1, r3
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f83e 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800434c:	e023      	b.n	8004396 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800434e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004356:	2b00      	cmp	r3, #0
 8004358:	d009      	beq.n	800436e <HAL_UART_IRQHandler+0x4ea>
 800435a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800435e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f9c5 	bl	80046f6 <UART_Transmit_IT>
    return;
 800436c:	e014      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800436e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00e      	beq.n	8004398 <HAL_UART_IRQHandler+0x514>
 800437a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800437e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004382:	2b00      	cmp	r3, #0
 8004384:	d008      	beq.n	8004398 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fa05 	bl	8004796 <UART_EndTransmit_IT>
    return;
 800438c:	e004      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
    return;
 800438e:	bf00      	nop
 8004390:	e002      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
      return;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
      return;
 8004396:	bf00      	nop
  }
}
 8004398:	37e8      	adds	r7, #232	; 0xe8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop

080043a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d101      	bne.n	80043fa <HAL_HalfDuplex_EnableTransmitter+0x1a>
 80043f6:	2302      	movs	r3, #2
 80043f8:	e020      	b.n	800443c <HAL_HalfDuplex_EnableTransmitter+0x5c>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2224      	movs	r2, #36	; 0x24
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f023 030c 	bic.w	r3, r3, #12
 8004418:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f043 0308 	orr.w	r3, r3, #8
 8004420:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3714      	adds	r7, #20
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004450:	2300      	movs	r3, #0
 8004452:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800445a:	2b01      	cmp	r3, #1
 800445c:	d101      	bne.n	8004462 <HAL_HalfDuplex_EnableReceiver+0x1a>
 800445e:	2302      	movs	r3, #2
 8004460:	e020      	b.n	80044a4 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2224      	movs	r2, #36	; 0x24
 800446e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f023 030c 	bic.w	r3, r3, #12
 8004480:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f043 0304 	orr.w	r3, r3, #4
 8004488:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b090      	sub	sp, #64	; 0x40
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c0:	e050      	b.n	8004564 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044c8:	d04c      	beq.n	8004564 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80044d0:	f7fd f940 	bl	8001754 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044dc:	429a      	cmp	r2, r3
 80044de:	d241      	bcs.n	8004564 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	e853 3f00 	ldrex	r3, [r3]
 80044ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	330c      	adds	r3, #12
 80044fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004500:	637a      	str	r2, [r7, #52]	; 0x34
 8004502:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004504:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004506:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004508:	e841 2300 	strex	r3, r2, [r1]
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800450e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e5      	bne.n	80044e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	3314      	adds	r3, #20
 800451a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	e853 3f00 	ldrex	r3, [r3]
 8004522:	613b      	str	r3, [r7, #16]
   return(result);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f023 0301 	bic.w	r3, r3, #1
 800452a:	63bb      	str	r3, [r7, #56]	; 0x38
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3314      	adds	r3, #20
 8004532:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004534:	623a      	str	r2, [r7, #32]
 8004536:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004538:	69f9      	ldr	r1, [r7, #28]
 800453a:	6a3a      	ldr	r2, [r7, #32]
 800453c:	e841 2300 	strex	r3, r2, [r1]
 8004540:	61bb      	str	r3, [r7, #24]
   return(result);
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1e5      	bne.n	8004514 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e00f      	b.n	8004584 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	4013      	ands	r3, r2
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	429a      	cmp	r2, r3
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	461a      	mov	r2, r3
 800457c:	79fb      	ldrb	r3, [r7, #7]
 800457e:	429a      	cmp	r2, r3
 8004580:	d09f      	beq.n	80044c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3740      	adds	r7, #64	; 0x40
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	4613      	mov	r3, r2
 8004598:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	88fa      	ldrh	r2, [r7, #6]
 80045a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	88fa      	ldrh	r2, [r7, #6]
 80045aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2222      	movs	r2, #34	; 0x22
 80045b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0201 	orr.w	r2, r2, #1
 80045e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f042 0220 	orr.w	r2, r2, #32
 80045f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b095      	sub	sp, #84	; 0x54
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	330c      	adds	r3, #12
 8004616:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800461a:	e853 3f00 	ldrex	r3, [r3]
 800461e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004622:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	330c      	adds	r3, #12
 800462e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004630:	643a      	str	r2, [r7, #64]	; 0x40
 8004632:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004634:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004636:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004638:	e841 2300 	strex	r3, r2, [r1]
 800463c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800463e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e5      	bne.n	8004610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	3314      	adds	r3, #20
 800464a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	e853 3f00 	ldrex	r3, [r3]
 8004652:	61fb      	str	r3, [r7, #28]
   return(result);
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	f023 0301 	bic.w	r3, r3, #1
 800465a:	64bb      	str	r3, [r7, #72]	; 0x48
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	3314      	adds	r3, #20
 8004662:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004664:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004666:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004668:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800466a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800466c:	e841 2300 	strex	r3, r2, [r1]
 8004670:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e5      	bne.n	8004644 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	2b01      	cmp	r3, #1
 800467e:	d119      	bne.n	80046b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	330c      	adds	r3, #12
 8004686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	e853 3f00 	ldrex	r3, [r3]
 800468e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f023 0310 	bic.w	r3, r3, #16
 8004696:	647b      	str	r3, [r7, #68]	; 0x44
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	330c      	adds	r3, #12
 800469e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046a0:	61ba      	str	r2, [r7, #24]
 80046a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a4:	6979      	ldr	r1, [r7, #20]
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	e841 2300 	strex	r3, r2, [r1]
 80046ac:	613b      	str	r3, [r7, #16]
   return(result);
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1e5      	bne.n	8004680 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046c2:	bf00      	nop
 80046c4:	3754      	adds	r7, #84	; 0x54
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b084      	sub	sp, #16
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f7ff fe63 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046ee:	bf00      	nop
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b085      	sub	sp, #20
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b21      	cmp	r3, #33	; 0x21
 8004708:	d13e      	bne.n	8004788 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004712:	d114      	bne.n	800473e <UART_Transmit_IT+0x48>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d110      	bne.n	800473e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004730:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	1c9a      	adds	r2, r3, #2
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	621a      	str	r2, [r3, #32]
 800473c:	e008      	b.n	8004750 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	1c59      	adds	r1, r3, #1
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6211      	str	r1, [r2, #32]
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004754:	b29b      	uxth	r3, r3
 8004756:	3b01      	subs	r3, #1
 8004758:	b29b      	uxth	r3, r3
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	4619      	mov	r1, r3
 800475e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10f      	bne.n	8004784 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68da      	ldr	r2, [r3, #12]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004772:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004782:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	e000      	b.n	800478a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004788:	2302      	movs	r3, #2
  }
}
 800478a:	4618      	mov	r0, r3
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	b082      	sub	sp, #8
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7ff fdf2 	bl	80043a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b08c      	sub	sp, #48	; 0x30
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b22      	cmp	r3, #34	; 0x22
 80047d8:	f040 80ab 	bne.w	8004932 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047e4:	d117      	bne.n	8004816 <UART_Receive_IT+0x50>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d113      	bne.n	8004816 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004804:	b29a      	uxth	r2, r3
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	1c9a      	adds	r2, r3, #2
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	629a      	str	r2, [r3, #40]	; 0x28
 8004814:	e026      	b.n	8004864 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800481c:	2300      	movs	r3, #0
 800481e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004828:	d007      	beq.n	800483a <UART_Receive_IT+0x74>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <UART_Receive_IT+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004844:	701a      	strb	r2, [r3, #0]
 8004846:	e008      	b.n	800485a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	b2db      	uxtb	r3, r3
 8004850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004854:	b2da      	uxtb	r2, r3
 8004856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004858:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29b      	uxth	r3, r3
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4619      	mov	r1, r3
 8004872:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004874:	2b00      	cmp	r3, #0
 8004876:	d15a      	bne.n	800492e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0220 	bic.w	r2, r2, #32
 8004886:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004896:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d135      	bne.n	8004924 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	330c      	adds	r3, #12
 80048c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	e853 3f00 	ldrex	r3, [r3]
 80048cc:	613b      	str	r3, [r7, #16]
   return(result);
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f023 0310 	bic.w	r3, r3, #16
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	330c      	adds	r3, #12
 80048dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048de:	623a      	str	r2, [r7, #32]
 80048e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e2:	69f9      	ldr	r1, [r7, #28]
 80048e4:	6a3a      	ldr	r2, [r7, #32]
 80048e6:	e841 2300 	strex	r3, r2, [r1]
 80048ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1e5      	bne.n	80048be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	d10a      	bne.n	8004916 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	60fb      	str	r3, [r7, #12]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800491a:	4619      	mov	r1, r3
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f7ff fd53 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
 8004922:	e002      	b.n	800492a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f7fc fcaf 	bl	8001288 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	e002      	b.n	8004934 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800492e:	2300      	movs	r3, #0
 8004930:	e000      	b.n	8004934 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004932:	2302      	movs	r3, #2
  }
}
 8004934:	4618      	mov	r0, r3
 8004936:	3730      	adds	r7, #48	; 0x30
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800493c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004940:	b0c0      	sub	sp, #256	; 0x100
 8004942:	af00      	add	r7, sp, #0
 8004944:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004958:	68d9      	ldr	r1, [r3, #12]
 800495a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	ea40 0301 	orr.w	r3, r0, r1
 8004964:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	431a      	orrs	r2, r3
 8004974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	431a      	orrs	r2, r3
 800497c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	4313      	orrs	r3, r2
 8004984:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004994:	f021 010c 	bic.w	r1, r1, #12
 8004998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80049a2:	430b      	orrs	r3, r1
 80049a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80049b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b6:	6999      	ldr	r1, [r3, #24]
 80049b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	ea40 0301 	orr.w	r3, r0, r1
 80049c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	4b8f      	ldr	r3, [pc, #572]	; (8004c08 <UART_SetConfig+0x2cc>)
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d005      	beq.n	80049dc <UART_SetConfig+0xa0>
 80049d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	4b8d      	ldr	r3, [pc, #564]	; (8004c0c <UART_SetConfig+0x2d0>)
 80049d8:	429a      	cmp	r2, r3
 80049da:	d104      	bne.n	80049e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049dc:	f7fd fb72 	bl	80020c4 <HAL_RCC_GetPCLK2Freq>
 80049e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049e4:	e003      	b.n	80049ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049e6:	f7fd fb59 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 80049ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f2:	69db      	ldr	r3, [r3, #28]
 80049f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049f8:	f040 810c 	bne.w	8004c14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a00:	2200      	movs	r2, #0
 8004a02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004a0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004a0e:	4622      	mov	r2, r4
 8004a10:	462b      	mov	r3, r5
 8004a12:	1891      	adds	r1, r2, r2
 8004a14:	65b9      	str	r1, [r7, #88]	; 0x58
 8004a16:	415b      	adcs	r3, r3
 8004a18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a1e:	4621      	mov	r1, r4
 8004a20:	eb12 0801 	adds.w	r8, r2, r1
 8004a24:	4629      	mov	r1, r5
 8004a26:	eb43 0901 	adc.w	r9, r3, r1
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	f04f 0300 	mov.w	r3, #0
 8004a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a3e:	4690      	mov	r8, r2
 8004a40:	4699      	mov	r9, r3
 8004a42:	4623      	mov	r3, r4
 8004a44:	eb18 0303 	adds.w	r3, r8, r3
 8004a48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a4c:	462b      	mov	r3, r5
 8004a4e:	eb49 0303 	adc.w	r3, r9, r3
 8004a52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	18db      	adds	r3, r3, r3
 8004a6e:	653b      	str	r3, [r7, #80]	; 0x50
 8004a70:	4613      	mov	r3, r2
 8004a72:	eb42 0303 	adc.w	r3, r2, r3
 8004a76:	657b      	str	r3, [r7, #84]	; 0x54
 8004a78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a80:	f7fb fc16 	bl	80002b0 <__aeabi_uldivmod>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4b61      	ldr	r3, [pc, #388]	; (8004c10 <UART_SetConfig+0x2d4>)
 8004a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	011c      	lsls	r4, r3, #4
 8004a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004aa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	464b      	mov	r3, r9
 8004aa8:	1891      	adds	r1, r2, r2
 8004aaa:	64b9      	str	r1, [r7, #72]	; 0x48
 8004aac:	415b      	adcs	r3, r3
 8004aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ab0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ab4:	4641      	mov	r1, r8
 8004ab6:	eb12 0a01 	adds.w	sl, r2, r1
 8004aba:	4649      	mov	r1, r9
 8004abc:	eb43 0b01 	adc.w	fp, r3, r1
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004acc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ad0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ad4:	4692      	mov	sl, r2
 8004ad6:	469b      	mov	fp, r3
 8004ad8:	4643      	mov	r3, r8
 8004ada:	eb1a 0303 	adds.w	r3, sl, r3
 8004ade:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ae2:	464b      	mov	r3, r9
 8004ae4:	eb4b 0303 	adc.w	r3, fp, r3
 8004ae8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004af8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004afc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004b00:	460b      	mov	r3, r1
 8004b02:	18db      	adds	r3, r3, r3
 8004b04:	643b      	str	r3, [r7, #64]	; 0x40
 8004b06:	4613      	mov	r3, r2
 8004b08:	eb42 0303 	adc.w	r3, r2, r3
 8004b0c:	647b      	str	r3, [r7, #68]	; 0x44
 8004b0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004b16:	f7fb fbcb 	bl	80002b0 <__aeabi_uldivmod>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4b3b      	ldr	r3, [pc, #236]	; (8004c10 <UART_SetConfig+0x2d4>)
 8004b22:	fba3 2301 	umull	r2, r3, r3, r1
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	2264      	movs	r2, #100	; 0x64
 8004b2a:	fb02 f303 	mul.w	r3, r2, r3
 8004b2e:	1acb      	subs	r3, r1, r3
 8004b30:	00db      	lsls	r3, r3, #3
 8004b32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b36:	4b36      	ldr	r3, [pc, #216]	; (8004c10 <UART_SetConfig+0x2d4>)
 8004b38:	fba3 2302 	umull	r2, r3, r3, r2
 8004b3c:	095b      	lsrs	r3, r3, #5
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b44:	441c      	add	r4, r3
 8004b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b58:	4642      	mov	r2, r8
 8004b5a:	464b      	mov	r3, r9
 8004b5c:	1891      	adds	r1, r2, r2
 8004b5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b60:	415b      	adcs	r3, r3
 8004b62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b68:	4641      	mov	r1, r8
 8004b6a:	1851      	adds	r1, r2, r1
 8004b6c:	6339      	str	r1, [r7, #48]	; 0x30
 8004b6e:	4649      	mov	r1, r9
 8004b70:	414b      	adcs	r3, r1
 8004b72:	637b      	str	r3, [r7, #52]	; 0x34
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b80:	4659      	mov	r1, fp
 8004b82:	00cb      	lsls	r3, r1, #3
 8004b84:	4651      	mov	r1, sl
 8004b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b8a:	4651      	mov	r1, sl
 8004b8c:	00ca      	lsls	r2, r1, #3
 8004b8e:	4610      	mov	r0, r2
 8004b90:	4619      	mov	r1, r3
 8004b92:	4603      	mov	r3, r0
 8004b94:	4642      	mov	r2, r8
 8004b96:	189b      	adds	r3, r3, r2
 8004b98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b9c:	464b      	mov	r3, r9
 8004b9e:	460a      	mov	r2, r1
 8004ba0:	eb42 0303 	adc.w	r3, r2, r3
 8004ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004bb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004bb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	18db      	adds	r3, r3, r3
 8004bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	eb42 0303 	adc.w	r3, r2, r3
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004bd2:	f7fb fb6d 	bl	80002b0 <__aeabi_uldivmod>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	460b      	mov	r3, r1
 8004bda:	4b0d      	ldr	r3, [pc, #52]	; (8004c10 <UART_SetConfig+0x2d4>)
 8004bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	2164      	movs	r1, #100	; 0x64
 8004be4:	fb01 f303 	mul.w	r3, r1, r3
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	3332      	adds	r3, #50	; 0x32
 8004bee:	4a08      	ldr	r2, [pc, #32]	; (8004c10 <UART_SetConfig+0x2d4>)
 8004bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf4:	095b      	lsrs	r3, r3, #5
 8004bf6:	f003 0207 	and.w	r2, r3, #7
 8004bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4422      	add	r2, r4
 8004c02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c04:	e105      	b.n	8004e12 <UART_SetConfig+0x4d6>
 8004c06:	bf00      	nop
 8004c08:	40011000 	.word	0x40011000
 8004c0c:	40011400 	.word	0x40011400
 8004c10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004c22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004c26:	4642      	mov	r2, r8
 8004c28:	464b      	mov	r3, r9
 8004c2a:	1891      	adds	r1, r2, r2
 8004c2c:	6239      	str	r1, [r7, #32]
 8004c2e:	415b      	adcs	r3, r3
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
 8004c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c36:	4641      	mov	r1, r8
 8004c38:	1854      	adds	r4, r2, r1
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	eb43 0501 	adc.w	r5, r3, r1
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	00eb      	lsls	r3, r5, #3
 8004c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c4e:	00e2      	lsls	r2, r4, #3
 8004c50:	4614      	mov	r4, r2
 8004c52:	461d      	mov	r5, r3
 8004c54:	4643      	mov	r3, r8
 8004c56:	18e3      	adds	r3, r4, r3
 8004c58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c5c:	464b      	mov	r3, r9
 8004c5e:	eb45 0303 	adc.w	r3, r5, r3
 8004c62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c76:	f04f 0200 	mov.w	r2, #0
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c82:	4629      	mov	r1, r5
 8004c84:	008b      	lsls	r3, r1, #2
 8004c86:	4621      	mov	r1, r4
 8004c88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	008a      	lsls	r2, r1, #2
 8004c90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c94:	f7fb fb0c 	bl	80002b0 <__aeabi_uldivmod>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4b60      	ldr	r3, [pc, #384]	; (8004e20 <UART_SetConfig+0x4e4>)
 8004c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	011c      	lsls	r4, r3, #4
 8004ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004caa:	2200      	movs	r2, #0
 8004cac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004cb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004cb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004cb8:	4642      	mov	r2, r8
 8004cba:	464b      	mov	r3, r9
 8004cbc:	1891      	adds	r1, r2, r2
 8004cbe:	61b9      	str	r1, [r7, #24]
 8004cc0:	415b      	adcs	r3, r3
 8004cc2:	61fb      	str	r3, [r7, #28]
 8004cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc8:	4641      	mov	r1, r8
 8004cca:	1851      	adds	r1, r2, r1
 8004ccc:	6139      	str	r1, [r7, #16]
 8004cce:	4649      	mov	r1, r9
 8004cd0:	414b      	adcs	r3, r1
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ce0:	4659      	mov	r1, fp
 8004ce2:	00cb      	lsls	r3, r1, #3
 8004ce4:	4651      	mov	r1, sl
 8004ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cea:	4651      	mov	r1, sl
 8004cec:	00ca      	lsls	r2, r1, #3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	4642      	mov	r2, r8
 8004cf6:	189b      	adds	r3, r3, r2
 8004cf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004cfc:	464b      	mov	r3, r9
 8004cfe:	460a      	mov	r2, r1
 8004d00:	eb42 0303 	adc.w	r3, r2, r3
 8004d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d20:	4649      	mov	r1, r9
 8004d22:	008b      	lsls	r3, r1, #2
 8004d24:	4641      	mov	r1, r8
 8004d26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d2a:	4641      	mov	r1, r8
 8004d2c:	008a      	lsls	r2, r1, #2
 8004d2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004d32:	f7fb fabd 	bl	80002b0 <__aeabi_uldivmod>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4b39      	ldr	r3, [pc, #228]	; (8004e20 <UART_SetConfig+0x4e4>)
 8004d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d40:	095b      	lsrs	r3, r3, #5
 8004d42:	2164      	movs	r1, #100	; 0x64
 8004d44:	fb01 f303 	mul.w	r3, r1, r3
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	3332      	adds	r3, #50	; 0x32
 8004d4e:	4a34      	ldr	r2, [pc, #208]	; (8004e20 <UART_SetConfig+0x4e4>)
 8004d50:	fba2 2303 	umull	r2, r3, r2, r3
 8004d54:	095b      	lsrs	r3, r3, #5
 8004d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d5a:	441c      	add	r4, r3
 8004d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d60:	2200      	movs	r2, #0
 8004d62:	673b      	str	r3, [r7, #112]	; 0x70
 8004d64:	677a      	str	r2, [r7, #116]	; 0x74
 8004d66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d6a:	4642      	mov	r2, r8
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	1891      	adds	r1, r2, r2
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	415b      	adcs	r3, r3
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d7a:	4641      	mov	r1, r8
 8004d7c:	1851      	adds	r1, r2, r1
 8004d7e:	6039      	str	r1, [r7, #0]
 8004d80:	4649      	mov	r1, r9
 8004d82:	414b      	adcs	r3, r1
 8004d84:	607b      	str	r3, [r7, #4]
 8004d86:	f04f 0200 	mov.w	r2, #0
 8004d8a:	f04f 0300 	mov.w	r3, #0
 8004d8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d92:	4659      	mov	r1, fp
 8004d94:	00cb      	lsls	r3, r1, #3
 8004d96:	4651      	mov	r1, sl
 8004d98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	00ca      	lsls	r2, r1, #3
 8004da0:	4610      	mov	r0, r2
 8004da2:	4619      	mov	r1, r3
 8004da4:	4603      	mov	r3, r0
 8004da6:	4642      	mov	r2, r8
 8004da8:	189b      	adds	r3, r3, r2
 8004daa:	66bb      	str	r3, [r7, #104]	; 0x68
 8004dac:	464b      	mov	r3, r9
 8004dae:	460a      	mov	r2, r1
 8004db0:	eb42 0303 	adc.w	r3, r2, r3
 8004db4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	663b      	str	r3, [r7, #96]	; 0x60
 8004dc0:	667a      	str	r2, [r7, #100]	; 0x64
 8004dc2:	f04f 0200 	mov.w	r2, #0
 8004dc6:	f04f 0300 	mov.w	r3, #0
 8004dca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004dce:	4649      	mov	r1, r9
 8004dd0:	008b      	lsls	r3, r1, #2
 8004dd2:	4641      	mov	r1, r8
 8004dd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dd8:	4641      	mov	r1, r8
 8004dda:	008a      	lsls	r2, r1, #2
 8004ddc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004de0:	f7fb fa66 	bl	80002b0 <__aeabi_uldivmod>
 8004de4:	4602      	mov	r2, r0
 8004de6:	460b      	mov	r3, r1
 8004de8:	4b0d      	ldr	r3, [pc, #52]	; (8004e20 <UART_SetConfig+0x4e4>)
 8004dea:	fba3 1302 	umull	r1, r3, r3, r2
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2164      	movs	r1, #100	; 0x64
 8004df2:	fb01 f303 	mul.w	r3, r1, r3
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	3332      	adds	r3, #50	; 0x32
 8004dfc:	4a08      	ldr	r2, [pc, #32]	; (8004e20 <UART_SetConfig+0x4e4>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	f003 020f 	and.w	r2, r3, #15
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4422      	add	r2, r4
 8004e10:	609a      	str	r2, [r3, #8]
}
 8004e12:	bf00      	nop
 8004e14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1e:	bf00      	nop
 8004e20:	51eb851f 	.word	0x51eb851f

08004e24 <tmc_fillCRC8Table>:
 *     This allows us to simply store the lowest byte of the uint32_t,
 *     right-shift the uint32_t by 8 and increment the table pointer.
 *     After 4 iterations of that all 4 bytes of the uint32_t are stored in the table.
 */
uint8_t tmc_fillCRC8Table(uint8_t polynomial, bool isReflected, uint8_t index)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	71fb      	strb	r3, [r7, #7]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	71bb      	strb	r3, [r7, #6]
 8004e32:	4613      	mov	r3, r2
 8004e34:	717b      	strb	r3, [r7, #5]
	uint32_t CRCdata;
	// Helper pointer for traversing the result table
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 8004e36:	797b      	ldrb	r3, [r7, #5]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d901      	bls.n	8004e40 <tmc_fillCRC8Table+0x1c>
		return 0;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	e09e      	b.n	8004f7e <tmc_fillCRC8Table+0x15a>

	CRCTables[index].polynomial   = polynomial;
 8004e40:	797a      	ldrb	r2, [r7, #5]
 8004e42:	4951      	ldr	r1, [pc, #324]	; (8004f88 <tmc_fillCRC8Table+0x164>)
 8004e44:	4613      	mov	r3, r2
 8004e46:	01db      	lsls	r3, r3, #7
 8004e48:	4413      	add	r3, r2
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	440b      	add	r3, r1
 8004e4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004e52:	79fa      	ldrb	r2, [r7, #7]
 8004e54:	701a      	strb	r2, [r3, #0]
	CRCTables[index].isReflected  = isReflected;
 8004e56:	797a      	ldrb	r2, [r7, #5]
 8004e58:	494b      	ldr	r1, [pc, #300]	; (8004f88 <tmc_fillCRC8Table+0x164>)
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	01db      	lsls	r3, r3, #7
 8004e5e:	4413      	add	r3, r2
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	440b      	add	r3, r1
 8004e64:	f203 1301 	addw	r3, r3, #257	; 0x101
 8004e68:	79ba      	ldrb	r2, [r7, #6]
 8004e6a:	701a      	strb	r2, [r3, #0]
	table = &CRCTables[index].table[0];
 8004e6c:	797a      	ldrb	r2, [r7, #5]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	01db      	lsls	r3, r3, #7
 8004e72:	4413      	add	r3, r2
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	4a44      	ldr	r2, [pc, #272]	; (8004f88 <tmc_fillCRC8Table+0x164>)
 8004e78:	4413      	add	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]

	// Extend the polynomial to correct byte MSBs shifting into next bytes
	uint32_t poly = (uint32_t) polynomial | 0x0100;
 8004e7c:	79fb      	ldrb	r3, [r7, #7]
 8004e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e82:	60fb      	str	r3, [r7, #12]

	// Iterate over all 256 possible uint8_t values, compressed into a uint32_t (see detailed explanation above)
	uint32_t i;
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 8004e84:	4b41      	ldr	r3, [pc, #260]	; (8004f8c <tmc_fillCRC8Table+0x168>)
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	e074      	b.n	8004f74 <tmc_fillCRC8Table+0x150>
	{
		// For reflected table: Flip the bits of each input byte
		CRCdata = (isReflected)? flipBitsInBytes(i) : i;
 8004e8a:	79bb      	ldrb	r3, [r7, #6]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d004      	beq.n	8004e9a <tmc_fillCRC8Table+0x76>
 8004e90:	6978      	ldr	r0, [r7, #20]
 8004e92:	f000 f8f7 	bl	8005084 <flipBitsInBytes>
 8004e96:	4603      	mov	r3, r0
 8004e98:	e000      	b.n	8004e9c <tmc_fillCRC8Table+0x78>
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	61fb      	str	r3, [r7, #28]

		// Iterate over 8 Bits
		int j;
		for(j = 0; j < 8; j++)
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	e035      	b.n	8004f10 <tmc_fillCRC8Table+0xec>
		{
			// Store value of soon-to-be shifted out byte
			uint8_t isMSBSet = (CRCdata & 0x80000000)? 1:0;
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	0fdb      	lsrs	r3, r3, #31
 8004ea8:	72fb      	strb	r3, [r7, #11]

			// CRC Shift
			CRCdata <<= 1;
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	61fb      	str	r3, [r7, #28]

			// XOR the bytes when required, lowest to highest
			CRCdata ^= (CRCdata & 0x00000100)? (poly      ) : 0;
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <tmc_fillCRC8Table+0x9a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	e000      	b.n	8004ec0 <tmc_fillCRC8Table+0x9c>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	69fa      	ldr	r2, [r7, #28]
 8004ec2:	4053      	eors	r3, r2
 8004ec4:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x00010000)? (poly << 8 ) : 0;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <tmc_fillCRC8Table+0xb2>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	e000      	b.n	8004ed8 <tmc_fillCRC8Table+0xb4>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	4053      	eors	r3, r2
 8004edc:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x01000000)? (poly << 16) : 0;
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <tmc_fillCRC8Table+0xca>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	041b      	lsls	r3, r3, #16
 8004eec:	e000      	b.n	8004ef0 <tmc_fillCRC8Table+0xcc>
 8004eee:	2300      	movs	r3, #0
 8004ef0:	69fa      	ldr	r2, [r7, #28]
 8004ef2:	4053      	eors	r3, r2
 8004ef4:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (isMSBSet)?             (poly << 24) : 0;
 8004ef6:	7afb      	ldrb	r3, [r7, #11]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <tmc_fillCRC8Table+0xde>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	061b      	lsls	r3, r3, #24
 8004f00:	e000      	b.n	8004f04 <tmc_fillCRC8Table+0xe0>
 8004f02:	2300      	movs	r3, #0
 8004f04:	69fa      	ldr	r2, [r7, #28]
 8004f06:	4053      	eors	r3, r2
 8004f08:	61fb      	str	r3, [r7, #28]
		for(j = 0; j < 8; j++)
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	613b      	str	r3, [r7, #16]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b07      	cmp	r3, #7
 8004f14:	ddc6      	ble.n	8004ea4 <tmc_fillCRC8Table+0x80>
		}

		// For reflected table: Flip the bits of each output byte
		CRCdata = (isReflected)? flipBitsInBytes(CRCdata) : CRCdata;
 8004f16:	79bb      	ldrb	r3, [r7, #6]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d004      	beq.n	8004f26 <tmc_fillCRC8Table+0x102>
 8004f1c:	69f8      	ldr	r0, [r7, #28]
 8004f1e:	f000 f8b1 	bl	8005084 <flipBitsInBytes>
 8004f22:	4603      	mov	r3, r0
 8004f24:	e000      	b.n	8004f28 <tmc_fillCRC8Table+0x104>
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	61fb      	str	r3, [r7, #28]
		// Store the CRC result bytes in the table array
		*table++ = (uint8_t) CRCdata;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	61ba      	str	r2, [r7, #24]
 8004f30:	69fa      	ldr	r2, [r7, #28]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	0a1b      	lsrs	r3, r3, #8
 8004f3a:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	61ba      	str	r2, [r7, #24]
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	0a1b      	lsrs	r3, r3, #8
 8004f4c:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	1c5a      	adds	r2, r3, #1
 8004f52:	61ba      	str	r2, [r7, #24]
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	b2d2      	uxtb	r2, r2
 8004f58:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	0a1b      	lsrs	r3, r3, #8
 8004f5e:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	61ba      	str	r2, [r7, #24]
 8004f66:	69fa      	ldr	r2, [r7, #28]
 8004f68:	b2d2      	uxtb	r2, r2
 8004f6a:	701a      	strb	r2, [r3, #0]
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f103 3304 	add.w	r3, r3, #67372036	; 0x4040404
 8004f72:	617b      	str	r3, [r7, #20]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	4a06      	ldr	r2, [pc, #24]	; (8004f90 <tmc_fillCRC8Table+0x16c>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d186      	bne.n	8004e8a <tmc_fillCRC8Table+0x66>
	}

	return 1;
 8004f7c:	2301      	movs	r3, #1
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3720      	adds	r7, #32
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000654 	.word	0x20000654
 8004f8c:	03020100 	.word	0x03020100
 8004f90:	04030200 	.word	0x04030200

08004f94 <tmc_CRC8>:
 *     uint8_t *data: A pointer to the data that will be CRC'd.
 *     uint32_t bytes: The length of the data buffer.
 *     uint8_t index: The index of the CRC table to be used.
 */
uint8_t tmc_CRC8(uint8_t *data, uint32_t bytes, uint8_t index)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	75fb      	strb	r3, [r7, #23]
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 8004fa6:	79fb      	ldrb	r3, [r7, #7]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d901      	bls.n	8004fb0 <tmc_CRC8+0x1c>
		return 0;
 8004fac:	2300      	movs	r3, #0
 8004fae:	e02c      	b.n	800500a <tmc_CRC8+0x76>

	table = &CRCTables[index].table[0];
 8004fb0:	79fa      	ldrb	r2, [r7, #7]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	01db      	lsls	r3, r3, #7
 8004fb6:	4413      	add	r3, r2
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	4a16      	ldr	r2, [pc, #88]	; (8005014 <tmc_CRC8+0x80>)
 8004fbc:	4413      	add	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]

	while(bytes--)
 8004fc0:	e00b      	b.n	8004fda <tmc_CRC8+0x46>
		result = table[result ^ *data++];
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	60fa      	str	r2, [r7, #12]
 8004fc8:	781a      	ldrb	r2, [r3, #0]
 8004fca:	7dfb      	ldrb	r3, [r7, #23]
 8004fcc:	4053      	eors	r3, r2
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	75fb      	strb	r3, [r7, #23]
	while(bytes--)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	1e5a      	subs	r2, r3, #1
 8004fde:	60ba      	str	r2, [r7, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1ee      	bne.n	8004fc2 <tmc_CRC8+0x2e>

	return (CRCTables[index].isReflected)? flipByte(result) : result;
 8004fe4:	79fa      	ldrb	r2, [r7, #7]
 8004fe6:	490b      	ldr	r1, [pc, #44]	; (8005014 <tmc_CRC8+0x80>)
 8004fe8:	4613      	mov	r3, r2
 8004fea:	01db      	lsls	r3, r3, #7
 8004fec:	4413      	add	r3, r2
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	440b      	add	r3, r1
 8004ff2:	f203 1301 	addw	r3, r3, #257	; 0x101
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <tmc_CRC8+0x74>
 8004ffc:	7dfb      	ldrb	r3, [r7, #23]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 f80a 	bl	8005018 <flipByte>
 8005004:	4603      	mov	r3, r0
 8005006:	e000      	b.n	800500a <tmc_CRC8+0x76>
 8005008:	7dfb      	ldrb	r3, [r7, #23]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3718      	adds	r7, #24
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	20000654 	.word	0x20000654

08005018 <flipByte>:
	return CRCTables[index].isReflected;
}

// Helper functions
static uint8_t flipByte(uint8_t value)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	4603      	mov	r3, r0
 8005020:	71fb      	strb	r3, [r7, #7]
	// swap odd and even bits
	value = ((value >> 1) & 0x55) | ((value & 0x55) << 1);
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	b2db      	uxtb	r3, r3
 8005028:	b25b      	sxtb	r3, r3
 800502a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800502e:	b25a      	sxtb	r2, r3
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	b25b      	sxtb	r3, r3
 8005036:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 800503a:	b25b      	sxtb	r3, r3
 800503c:	4313      	orrs	r3, r2
 800503e:	b25b      	sxtb	r3, r3
 8005040:	71fb      	strb	r3, [r7, #7]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33) | ((value & 0x33) << 2);
 8005042:	79fb      	ldrb	r3, [r7, #7]
 8005044:	089b      	lsrs	r3, r3, #2
 8005046:	b2db      	uxtb	r3, r3
 8005048:	b25b      	sxtb	r3, r3
 800504a:	f003 0333 	and.w	r3, r3, #51	; 0x33
 800504e:	b25a      	sxtb	r2, r3
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	b25b      	sxtb	r3, r3
 8005056:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 800505a:	b25b      	sxtb	r3, r3
 800505c:	4313      	orrs	r3, r2
 800505e:	b25b      	sxtb	r3, r3
 8005060:	71fb      	strb	r3, [r7, #7]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F) | ((value & 0x0F) << 4);
 8005062:	79fb      	ldrb	r3, [r7, #7]
 8005064:	091b      	lsrs	r3, r3, #4
 8005066:	b2db      	uxtb	r3, r3
 8005068:	b25a      	sxtb	r2, r3
 800506a:	79fb      	ldrb	r3, [r7, #7]
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	b25b      	sxtb	r3, r3
 8005070:	4313      	orrs	r3, r2
 8005072:	b25b      	sxtb	r3, r3
 8005074:	71fb      	strb	r3, [r7, #7]

	return value;
 8005076:	79fb      	ldrb	r3, [r7, #7]
}
 8005078:	4618      	mov	r0, r3
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <flipBitsInBytes>:
 *                                 \||/
 *                                  \/
 * [b24 b25 b26 b27 b28 b29 b30 b31 .. b0 b1 b2 b3 b4 b5 b6 b7]
 */
static uint32_t flipBitsInBytes(uint32_t value)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	// swap odd and even bits
	value = ((value >> 1) & 0x55555555) | ((value & 0x55555555) << 1);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	085b      	lsrs	r3, r3, #1
 8005090:	f003 3255 	and.w	r2, r3, #1431655765	; 0x55555555
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	f003 33aa 	and.w	r3, r3, #2863311530	; 0xaaaaaaaa
 800509c:	4313      	orrs	r3, r2
 800509e:	607b      	str	r3, [r7, #4]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33333333) | ((value & 0x33333333) << 2);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	089b      	lsrs	r3, r3, #2
 80050a4:	f003 3233 	and.w	r2, r3, #858993459	; 0x33333333
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 80050b0:	4313      	orrs	r3, r2
 80050b2:	607b      	str	r3, [r7, #4]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F0F0F0F) | ((value & 0x0F0F0F0F) << 4);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	091b      	lsrs	r3, r3, #4
 80050b8:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	011b      	lsls	r3, r3, #4
 80050c0:	f003 33f0 	and.w	r3, r3, #4042322160	; 0xf0f0f0f0
 80050c4:	4313      	orrs	r3, r2
 80050c6:	607b      	str	r3, [r7, #4]

	return value;
 80050c8:	687b      	ldr	r3, [r7, #4]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <tmc2209_writeInt>:
// => CRC wrapper
extern uint8_t tmc2209_CRC8(uint8_t *data, size_t length);
// <= CRC wrapper

void tmc2209_writeInt(TMC2209TypeDef *tmc2209, uint8_t address, int32_t value)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b086      	sub	sp, #24
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	460b      	mov	r3, r1
 80050e0:	607a      	str	r2, [r7, #4]
 80050e2:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];

	data[0] = 0x05;
 80050e4:	2305      	movs	r3, #5
 80050e6:	743b      	strb	r3, [r7, #16]
	data[1] = tmc2209->slaveAddress;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 80050ee:	747b      	strb	r3, [r7, #17]
	data[2] = address | TMC_WRITE_BIT;
 80050f0:	7afb      	ldrb	r3, [r7, #11]
 80050f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	74bb      	strb	r3, [r7, #18]
	data[3] = (value >> 24) & 0xFF;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	0e1b      	lsrs	r3, r3, #24
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	74fb      	strb	r3, [r7, #19]
	data[4] = (value >> 16) & 0xFF;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	141b      	asrs	r3, r3, #16
 8005106:	b2db      	uxtb	r3, r3
 8005108:	753b      	strb	r3, [r7, #20]
	data[5] = (value >> 8 ) & 0xFF;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	121b      	asrs	r3, r3, #8
 800510e:	b2db      	uxtb	r3, r3
 8005110:	757b      	strb	r3, [r7, #21]
	data[6] = (value      ) & 0xFF;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	b2db      	uxtb	r3, r3
 8005116:	75bb      	strb	r3, [r7, #22]
	data[7] = tmc2209_CRC8(data, 7);
 8005118:	f107 0310 	add.w	r3, r7, #16
 800511c:	2107      	movs	r1, #7
 800511e:	4618      	mov	r0, r3
 8005120:	f7fb fa70 	bl	8000604 <tmc2209_CRC8>
 8005124:	4603      	mov	r3, r0
 8005126:	75fb      	strb	r3, [r7, #23]

	tmc2209_readWriteArray(tmc2209->config->channel, &data[0], 8, 0);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8005130:	f107 0110 	add.w	r1, r7, #16
 8005134:	2300      	movs	r3, #0
 8005136:	2208      	movs	r2, #8
 8005138:	f7fb fa3c 	bl	80005b4 <tmc2209_readWriteArray>

	// Write to the shadow register and mark the register dirty
	address = TMC_ADDRESS(address);
 800513c:	7afb      	ldrb	r3, [r7, #11]
 800513e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005142:	72fb      	strb	r3, [r7, #11]
	tmc2209->config->shadowRegister[address] = value;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	7afb      	ldrb	r3, [r7, #11]
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	605a      	str	r2, [r3, #4]
	tmc2209->registerAccess[address] |= TMC_ACCESS_DIRTY;
 8005152:	7afb      	ldrb	r3, [r7, #11]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	4413      	add	r3, r2
 8005158:	f893 2204 	ldrb.w	r2, [r3, #516]	; 0x204
 800515c:	7afb      	ldrb	r3, [r7, #11]
 800515e:	f042 0208 	orr.w	r2, r2, #8
 8005162:	b2d1      	uxtb	r1, r2
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4413      	add	r3, r2
 8005168:	460a      	mov	r2, r1
 800516a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 800516e:	bf00      	nop
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <tmc2209_readInt>:

int32_t tmc2209_readInt(TMC2209TypeDef *tmc2209, uint8_t address)
{
 8005176:	b590      	push	{r4, r7, lr}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	460b      	mov	r3, r1
 8005180:	70fb      	strb	r3, [r7, #3]
	uint8_t data[8] = { 0 };
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]

	address = TMC_ADDRESS(address);
 800518a:	78fb      	ldrb	r3, [r7, #3]
 800518c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005190:	70fb      	strb	r3, [r7, #3]

	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
 8005192:	78fb      	ldrb	r3, [r7, #3]
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	4413      	add	r3, r2
 8005198:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <tmc2209_readInt+0x3c>
		return tmc2209->config->shadowRegister[address];
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	e03f      	b.n	8005232 <tmc2209_readInt+0xbc>

	data[0] = 0x05;
 80051b2:	2305      	movs	r3, #5
 80051b4:	723b      	strb	r3, [r7, #8]
	data[1] = tmc2209->slaveAddress;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 80051bc:	727b      	strb	r3, [r7, #9]
	data[2] = address;
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	72bb      	strb	r3, [r7, #10]
	data[3] = tmc2209_CRC8(data, 3);
 80051c2:	f107 0308 	add.w	r3, r7, #8
 80051c6:	2103      	movs	r1, #3
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fb fa1b 	bl	8000604 <tmc2209_CRC8>
 80051ce:	4603      	mov	r3, r0
 80051d0:	72fb      	strb	r3, [r7, #11]

	tmc2209_readWriteArray(tmc2209->config->channel, data, 4, 8);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 80051da:	f107 0108 	add.w	r1, r7, #8
 80051de:	2308      	movs	r3, #8
 80051e0:	2204      	movs	r2, #4
 80051e2:	f7fb f9e7 	bl	80005b4 <tmc2209_readWriteArray>

	// Byte 0: Sync nibble correct?
	if (data[0] != 0x05)
 80051e6:	7a3b      	ldrb	r3, [r7, #8]
 80051e8:	2b05      	cmp	r3, #5
 80051ea:	d001      	beq.n	80051f0 <tmc2209_readInt+0x7a>
		return 0;
 80051ec:	2300      	movs	r3, #0
 80051ee:	e020      	b.n	8005232 <tmc2209_readInt+0xbc>

	// Byte 1: Master address correct?
	if (data[1] != 0xFF)
 80051f0:	7a7b      	ldrb	r3, [r7, #9]
 80051f2:	2bff      	cmp	r3, #255	; 0xff
 80051f4:	d001      	beq.n	80051fa <tmc2209_readInt+0x84>
		return 0;
 80051f6:	2300      	movs	r3, #0
 80051f8:	e01b      	b.n	8005232 <tmc2209_readInt+0xbc>

	// Byte 2: Address correct?
	if (data[2] != address)
 80051fa:	7abb      	ldrb	r3, [r7, #10]
 80051fc:	78fa      	ldrb	r2, [r7, #3]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d001      	beq.n	8005206 <tmc2209_readInt+0x90>
		return 0;
 8005202:	2300      	movs	r3, #0
 8005204:	e015      	b.n	8005232 <tmc2209_readInt+0xbc>

	// Byte 7: CRC correct?
	if (data[7] != tmc2209_CRC8(data, 7))
 8005206:	7bfc      	ldrb	r4, [r7, #15]
 8005208:	f107 0308 	add.w	r3, r7, #8
 800520c:	2107      	movs	r1, #7
 800520e:	4618      	mov	r0, r3
 8005210:	f7fb f9f8 	bl	8000604 <tmc2209_CRC8>
 8005214:	4603      	mov	r3, r0
 8005216:	429c      	cmp	r4, r3
 8005218:	d001      	beq.n	800521e <tmc2209_readInt+0xa8>
		return 0;
 800521a:	2300      	movs	r3, #0
 800521c:	e009      	b.n	8005232 <tmc2209_readInt+0xbc>

	return ((uint32_t)data[3] << 24) | ((uint32_t)data[4] << 16) | (data[5] << 8) | data[6];
 800521e:	7afb      	ldrb	r3, [r7, #11]
 8005220:	061a      	lsls	r2, r3, #24
 8005222:	7b3b      	ldrb	r3, [r7, #12]
 8005224:	041b      	lsls	r3, r3, #16
 8005226:	4313      	orrs	r3, r2
 8005228:	7b7a      	ldrb	r2, [r7, #13]
 800522a:	0212      	lsls	r2, r2, #8
 800522c:	4313      	orrs	r3, r2
 800522e:	7bba      	ldrb	r2, [r7, #14]
 8005230:	4313      	orrs	r3, r2
}
 8005232:	4618      	mov	r0, r3
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	bd90      	pop	{r4, r7, pc}
	...

0800523c <tmc2209_init>:

void tmc2209_init(TMC2209TypeDef *tmc2209, uint8_t channel, uint8_t slaveAddress, ConfigurationTypeDef *tmc2209_config, const int32_t *registerResetState)
{
 800523c:	b480      	push	{r7}
 800523e:	b087      	sub	sp, #28
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	607b      	str	r3, [r7, #4]
 8005246:	460b      	mov	r3, r1
 8005248:	72fb      	strb	r3, [r7, #11]
 800524a:	4613      	mov	r3, r2
 800524c:	72bb      	strb	r3, [r7, #10]
	tmc2209->slaveAddress = slaveAddress;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	7aba      	ldrb	r2, [r7, #10]
 8005252:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284

	tmc2209->config               = tmc2209_config;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
	tmc2209->config->callback     = NULL;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2200      	movs	r2, #0
 8005262:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	tmc2209->config->channel      = channel;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	7afa      	ldrb	r2, [r7, #11]
 800526c:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
	tmc2209->config->configIndex  = 0;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2200      	movs	r2, #0
 8005276:	705a      	strb	r2, [r3, #1]
	tmc2209->config->state        = CONFIG_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2200      	movs	r2, #0
 800527e:	701a      	strb	r2, [r3, #0]

	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8005280:	2300      	movs	r3, #0
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	e017      	b.n	80052b6 <tmc2209_init+0x7a>
	{
		tmc2209->registerAccess[i]      = tmc2209_defaultRegisterAccess[i];
 8005286:	4a11      	ldr	r2, [pc, #68]	; (80052cc <tmc2209_init+0x90>)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	4413      	add	r3, r2
 800528c:	7819      	ldrb	r1, [r3, #0]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	4413      	add	r3, r2
 8005294:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005298:	460a      	mov	r2, r1
 800529a:	701a      	strb	r2, [r3, #0]
		tmc2209->registerResetState[i]  = registerResetState[i];
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	6a3a      	ldr	r2, [r7, #32]
 80052a2:	4413      	add	r3, r2
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68f9      	ldr	r1, [r7, #12]
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	440b      	add	r3, r1
 80052ae:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	3301      	adds	r3, #1
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2b7f      	cmp	r3, #127	; 0x7f
 80052ba:	d9e4      	bls.n	8005286 <tmc2209_init+0x4a>
	}
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	08006acc 	.word	0x08006acc

080052d0 <writeConfiguration>:

static void writeConfiguration(TMC2209TypeDef *tmc2209)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
	uint8_t *ptr = &tmc2209->config->configIndex;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	3301      	adds	r3, #1
 80052de:	60bb      	str	r3, [r7, #8]
	const int32_t *settings;

	if(tmc2209->config->state == CONFIG_RESTORE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d131      	bne.n	800534e <writeConfiguration+0x7e>
	{
		settings = tmc2209->config->shadowRegister;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3304      	adds	r3, #4
 80052f0:	60fb      	str	r3, [r7, #12]
		// Find the next restorable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 80052f2:	e005      	b.n	8005300 <writeConfiguration+0x30>
		{
			(*ptr)++;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	3301      	adds	r3, #1
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	b25b      	sxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	db3b      	blt.n	8005382 <writeConfiguration+0xb2>
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4413      	add	r3, r2
 8005314:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0e9      	beq.n	80052f4 <writeConfiguration+0x24>
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	461a      	mov	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4413      	add	r3, r2
 800532a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800532e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	d025      	beq.n	8005382 <writeConfiguration+0xb2>
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4413      	add	r3, r2
 8005340:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0d3      	beq.n	80052f4 <writeConfiguration+0x24>
 800534c:	e019      	b.n	8005382 <writeConfiguration+0xb2>
		}
	}
	else
	{
		settings = tmc2209->registerResetState;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3304      	adds	r3, #4
 8005352:	60fb      	str	r3, [r7, #12]
		// Find the next resettable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8005354:	e005      	b.n	8005362 <writeConfiguration+0x92>
		{
			(*ptr)++;
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	3301      	adds	r3, #1
 800535c:	b2da      	uxtb	r2, r3
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	b25b      	sxtb	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	db0a      	blt.n	8005382 <writeConfiguration+0xb2>
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4413      	add	r3, r2
 8005376:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800537a:	f003 0342 	and.w	r3, r3, #66	; 0x42
 800537e:	2b02      	cmp	r3, #2
 8005380:	d1e9      	bne.n	8005356 <writeConfiguration+0x86>
		}
	}

	if(*ptr < TMC2209_REGISTER_COUNT)
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	b25b      	sxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	db12      	blt.n	80053b2 <writeConfiguration+0xe2>
	{
		tmc2209_writeInt(tmc2209, *ptr, settings[*ptr]);
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	7819      	ldrb	r1, [r3, #0]
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4413      	add	r3, r2
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	461a      	mov	r2, r3
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fe99 	bl	80050d6 <tmc2209_writeInt>
		(*ptr)++;
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	3301      	adds	r3, #1
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	701a      	strb	r2, [r3, #0]
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
		}

		tmc2209->config->state = CONFIG_READY;
	}
}
 80053b0:	e013      	b.n	80053da <writeConfiguration+0x10a>
		if(tmc2209->config->callback)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d009      	beq.n	80053d2 <writeConfiguration+0x102>
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6812      	ldr	r2, [r2, #0]
 80053ca:	7812      	ldrb	r2, [r2, #0]
 80053cc:	4611      	mov	r1, r2
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	4798      	blx	r3
		tmc2209->config->state = CONFIG_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2200      	movs	r2, #0
 80053d8:	701a      	strb	r2, [r3, #0]
}
 80053da:	bf00      	nop
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <tmc2209_periodicJob>:

void tmc2209_periodicJob(TMC2209TypeDef *tmc2209, uint32_t tick)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b082      	sub	sp, #8
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	6039      	str	r1, [r7, #0]
	UNUSED(tick);

	if(tmc2209->config->state != CONFIG_READY)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <tmc2209_periodicJob+0x1c>
	{
		writeConfiguration(tmc2209);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7ff ff6a 	bl	80052d0 <writeConfiguration>
		return;
 80053fc:	bf00      	nop
	}
}
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <tmc2209_reset>:
{
	tmc2209->config->callback = (tmc_callback_config) callback;
}

uint8_t tmc2209_reset(TMC2209TypeDef *tmc2209)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d001      	beq.n	800541a <tmc2209_reset+0x16>
		return false;
 8005416:	2300      	movs	r3, #0
 8005418:	e028      	b.n	800546c <tmc2209_reset+0x68>

	// Reset the dirty bits and wipe the shadow registers
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 800541a:	2300      	movs	r3, #0
 800541c:	60fb      	str	r3, [r7, #12]
 800541e:	e019      	b.n	8005454 <tmc2209_reset+0x50>
	{
		tmc2209->registerAccess[i] &= ~TMC_ACCESS_DIRTY;
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	4413      	add	r3, r2
 8005426:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	f023 0308 	bic.w	r3, r3, #8
 8005430:	b2d9      	uxtb	r1, r3
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4413      	add	r3, r2
 8005438:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800543c:	460a      	mov	r2, r1
 800543e:	701a      	strb	r2, [r3, #0]
		tmc2209->config->shadowRegister[i] = 0;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	2200      	movs	r2, #0
 800544c:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	3301      	adds	r3, #1
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b7f      	cmp	r3, #127	; 0x7f
 8005458:	d9e2      	bls.n	8005420 <tmc2209_reset+0x1c>
	}

	tmc2209->config->state        = CONFIG_RESET;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2201      	movs	r2, #1
 8005460:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2200      	movs	r2, #0
 8005468:	705a      	strb	r2, [r3, #1]

	return true;
 800546a:	2301      	movs	r3, #1
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <tmc2209_restore>:

uint8_t tmc2209_restore(TMC2209TypeDef *tmc2209)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <tmc2209_restore+0x16>
		return false;
 800548a:	2300      	movs	r3, #0
 800548c:	e008      	b.n	80054a0 <tmc2209_restore+0x28>

	tmc2209->config->state        = CONFIG_RESTORE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2202      	movs	r2, #2
 8005494:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2200      	movs	r2, #0
 800549c:	705a      	strb	r2, [r3, #1]

	return true;
 800549e:	2301      	movs	r3, #1
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <__errno>:
 80054ac:	4b01      	ldr	r3, [pc, #4]	; (80054b4 <__errno+0x8>)
 80054ae:	6818      	ldr	r0, [r3, #0]
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	2000000c 	.word	0x2000000c

080054b8 <__libc_init_array>:
 80054b8:	b570      	push	{r4, r5, r6, lr}
 80054ba:	4d0d      	ldr	r5, [pc, #52]	; (80054f0 <__libc_init_array+0x38>)
 80054bc:	4c0d      	ldr	r4, [pc, #52]	; (80054f4 <__libc_init_array+0x3c>)
 80054be:	1b64      	subs	r4, r4, r5
 80054c0:	10a4      	asrs	r4, r4, #2
 80054c2:	2600      	movs	r6, #0
 80054c4:	42a6      	cmp	r6, r4
 80054c6:	d109      	bne.n	80054dc <__libc_init_array+0x24>
 80054c8:	4d0b      	ldr	r5, [pc, #44]	; (80054f8 <__libc_init_array+0x40>)
 80054ca:	4c0c      	ldr	r4, [pc, #48]	; (80054fc <__libc_init_array+0x44>)
 80054cc:	f001 f8fa 	bl	80066c4 <_init>
 80054d0:	1b64      	subs	r4, r4, r5
 80054d2:	10a4      	asrs	r4, r4, #2
 80054d4:	2600      	movs	r6, #0
 80054d6:	42a6      	cmp	r6, r4
 80054d8:	d105      	bne.n	80054e6 <__libc_init_array+0x2e>
 80054da:	bd70      	pop	{r4, r5, r6, pc}
 80054dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e0:	4798      	blx	r3
 80054e2:	3601      	adds	r6, #1
 80054e4:	e7ee      	b.n	80054c4 <__libc_init_array+0xc>
 80054e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ea:	4798      	blx	r3
 80054ec:	3601      	adds	r6, #1
 80054ee:	e7f2      	b.n	80054d6 <__libc_init_array+0x1e>
 80054f0:	08006bec 	.word	0x08006bec
 80054f4:	08006bec 	.word	0x08006bec
 80054f8:	08006bec 	.word	0x08006bec
 80054fc:	08006bf0 	.word	0x08006bf0

08005500 <memset>:
 8005500:	4402      	add	r2, r0
 8005502:	4603      	mov	r3, r0
 8005504:	4293      	cmp	r3, r2
 8005506:	d100      	bne.n	800550a <memset+0xa>
 8005508:	4770      	bx	lr
 800550a:	f803 1b01 	strb.w	r1, [r3], #1
 800550e:	e7f9      	b.n	8005504 <memset+0x4>

08005510 <iprintf>:
 8005510:	b40f      	push	{r0, r1, r2, r3}
 8005512:	4b0a      	ldr	r3, [pc, #40]	; (800553c <iprintf+0x2c>)
 8005514:	b513      	push	{r0, r1, r4, lr}
 8005516:	681c      	ldr	r4, [r3, #0]
 8005518:	b124      	cbz	r4, 8005524 <iprintf+0x14>
 800551a:	69a3      	ldr	r3, [r4, #24]
 800551c:	b913      	cbnz	r3, 8005524 <iprintf+0x14>
 800551e:	4620      	mov	r0, r4
 8005520:	f000 fb2c 	bl	8005b7c <__sinit>
 8005524:	ab05      	add	r3, sp, #20
 8005526:	9a04      	ldr	r2, [sp, #16]
 8005528:	68a1      	ldr	r1, [r4, #8]
 800552a:	9301      	str	r3, [sp, #4]
 800552c:	4620      	mov	r0, r4
 800552e:	f000 fd3d 	bl	8005fac <_vfiprintf_r>
 8005532:	b002      	add	sp, #8
 8005534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005538:	b004      	add	sp, #16
 800553a:	4770      	bx	lr
 800553c:	2000000c 	.word	0x2000000c

08005540 <_puts_r>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	460e      	mov	r6, r1
 8005544:	4605      	mov	r5, r0
 8005546:	b118      	cbz	r0, 8005550 <_puts_r+0x10>
 8005548:	6983      	ldr	r3, [r0, #24]
 800554a:	b90b      	cbnz	r3, 8005550 <_puts_r+0x10>
 800554c:	f000 fb16 	bl	8005b7c <__sinit>
 8005550:	69ab      	ldr	r3, [r5, #24]
 8005552:	68ac      	ldr	r4, [r5, #8]
 8005554:	b913      	cbnz	r3, 800555c <_puts_r+0x1c>
 8005556:	4628      	mov	r0, r5
 8005558:	f000 fb10 	bl	8005b7c <__sinit>
 800555c:	4b2c      	ldr	r3, [pc, #176]	; (8005610 <_puts_r+0xd0>)
 800555e:	429c      	cmp	r4, r3
 8005560:	d120      	bne.n	80055a4 <_puts_r+0x64>
 8005562:	686c      	ldr	r4, [r5, #4]
 8005564:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005566:	07db      	lsls	r3, r3, #31
 8005568:	d405      	bmi.n	8005576 <_puts_r+0x36>
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	0598      	lsls	r0, r3, #22
 800556e:	d402      	bmi.n	8005576 <_puts_r+0x36>
 8005570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005572:	f000 fba1 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	0719      	lsls	r1, r3, #28
 800557a:	d51d      	bpl.n	80055b8 <_puts_r+0x78>
 800557c:	6923      	ldr	r3, [r4, #16]
 800557e:	b1db      	cbz	r3, 80055b8 <_puts_r+0x78>
 8005580:	3e01      	subs	r6, #1
 8005582:	68a3      	ldr	r3, [r4, #8]
 8005584:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005588:	3b01      	subs	r3, #1
 800558a:	60a3      	str	r3, [r4, #8]
 800558c:	bb39      	cbnz	r1, 80055de <_puts_r+0x9e>
 800558e:	2b00      	cmp	r3, #0
 8005590:	da38      	bge.n	8005604 <_puts_r+0xc4>
 8005592:	4622      	mov	r2, r4
 8005594:	210a      	movs	r1, #10
 8005596:	4628      	mov	r0, r5
 8005598:	f000 f916 	bl	80057c8 <__swbuf_r>
 800559c:	3001      	adds	r0, #1
 800559e:	d011      	beq.n	80055c4 <_puts_r+0x84>
 80055a0:	250a      	movs	r5, #10
 80055a2:	e011      	b.n	80055c8 <_puts_r+0x88>
 80055a4:	4b1b      	ldr	r3, [pc, #108]	; (8005614 <_puts_r+0xd4>)
 80055a6:	429c      	cmp	r4, r3
 80055a8:	d101      	bne.n	80055ae <_puts_r+0x6e>
 80055aa:	68ac      	ldr	r4, [r5, #8]
 80055ac:	e7da      	b.n	8005564 <_puts_r+0x24>
 80055ae:	4b1a      	ldr	r3, [pc, #104]	; (8005618 <_puts_r+0xd8>)
 80055b0:	429c      	cmp	r4, r3
 80055b2:	bf08      	it	eq
 80055b4:	68ec      	ldreq	r4, [r5, #12]
 80055b6:	e7d5      	b.n	8005564 <_puts_r+0x24>
 80055b8:	4621      	mov	r1, r4
 80055ba:	4628      	mov	r0, r5
 80055bc:	f000 f956 	bl	800586c <__swsetup_r>
 80055c0:	2800      	cmp	r0, #0
 80055c2:	d0dd      	beq.n	8005580 <_puts_r+0x40>
 80055c4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80055c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055ca:	07da      	lsls	r2, r3, #31
 80055cc:	d405      	bmi.n	80055da <_puts_r+0x9a>
 80055ce:	89a3      	ldrh	r3, [r4, #12]
 80055d0:	059b      	lsls	r3, r3, #22
 80055d2:	d402      	bmi.n	80055da <_puts_r+0x9a>
 80055d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055d6:	f000 fb70 	bl	8005cba <__retarget_lock_release_recursive>
 80055da:	4628      	mov	r0, r5
 80055dc:	bd70      	pop	{r4, r5, r6, pc}
 80055de:	2b00      	cmp	r3, #0
 80055e0:	da04      	bge.n	80055ec <_puts_r+0xac>
 80055e2:	69a2      	ldr	r2, [r4, #24]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	dc06      	bgt.n	80055f6 <_puts_r+0xb6>
 80055e8:	290a      	cmp	r1, #10
 80055ea:	d004      	beq.n	80055f6 <_puts_r+0xb6>
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	6022      	str	r2, [r4, #0]
 80055f2:	7019      	strb	r1, [r3, #0]
 80055f4:	e7c5      	b.n	8005582 <_puts_r+0x42>
 80055f6:	4622      	mov	r2, r4
 80055f8:	4628      	mov	r0, r5
 80055fa:	f000 f8e5 	bl	80057c8 <__swbuf_r>
 80055fe:	3001      	adds	r0, #1
 8005600:	d1bf      	bne.n	8005582 <_puts_r+0x42>
 8005602:	e7df      	b.n	80055c4 <_puts_r+0x84>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	250a      	movs	r5, #10
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	6022      	str	r2, [r4, #0]
 800560c:	701d      	strb	r5, [r3, #0]
 800560e:	e7db      	b.n	80055c8 <_puts_r+0x88>
 8005610:	08006b70 	.word	0x08006b70
 8005614:	08006b90 	.word	0x08006b90
 8005618:	08006b50 	.word	0x08006b50

0800561c <puts>:
 800561c:	4b02      	ldr	r3, [pc, #8]	; (8005628 <puts+0xc>)
 800561e:	4601      	mov	r1, r0
 8005620:	6818      	ldr	r0, [r3, #0]
 8005622:	f7ff bf8d 	b.w	8005540 <_puts_r>
 8005626:	bf00      	nop
 8005628:	2000000c 	.word	0x2000000c

0800562c <setbuf>:
 800562c:	2900      	cmp	r1, #0
 800562e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005632:	bf0c      	ite	eq
 8005634:	2202      	moveq	r2, #2
 8005636:	2200      	movne	r2, #0
 8005638:	f000 b800 	b.w	800563c <setvbuf>

0800563c <setvbuf>:
 800563c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005640:	461d      	mov	r5, r3
 8005642:	4b5d      	ldr	r3, [pc, #372]	; (80057b8 <setvbuf+0x17c>)
 8005644:	681f      	ldr	r7, [r3, #0]
 8005646:	4604      	mov	r4, r0
 8005648:	460e      	mov	r6, r1
 800564a:	4690      	mov	r8, r2
 800564c:	b127      	cbz	r7, 8005658 <setvbuf+0x1c>
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	b913      	cbnz	r3, 8005658 <setvbuf+0x1c>
 8005652:	4638      	mov	r0, r7
 8005654:	f000 fa92 	bl	8005b7c <__sinit>
 8005658:	4b58      	ldr	r3, [pc, #352]	; (80057bc <setvbuf+0x180>)
 800565a:	429c      	cmp	r4, r3
 800565c:	d167      	bne.n	800572e <setvbuf+0xf2>
 800565e:	687c      	ldr	r4, [r7, #4]
 8005660:	f1b8 0f02 	cmp.w	r8, #2
 8005664:	d006      	beq.n	8005674 <setvbuf+0x38>
 8005666:	f1b8 0f01 	cmp.w	r8, #1
 800566a:	f200 809f 	bhi.w	80057ac <setvbuf+0x170>
 800566e:	2d00      	cmp	r5, #0
 8005670:	f2c0 809c 	blt.w	80057ac <setvbuf+0x170>
 8005674:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005676:	07db      	lsls	r3, r3, #31
 8005678:	d405      	bmi.n	8005686 <setvbuf+0x4a>
 800567a:	89a3      	ldrh	r3, [r4, #12]
 800567c:	0598      	lsls	r0, r3, #22
 800567e:	d402      	bmi.n	8005686 <setvbuf+0x4a>
 8005680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005682:	f000 fb19 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8005686:	4621      	mov	r1, r4
 8005688:	4638      	mov	r0, r7
 800568a:	f000 f9e3 	bl	8005a54 <_fflush_r>
 800568e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005690:	b141      	cbz	r1, 80056a4 <setvbuf+0x68>
 8005692:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005696:	4299      	cmp	r1, r3
 8005698:	d002      	beq.n	80056a0 <setvbuf+0x64>
 800569a:	4638      	mov	r0, r7
 800569c:	f000 fb7c 	bl	8005d98 <_free_r>
 80056a0:	2300      	movs	r3, #0
 80056a2:	6363      	str	r3, [r4, #52]	; 0x34
 80056a4:	2300      	movs	r3, #0
 80056a6:	61a3      	str	r3, [r4, #24]
 80056a8:	6063      	str	r3, [r4, #4]
 80056aa:	89a3      	ldrh	r3, [r4, #12]
 80056ac:	0619      	lsls	r1, r3, #24
 80056ae:	d503      	bpl.n	80056b8 <setvbuf+0x7c>
 80056b0:	6921      	ldr	r1, [r4, #16]
 80056b2:	4638      	mov	r0, r7
 80056b4:	f000 fb70 	bl	8005d98 <_free_r>
 80056b8:	89a3      	ldrh	r3, [r4, #12]
 80056ba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80056be:	f023 0303 	bic.w	r3, r3, #3
 80056c2:	f1b8 0f02 	cmp.w	r8, #2
 80056c6:	81a3      	strh	r3, [r4, #12]
 80056c8:	d06c      	beq.n	80057a4 <setvbuf+0x168>
 80056ca:	ab01      	add	r3, sp, #4
 80056cc:	466a      	mov	r2, sp
 80056ce:	4621      	mov	r1, r4
 80056d0:	4638      	mov	r0, r7
 80056d2:	f000 faf3 	bl	8005cbc <__swhatbuf_r>
 80056d6:	89a3      	ldrh	r3, [r4, #12]
 80056d8:	4318      	orrs	r0, r3
 80056da:	81a0      	strh	r0, [r4, #12]
 80056dc:	2d00      	cmp	r5, #0
 80056de:	d130      	bne.n	8005742 <setvbuf+0x106>
 80056e0:	9d00      	ldr	r5, [sp, #0]
 80056e2:	4628      	mov	r0, r5
 80056e4:	f000 fb50 	bl	8005d88 <malloc>
 80056e8:	4606      	mov	r6, r0
 80056ea:	2800      	cmp	r0, #0
 80056ec:	d155      	bne.n	800579a <setvbuf+0x15e>
 80056ee:	f8dd 9000 	ldr.w	r9, [sp]
 80056f2:	45a9      	cmp	r9, r5
 80056f4:	d14a      	bne.n	800578c <setvbuf+0x150>
 80056f6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80056fa:	2200      	movs	r2, #0
 80056fc:	60a2      	str	r2, [r4, #8]
 80056fe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005702:	6022      	str	r2, [r4, #0]
 8005704:	6122      	str	r2, [r4, #16]
 8005706:	2201      	movs	r2, #1
 8005708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800570c:	6162      	str	r2, [r4, #20]
 800570e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005710:	f043 0302 	orr.w	r3, r3, #2
 8005714:	07d2      	lsls	r2, r2, #31
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	d405      	bmi.n	8005726 <setvbuf+0xea>
 800571a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800571e:	d102      	bne.n	8005726 <setvbuf+0xea>
 8005720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005722:	f000 faca 	bl	8005cba <__retarget_lock_release_recursive>
 8005726:	4628      	mov	r0, r5
 8005728:	b003      	add	sp, #12
 800572a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800572e:	4b24      	ldr	r3, [pc, #144]	; (80057c0 <setvbuf+0x184>)
 8005730:	429c      	cmp	r4, r3
 8005732:	d101      	bne.n	8005738 <setvbuf+0xfc>
 8005734:	68bc      	ldr	r4, [r7, #8]
 8005736:	e793      	b.n	8005660 <setvbuf+0x24>
 8005738:	4b22      	ldr	r3, [pc, #136]	; (80057c4 <setvbuf+0x188>)
 800573a:	429c      	cmp	r4, r3
 800573c:	bf08      	it	eq
 800573e:	68fc      	ldreq	r4, [r7, #12]
 8005740:	e78e      	b.n	8005660 <setvbuf+0x24>
 8005742:	2e00      	cmp	r6, #0
 8005744:	d0cd      	beq.n	80056e2 <setvbuf+0xa6>
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	b913      	cbnz	r3, 8005750 <setvbuf+0x114>
 800574a:	4638      	mov	r0, r7
 800574c:	f000 fa16 	bl	8005b7c <__sinit>
 8005750:	f1b8 0f01 	cmp.w	r8, #1
 8005754:	bf08      	it	eq
 8005756:	89a3      	ldrheq	r3, [r4, #12]
 8005758:	6026      	str	r6, [r4, #0]
 800575a:	bf04      	itt	eq
 800575c:	f043 0301 	orreq.w	r3, r3, #1
 8005760:	81a3      	strheq	r3, [r4, #12]
 8005762:	89a2      	ldrh	r2, [r4, #12]
 8005764:	f012 0308 	ands.w	r3, r2, #8
 8005768:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800576c:	d01c      	beq.n	80057a8 <setvbuf+0x16c>
 800576e:	07d3      	lsls	r3, r2, #31
 8005770:	bf41      	itttt	mi
 8005772:	2300      	movmi	r3, #0
 8005774:	426d      	negmi	r5, r5
 8005776:	60a3      	strmi	r3, [r4, #8]
 8005778:	61a5      	strmi	r5, [r4, #24]
 800577a:	bf58      	it	pl
 800577c:	60a5      	strpl	r5, [r4, #8]
 800577e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005780:	f015 0501 	ands.w	r5, r5, #1
 8005784:	d115      	bne.n	80057b2 <setvbuf+0x176>
 8005786:	f412 7f00 	tst.w	r2, #512	; 0x200
 800578a:	e7c8      	b.n	800571e <setvbuf+0xe2>
 800578c:	4648      	mov	r0, r9
 800578e:	f000 fafb 	bl	8005d88 <malloc>
 8005792:	4606      	mov	r6, r0
 8005794:	2800      	cmp	r0, #0
 8005796:	d0ae      	beq.n	80056f6 <setvbuf+0xba>
 8005798:	464d      	mov	r5, r9
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	e7d0      	b.n	8005746 <setvbuf+0x10a>
 80057a4:	2500      	movs	r5, #0
 80057a6:	e7a8      	b.n	80056fa <setvbuf+0xbe>
 80057a8:	60a3      	str	r3, [r4, #8]
 80057aa:	e7e8      	b.n	800577e <setvbuf+0x142>
 80057ac:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80057b0:	e7b9      	b.n	8005726 <setvbuf+0xea>
 80057b2:	2500      	movs	r5, #0
 80057b4:	e7b7      	b.n	8005726 <setvbuf+0xea>
 80057b6:	bf00      	nop
 80057b8:	2000000c 	.word	0x2000000c
 80057bc:	08006b70 	.word	0x08006b70
 80057c0:	08006b90 	.word	0x08006b90
 80057c4:	08006b50 	.word	0x08006b50

080057c8 <__swbuf_r>:
 80057c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ca:	460e      	mov	r6, r1
 80057cc:	4614      	mov	r4, r2
 80057ce:	4605      	mov	r5, r0
 80057d0:	b118      	cbz	r0, 80057da <__swbuf_r+0x12>
 80057d2:	6983      	ldr	r3, [r0, #24]
 80057d4:	b90b      	cbnz	r3, 80057da <__swbuf_r+0x12>
 80057d6:	f000 f9d1 	bl	8005b7c <__sinit>
 80057da:	4b21      	ldr	r3, [pc, #132]	; (8005860 <__swbuf_r+0x98>)
 80057dc:	429c      	cmp	r4, r3
 80057de:	d12b      	bne.n	8005838 <__swbuf_r+0x70>
 80057e0:	686c      	ldr	r4, [r5, #4]
 80057e2:	69a3      	ldr	r3, [r4, #24]
 80057e4:	60a3      	str	r3, [r4, #8]
 80057e6:	89a3      	ldrh	r3, [r4, #12]
 80057e8:	071a      	lsls	r2, r3, #28
 80057ea:	d52f      	bpl.n	800584c <__swbuf_r+0x84>
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	b36b      	cbz	r3, 800584c <__swbuf_r+0x84>
 80057f0:	6923      	ldr	r3, [r4, #16]
 80057f2:	6820      	ldr	r0, [r4, #0]
 80057f4:	1ac0      	subs	r0, r0, r3
 80057f6:	6963      	ldr	r3, [r4, #20]
 80057f8:	b2f6      	uxtb	r6, r6
 80057fa:	4283      	cmp	r3, r0
 80057fc:	4637      	mov	r7, r6
 80057fe:	dc04      	bgt.n	800580a <__swbuf_r+0x42>
 8005800:	4621      	mov	r1, r4
 8005802:	4628      	mov	r0, r5
 8005804:	f000 f926 	bl	8005a54 <_fflush_r>
 8005808:	bb30      	cbnz	r0, 8005858 <__swbuf_r+0x90>
 800580a:	68a3      	ldr	r3, [r4, #8]
 800580c:	3b01      	subs	r3, #1
 800580e:	60a3      	str	r3, [r4, #8]
 8005810:	6823      	ldr	r3, [r4, #0]
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	6022      	str	r2, [r4, #0]
 8005816:	701e      	strb	r6, [r3, #0]
 8005818:	6963      	ldr	r3, [r4, #20]
 800581a:	3001      	adds	r0, #1
 800581c:	4283      	cmp	r3, r0
 800581e:	d004      	beq.n	800582a <__swbuf_r+0x62>
 8005820:	89a3      	ldrh	r3, [r4, #12]
 8005822:	07db      	lsls	r3, r3, #31
 8005824:	d506      	bpl.n	8005834 <__swbuf_r+0x6c>
 8005826:	2e0a      	cmp	r6, #10
 8005828:	d104      	bne.n	8005834 <__swbuf_r+0x6c>
 800582a:	4621      	mov	r1, r4
 800582c:	4628      	mov	r0, r5
 800582e:	f000 f911 	bl	8005a54 <_fflush_r>
 8005832:	b988      	cbnz	r0, 8005858 <__swbuf_r+0x90>
 8005834:	4638      	mov	r0, r7
 8005836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005838:	4b0a      	ldr	r3, [pc, #40]	; (8005864 <__swbuf_r+0x9c>)
 800583a:	429c      	cmp	r4, r3
 800583c:	d101      	bne.n	8005842 <__swbuf_r+0x7a>
 800583e:	68ac      	ldr	r4, [r5, #8]
 8005840:	e7cf      	b.n	80057e2 <__swbuf_r+0x1a>
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <__swbuf_r+0xa0>)
 8005844:	429c      	cmp	r4, r3
 8005846:	bf08      	it	eq
 8005848:	68ec      	ldreq	r4, [r5, #12]
 800584a:	e7ca      	b.n	80057e2 <__swbuf_r+0x1a>
 800584c:	4621      	mov	r1, r4
 800584e:	4628      	mov	r0, r5
 8005850:	f000 f80c 	bl	800586c <__swsetup_r>
 8005854:	2800      	cmp	r0, #0
 8005856:	d0cb      	beq.n	80057f0 <__swbuf_r+0x28>
 8005858:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800585c:	e7ea      	b.n	8005834 <__swbuf_r+0x6c>
 800585e:	bf00      	nop
 8005860:	08006b70 	.word	0x08006b70
 8005864:	08006b90 	.word	0x08006b90
 8005868:	08006b50 	.word	0x08006b50

0800586c <__swsetup_r>:
 800586c:	4b32      	ldr	r3, [pc, #200]	; (8005938 <__swsetup_r+0xcc>)
 800586e:	b570      	push	{r4, r5, r6, lr}
 8005870:	681d      	ldr	r5, [r3, #0]
 8005872:	4606      	mov	r6, r0
 8005874:	460c      	mov	r4, r1
 8005876:	b125      	cbz	r5, 8005882 <__swsetup_r+0x16>
 8005878:	69ab      	ldr	r3, [r5, #24]
 800587a:	b913      	cbnz	r3, 8005882 <__swsetup_r+0x16>
 800587c:	4628      	mov	r0, r5
 800587e:	f000 f97d 	bl	8005b7c <__sinit>
 8005882:	4b2e      	ldr	r3, [pc, #184]	; (800593c <__swsetup_r+0xd0>)
 8005884:	429c      	cmp	r4, r3
 8005886:	d10f      	bne.n	80058a8 <__swsetup_r+0x3c>
 8005888:	686c      	ldr	r4, [r5, #4]
 800588a:	89a3      	ldrh	r3, [r4, #12]
 800588c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005890:	0719      	lsls	r1, r3, #28
 8005892:	d42c      	bmi.n	80058ee <__swsetup_r+0x82>
 8005894:	06dd      	lsls	r5, r3, #27
 8005896:	d411      	bmi.n	80058bc <__swsetup_r+0x50>
 8005898:	2309      	movs	r3, #9
 800589a:	6033      	str	r3, [r6, #0]
 800589c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80058a0:	81a3      	strh	r3, [r4, #12]
 80058a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058a6:	e03e      	b.n	8005926 <__swsetup_r+0xba>
 80058a8:	4b25      	ldr	r3, [pc, #148]	; (8005940 <__swsetup_r+0xd4>)
 80058aa:	429c      	cmp	r4, r3
 80058ac:	d101      	bne.n	80058b2 <__swsetup_r+0x46>
 80058ae:	68ac      	ldr	r4, [r5, #8]
 80058b0:	e7eb      	b.n	800588a <__swsetup_r+0x1e>
 80058b2:	4b24      	ldr	r3, [pc, #144]	; (8005944 <__swsetup_r+0xd8>)
 80058b4:	429c      	cmp	r4, r3
 80058b6:	bf08      	it	eq
 80058b8:	68ec      	ldreq	r4, [r5, #12]
 80058ba:	e7e6      	b.n	800588a <__swsetup_r+0x1e>
 80058bc:	0758      	lsls	r0, r3, #29
 80058be:	d512      	bpl.n	80058e6 <__swsetup_r+0x7a>
 80058c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058c2:	b141      	cbz	r1, 80058d6 <__swsetup_r+0x6a>
 80058c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058c8:	4299      	cmp	r1, r3
 80058ca:	d002      	beq.n	80058d2 <__swsetup_r+0x66>
 80058cc:	4630      	mov	r0, r6
 80058ce:	f000 fa63 	bl	8005d98 <_free_r>
 80058d2:	2300      	movs	r3, #0
 80058d4:	6363      	str	r3, [r4, #52]	; 0x34
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80058dc:	81a3      	strh	r3, [r4, #12]
 80058de:	2300      	movs	r3, #0
 80058e0:	6063      	str	r3, [r4, #4]
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	6023      	str	r3, [r4, #0]
 80058e6:	89a3      	ldrh	r3, [r4, #12]
 80058e8:	f043 0308 	orr.w	r3, r3, #8
 80058ec:	81a3      	strh	r3, [r4, #12]
 80058ee:	6923      	ldr	r3, [r4, #16]
 80058f0:	b94b      	cbnz	r3, 8005906 <__swsetup_r+0x9a>
 80058f2:	89a3      	ldrh	r3, [r4, #12]
 80058f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058fc:	d003      	beq.n	8005906 <__swsetup_r+0x9a>
 80058fe:	4621      	mov	r1, r4
 8005900:	4630      	mov	r0, r6
 8005902:	f000 fa01 	bl	8005d08 <__smakebuf_r>
 8005906:	89a0      	ldrh	r0, [r4, #12]
 8005908:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800590c:	f010 0301 	ands.w	r3, r0, #1
 8005910:	d00a      	beq.n	8005928 <__swsetup_r+0xbc>
 8005912:	2300      	movs	r3, #0
 8005914:	60a3      	str	r3, [r4, #8]
 8005916:	6963      	ldr	r3, [r4, #20]
 8005918:	425b      	negs	r3, r3
 800591a:	61a3      	str	r3, [r4, #24]
 800591c:	6923      	ldr	r3, [r4, #16]
 800591e:	b943      	cbnz	r3, 8005932 <__swsetup_r+0xc6>
 8005920:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005924:	d1ba      	bne.n	800589c <__swsetup_r+0x30>
 8005926:	bd70      	pop	{r4, r5, r6, pc}
 8005928:	0781      	lsls	r1, r0, #30
 800592a:	bf58      	it	pl
 800592c:	6963      	ldrpl	r3, [r4, #20]
 800592e:	60a3      	str	r3, [r4, #8]
 8005930:	e7f4      	b.n	800591c <__swsetup_r+0xb0>
 8005932:	2000      	movs	r0, #0
 8005934:	e7f7      	b.n	8005926 <__swsetup_r+0xba>
 8005936:	bf00      	nop
 8005938:	2000000c 	.word	0x2000000c
 800593c:	08006b70 	.word	0x08006b70
 8005940:	08006b90 	.word	0x08006b90
 8005944:	08006b50 	.word	0x08006b50

08005948 <__sflush_r>:
 8005948:	898a      	ldrh	r2, [r1, #12]
 800594a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800594e:	4605      	mov	r5, r0
 8005950:	0710      	lsls	r0, r2, #28
 8005952:	460c      	mov	r4, r1
 8005954:	d458      	bmi.n	8005a08 <__sflush_r+0xc0>
 8005956:	684b      	ldr	r3, [r1, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	dc05      	bgt.n	8005968 <__sflush_r+0x20>
 800595c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800595e:	2b00      	cmp	r3, #0
 8005960:	dc02      	bgt.n	8005968 <__sflush_r+0x20>
 8005962:	2000      	movs	r0, #0
 8005964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005968:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800596a:	2e00      	cmp	r6, #0
 800596c:	d0f9      	beq.n	8005962 <__sflush_r+0x1a>
 800596e:	2300      	movs	r3, #0
 8005970:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005974:	682f      	ldr	r7, [r5, #0]
 8005976:	602b      	str	r3, [r5, #0]
 8005978:	d032      	beq.n	80059e0 <__sflush_r+0x98>
 800597a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800597c:	89a3      	ldrh	r3, [r4, #12]
 800597e:	075a      	lsls	r2, r3, #29
 8005980:	d505      	bpl.n	800598e <__sflush_r+0x46>
 8005982:	6863      	ldr	r3, [r4, #4]
 8005984:	1ac0      	subs	r0, r0, r3
 8005986:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005988:	b10b      	cbz	r3, 800598e <__sflush_r+0x46>
 800598a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800598c:	1ac0      	subs	r0, r0, r3
 800598e:	2300      	movs	r3, #0
 8005990:	4602      	mov	r2, r0
 8005992:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005994:	6a21      	ldr	r1, [r4, #32]
 8005996:	4628      	mov	r0, r5
 8005998:	47b0      	blx	r6
 800599a:	1c43      	adds	r3, r0, #1
 800599c:	89a3      	ldrh	r3, [r4, #12]
 800599e:	d106      	bne.n	80059ae <__sflush_r+0x66>
 80059a0:	6829      	ldr	r1, [r5, #0]
 80059a2:	291d      	cmp	r1, #29
 80059a4:	d82c      	bhi.n	8005a00 <__sflush_r+0xb8>
 80059a6:	4a2a      	ldr	r2, [pc, #168]	; (8005a50 <__sflush_r+0x108>)
 80059a8:	40ca      	lsrs	r2, r1
 80059aa:	07d6      	lsls	r6, r2, #31
 80059ac:	d528      	bpl.n	8005a00 <__sflush_r+0xb8>
 80059ae:	2200      	movs	r2, #0
 80059b0:	6062      	str	r2, [r4, #4]
 80059b2:	04d9      	lsls	r1, r3, #19
 80059b4:	6922      	ldr	r2, [r4, #16]
 80059b6:	6022      	str	r2, [r4, #0]
 80059b8:	d504      	bpl.n	80059c4 <__sflush_r+0x7c>
 80059ba:	1c42      	adds	r2, r0, #1
 80059bc:	d101      	bne.n	80059c2 <__sflush_r+0x7a>
 80059be:	682b      	ldr	r3, [r5, #0]
 80059c0:	b903      	cbnz	r3, 80059c4 <__sflush_r+0x7c>
 80059c2:	6560      	str	r0, [r4, #84]	; 0x54
 80059c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059c6:	602f      	str	r7, [r5, #0]
 80059c8:	2900      	cmp	r1, #0
 80059ca:	d0ca      	beq.n	8005962 <__sflush_r+0x1a>
 80059cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059d0:	4299      	cmp	r1, r3
 80059d2:	d002      	beq.n	80059da <__sflush_r+0x92>
 80059d4:	4628      	mov	r0, r5
 80059d6:	f000 f9df 	bl	8005d98 <_free_r>
 80059da:	2000      	movs	r0, #0
 80059dc:	6360      	str	r0, [r4, #52]	; 0x34
 80059de:	e7c1      	b.n	8005964 <__sflush_r+0x1c>
 80059e0:	6a21      	ldr	r1, [r4, #32]
 80059e2:	2301      	movs	r3, #1
 80059e4:	4628      	mov	r0, r5
 80059e6:	47b0      	blx	r6
 80059e8:	1c41      	adds	r1, r0, #1
 80059ea:	d1c7      	bne.n	800597c <__sflush_r+0x34>
 80059ec:	682b      	ldr	r3, [r5, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0c4      	beq.n	800597c <__sflush_r+0x34>
 80059f2:	2b1d      	cmp	r3, #29
 80059f4:	d001      	beq.n	80059fa <__sflush_r+0xb2>
 80059f6:	2b16      	cmp	r3, #22
 80059f8:	d101      	bne.n	80059fe <__sflush_r+0xb6>
 80059fa:	602f      	str	r7, [r5, #0]
 80059fc:	e7b1      	b.n	8005962 <__sflush_r+0x1a>
 80059fe:	89a3      	ldrh	r3, [r4, #12]
 8005a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a04:	81a3      	strh	r3, [r4, #12]
 8005a06:	e7ad      	b.n	8005964 <__sflush_r+0x1c>
 8005a08:	690f      	ldr	r7, [r1, #16]
 8005a0a:	2f00      	cmp	r7, #0
 8005a0c:	d0a9      	beq.n	8005962 <__sflush_r+0x1a>
 8005a0e:	0793      	lsls	r3, r2, #30
 8005a10:	680e      	ldr	r6, [r1, #0]
 8005a12:	bf08      	it	eq
 8005a14:	694b      	ldreq	r3, [r1, #20]
 8005a16:	600f      	str	r7, [r1, #0]
 8005a18:	bf18      	it	ne
 8005a1a:	2300      	movne	r3, #0
 8005a1c:	eba6 0807 	sub.w	r8, r6, r7
 8005a20:	608b      	str	r3, [r1, #8]
 8005a22:	f1b8 0f00 	cmp.w	r8, #0
 8005a26:	dd9c      	ble.n	8005962 <__sflush_r+0x1a>
 8005a28:	6a21      	ldr	r1, [r4, #32]
 8005a2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a2c:	4643      	mov	r3, r8
 8005a2e:	463a      	mov	r2, r7
 8005a30:	4628      	mov	r0, r5
 8005a32:	47b0      	blx	r6
 8005a34:	2800      	cmp	r0, #0
 8005a36:	dc06      	bgt.n	8005a46 <__sflush_r+0xfe>
 8005a38:	89a3      	ldrh	r3, [r4, #12]
 8005a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a3e:	81a3      	strh	r3, [r4, #12]
 8005a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a44:	e78e      	b.n	8005964 <__sflush_r+0x1c>
 8005a46:	4407      	add	r7, r0
 8005a48:	eba8 0800 	sub.w	r8, r8, r0
 8005a4c:	e7e9      	b.n	8005a22 <__sflush_r+0xda>
 8005a4e:	bf00      	nop
 8005a50:	20400001 	.word	0x20400001

08005a54 <_fflush_r>:
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	690b      	ldr	r3, [r1, #16]
 8005a58:	4605      	mov	r5, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	b913      	cbnz	r3, 8005a64 <_fflush_r+0x10>
 8005a5e:	2500      	movs	r5, #0
 8005a60:	4628      	mov	r0, r5
 8005a62:	bd38      	pop	{r3, r4, r5, pc}
 8005a64:	b118      	cbz	r0, 8005a6e <_fflush_r+0x1a>
 8005a66:	6983      	ldr	r3, [r0, #24]
 8005a68:	b90b      	cbnz	r3, 8005a6e <_fflush_r+0x1a>
 8005a6a:	f000 f887 	bl	8005b7c <__sinit>
 8005a6e:	4b14      	ldr	r3, [pc, #80]	; (8005ac0 <_fflush_r+0x6c>)
 8005a70:	429c      	cmp	r4, r3
 8005a72:	d11b      	bne.n	8005aac <_fflush_r+0x58>
 8005a74:	686c      	ldr	r4, [r5, #4]
 8005a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d0ef      	beq.n	8005a5e <_fflush_r+0xa>
 8005a7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a80:	07d0      	lsls	r0, r2, #31
 8005a82:	d404      	bmi.n	8005a8e <_fflush_r+0x3a>
 8005a84:	0599      	lsls	r1, r3, #22
 8005a86:	d402      	bmi.n	8005a8e <_fflush_r+0x3a>
 8005a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a8a:	f000 f915 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8005a8e:	4628      	mov	r0, r5
 8005a90:	4621      	mov	r1, r4
 8005a92:	f7ff ff59 	bl	8005948 <__sflush_r>
 8005a96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a98:	07da      	lsls	r2, r3, #31
 8005a9a:	4605      	mov	r5, r0
 8005a9c:	d4e0      	bmi.n	8005a60 <_fflush_r+0xc>
 8005a9e:	89a3      	ldrh	r3, [r4, #12]
 8005aa0:	059b      	lsls	r3, r3, #22
 8005aa2:	d4dd      	bmi.n	8005a60 <_fflush_r+0xc>
 8005aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005aa6:	f000 f908 	bl	8005cba <__retarget_lock_release_recursive>
 8005aaa:	e7d9      	b.n	8005a60 <_fflush_r+0xc>
 8005aac:	4b05      	ldr	r3, [pc, #20]	; (8005ac4 <_fflush_r+0x70>)
 8005aae:	429c      	cmp	r4, r3
 8005ab0:	d101      	bne.n	8005ab6 <_fflush_r+0x62>
 8005ab2:	68ac      	ldr	r4, [r5, #8]
 8005ab4:	e7df      	b.n	8005a76 <_fflush_r+0x22>
 8005ab6:	4b04      	ldr	r3, [pc, #16]	; (8005ac8 <_fflush_r+0x74>)
 8005ab8:	429c      	cmp	r4, r3
 8005aba:	bf08      	it	eq
 8005abc:	68ec      	ldreq	r4, [r5, #12]
 8005abe:	e7da      	b.n	8005a76 <_fflush_r+0x22>
 8005ac0:	08006b70 	.word	0x08006b70
 8005ac4:	08006b90 	.word	0x08006b90
 8005ac8:	08006b50 	.word	0x08006b50

08005acc <std>:
 8005acc:	2300      	movs	r3, #0
 8005ace:	b510      	push	{r4, lr}
 8005ad0:	4604      	mov	r4, r0
 8005ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8005ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ada:	6083      	str	r3, [r0, #8]
 8005adc:	8181      	strh	r1, [r0, #12]
 8005ade:	6643      	str	r3, [r0, #100]	; 0x64
 8005ae0:	81c2      	strh	r2, [r0, #14]
 8005ae2:	6183      	str	r3, [r0, #24]
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	2208      	movs	r2, #8
 8005ae8:	305c      	adds	r0, #92	; 0x5c
 8005aea:	f7ff fd09 	bl	8005500 <memset>
 8005aee:	4b05      	ldr	r3, [pc, #20]	; (8005b04 <std+0x38>)
 8005af0:	6263      	str	r3, [r4, #36]	; 0x24
 8005af2:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <std+0x3c>)
 8005af4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005af6:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <std+0x40>)
 8005af8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005afa:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <std+0x44>)
 8005afc:	6224      	str	r4, [r4, #32]
 8005afe:	6323      	str	r3, [r4, #48]	; 0x30
 8005b00:	bd10      	pop	{r4, pc}
 8005b02:	bf00      	nop
 8005b04:	08006555 	.word	0x08006555
 8005b08:	08006577 	.word	0x08006577
 8005b0c:	080065af 	.word	0x080065af
 8005b10:	080065d3 	.word	0x080065d3

08005b14 <_cleanup_r>:
 8005b14:	4901      	ldr	r1, [pc, #4]	; (8005b1c <_cleanup_r+0x8>)
 8005b16:	f000 b8af 	b.w	8005c78 <_fwalk_reent>
 8005b1a:	bf00      	nop
 8005b1c:	08005a55 	.word	0x08005a55

08005b20 <__sfmoreglue>:
 8005b20:	b570      	push	{r4, r5, r6, lr}
 8005b22:	2268      	movs	r2, #104	; 0x68
 8005b24:	1e4d      	subs	r5, r1, #1
 8005b26:	4355      	muls	r5, r2
 8005b28:	460e      	mov	r6, r1
 8005b2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b2e:	f000 f99f 	bl	8005e70 <_malloc_r>
 8005b32:	4604      	mov	r4, r0
 8005b34:	b140      	cbz	r0, 8005b48 <__sfmoreglue+0x28>
 8005b36:	2100      	movs	r1, #0
 8005b38:	e9c0 1600 	strd	r1, r6, [r0]
 8005b3c:	300c      	adds	r0, #12
 8005b3e:	60a0      	str	r0, [r4, #8]
 8005b40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b44:	f7ff fcdc 	bl	8005500 <memset>
 8005b48:	4620      	mov	r0, r4
 8005b4a:	bd70      	pop	{r4, r5, r6, pc}

08005b4c <__sfp_lock_acquire>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	; (8005b54 <__sfp_lock_acquire+0x8>)
 8005b4e:	f000 b8b3 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 8005b52:	bf00      	nop
 8005b54:	20000859 	.word	0x20000859

08005b58 <__sfp_lock_release>:
 8005b58:	4801      	ldr	r0, [pc, #4]	; (8005b60 <__sfp_lock_release+0x8>)
 8005b5a:	f000 b8ae 	b.w	8005cba <__retarget_lock_release_recursive>
 8005b5e:	bf00      	nop
 8005b60:	20000859 	.word	0x20000859

08005b64 <__sinit_lock_acquire>:
 8005b64:	4801      	ldr	r0, [pc, #4]	; (8005b6c <__sinit_lock_acquire+0x8>)
 8005b66:	f000 b8a7 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 8005b6a:	bf00      	nop
 8005b6c:	2000085a 	.word	0x2000085a

08005b70 <__sinit_lock_release>:
 8005b70:	4801      	ldr	r0, [pc, #4]	; (8005b78 <__sinit_lock_release+0x8>)
 8005b72:	f000 b8a2 	b.w	8005cba <__retarget_lock_release_recursive>
 8005b76:	bf00      	nop
 8005b78:	2000085a 	.word	0x2000085a

08005b7c <__sinit>:
 8005b7c:	b510      	push	{r4, lr}
 8005b7e:	4604      	mov	r4, r0
 8005b80:	f7ff fff0 	bl	8005b64 <__sinit_lock_acquire>
 8005b84:	69a3      	ldr	r3, [r4, #24]
 8005b86:	b11b      	cbz	r3, 8005b90 <__sinit+0x14>
 8005b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b8c:	f7ff bff0 	b.w	8005b70 <__sinit_lock_release>
 8005b90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b94:	6523      	str	r3, [r4, #80]	; 0x50
 8005b96:	4b13      	ldr	r3, [pc, #76]	; (8005be4 <__sinit+0x68>)
 8005b98:	4a13      	ldr	r2, [pc, #76]	; (8005be8 <__sinit+0x6c>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b9e:	42a3      	cmp	r3, r4
 8005ba0:	bf04      	itt	eq
 8005ba2:	2301      	moveq	r3, #1
 8005ba4:	61a3      	streq	r3, [r4, #24]
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	f000 f820 	bl	8005bec <__sfp>
 8005bac:	6060      	str	r0, [r4, #4]
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f000 f81c 	bl	8005bec <__sfp>
 8005bb4:	60a0      	str	r0, [r4, #8]
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	f000 f818 	bl	8005bec <__sfp>
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	60e0      	str	r0, [r4, #12]
 8005bc0:	2104      	movs	r1, #4
 8005bc2:	6860      	ldr	r0, [r4, #4]
 8005bc4:	f7ff ff82 	bl	8005acc <std>
 8005bc8:	68a0      	ldr	r0, [r4, #8]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	2109      	movs	r1, #9
 8005bce:	f7ff ff7d 	bl	8005acc <std>
 8005bd2:	68e0      	ldr	r0, [r4, #12]
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	2112      	movs	r1, #18
 8005bd8:	f7ff ff78 	bl	8005acc <std>
 8005bdc:	2301      	movs	r3, #1
 8005bde:	61a3      	str	r3, [r4, #24]
 8005be0:	e7d2      	b.n	8005b88 <__sinit+0xc>
 8005be2:	bf00      	nop
 8005be4:	08006b4c 	.word	0x08006b4c
 8005be8:	08005b15 	.word	0x08005b15

08005bec <__sfp>:
 8005bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bee:	4607      	mov	r7, r0
 8005bf0:	f7ff ffac 	bl	8005b4c <__sfp_lock_acquire>
 8005bf4:	4b1e      	ldr	r3, [pc, #120]	; (8005c70 <__sfp+0x84>)
 8005bf6:	681e      	ldr	r6, [r3, #0]
 8005bf8:	69b3      	ldr	r3, [r6, #24]
 8005bfa:	b913      	cbnz	r3, 8005c02 <__sfp+0x16>
 8005bfc:	4630      	mov	r0, r6
 8005bfe:	f7ff ffbd 	bl	8005b7c <__sinit>
 8005c02:	3648      	adds	r6, #72	; 0x48
 8005c04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	d503      	bpl.n	8005c14 <__sfp+0x28>
 8005c0c:	6833      	ldr	r3, [r6, #0]
 8005c0e:	b30b      	cbz	r3, 8005c54 <__sfp+0x68>
 8005c10:	6836      	ldr	r6, [r6, #0]
 8005c12:	e7f7      	b.n	8005c04 <__sfp+0x18>
 8005c14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c18:	b9d5      	cbnz	r5, 8005c50 <__sfp+0x64>
 8005c1a:	4b16      	ldr	r3, [pc, #88]	; (8005c74 <__sfp+0x88>)
 8005c1c:	60e3      	str	r3, [r4, #12]
 8005c1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c22:	6665      	str	r5, [r4, #100]	; 0x64
 8005c24:	f000 f847 	bl	8005cb6 <__retarget_lock_init_recursive>
 8005c28:	f7ff ff96 	bl	8005b58 <__sfp_lock_release>
 8005c2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005c30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c34:	6025      	str	r5, [r4, #0]
 8005c36:	61a5      	str	r5, [r4, #24]
 8005c38:	2208      	movs	r2, #8
 8005c3a:	4629      	mov	r1, r5
 8005c3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c40:	f7ff fc5e 	bl	8005500 <memset>
 8005c44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c50:	3468      	adds	r4, #104	; 0x68
 8005c52:	e7d9      	b.n	8005c08 <__sfp+0x1c>
 8005c54:	2104      	movs	r1, #4
 8005c56:	4638      	mov	r0, r7
 8005c58:	f7ff ff62 	bl	8005b20 <__sfmoreglue>
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	6030      	str	r0, [r6, #0]
 8005c60:	2800      	cmp	r0, #0
 8005c62:	d1d5      	bne.n	8005c10 <__sfp+0x24>
 8005c64:	f7ff ff78 	bl	8005b58 <__sfp_lock_release>
 8005c68:	230c      	movs	r3, #12
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	e7ee      	b.n	8005c4c <__sfp+0x60>
 8005c6e:	bf00      	nop
 8005c70:	08006b4c 	.word	0x08006b4c
 8005c74:	ffff0001 	.word	0xffff0001

08005c78 <_fwalk_reent>:
 8005c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	4688      	mov	r8, r1
 8005c80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c84:	2700      	movs	r7, #0
 8005c86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c8a:	f1b9 0901 	subs.w	r9, r9, #1
 8005c8e:	d505      	bpl.n	8005c9c <_fwalk_reent+0x24>
 8005c90:	6824      	ldr	r4, [r4, #0]
 8005c92:	2c00      	cmp	r4, #0
 8005c94:	d1f7      	bne.n	8005c86 <_fwalk_reent+0xe>
 8005c96:	4638      	mov	r0, r7
 8005c98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9c:	89ab      	ldrh	r3, [r5, #12]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d907      	bls.n	8005cb2 <_fwalk_reent+0x3a>
 8005ca2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	d003      	beq.n	8005cb2 <_fwalk_reent+0x3a>
 8005caa:	4629      	mov	r1, r5
 8005cac:	4630      	mov	r0, r6
 8005cae:	47c0      	blx	r8
 8005cb0:	4307      	orrs	r7, r0
 8005cb2:	3568      	adds	r5, #104	; 0x68
 8005cb4:	e7e9      	b.n	8005c8a <_fwalk_reent+0x12>

08005cb6 <__retarget_lock_init_recursive>:
 8005cb6:	4770      	bx	lr

08005cb8 <__retarget_lock_acquire_recursive>:
 8005cb8:	4770      	bx	lr

08005cba <__retarget_lock_release_recursive>:
 8005cba:	4770      	bx	lr

08005cbc <__swhatbuf_r>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	460e      	mov	r6, r1
 8005cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc4:	2900      	cmp	r1, #0
 8005cc6:	b096      	sub	sp, #88	; 0x58
 8005cc8:	4614      	mov	r4, r2
 8005cca:	461d      	mov	r5, r3
 8005ccc:	da08      	bge.n	8005ce0 <__swhatbuf_r+0x24>
 8005cce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	602a      	str	r2, [r5, #0]
 8005cd6:	061a      	lsls	r2, r3, #24
 8005cd8:	d410      	bmi.n	8005cfc <__swhatbuf_r+0x40>
 8005cda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cde:	e00e      	b.n	8005cfe <__swhatbuf_r+0x42>
 8005ce0:	466a      	mov	r2, sp
 8005ce2:	f000 fc9d 	bl	8006620 <_fstat_r>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	dbf1      	blt.n	8005cce <__swhatbuf_r+0x12>
 8005cea:	9a01      	ldr	r2, [sp, #4]
 8005cec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005cf0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005cf4:	425a      	negs	r2, r3
 8005cf6:	415a      	adcs	r2, r3
 8005cf8:	602a      	str	r2, [r5, #0]
 8005cfa:	e7ee      	b.n	8005cda <__swhatbuf_r+0x1e>
 8005cfc:	2340      	movs	r3, #64	; 0x40
 8005cfe:	2000      	movs	r0, #0
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	b016      	add	sp, #88	; 0x58
 8005d04:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d08 <__smakebuf_r>:
 8005d08:	898b      	ldrh	r3, [r1, #12]
 8005d0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d0c:	079d      	lsls	r5, r3, #30
 8005d0e:	4606      	mov	r6, r0
 8005d10:	460c      	mov	r4, r1
 8005d12:	d507      	bpl.n	8005d24 <__smakebuf_r+0x1c>
 8005d14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	6123      	str	r3, [r4, #16]
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	6163      	str	r3, [r4, #20]
 8005d20:	b002      	add	sp, #8
 8005d22:	bd70      	pop	{r4, r5, r6, pc}
 8005d24:	ab01      	add	r3, sp, #4
 8005d26:	466a      	mov	r2, sp
 8005d28:	f7ff ffc8 	bl	8005cbc <__swhatbuf_r>
 8005d2c:	9900      	ldr	r1, [sp, #0]
 8005d2e:	4605      	mov	r5, r0
 8005d30:	4630      	mov	r0, r6
 8005d32:	f000 f89d 	bl	8005e70 <_malloc_r>
 8005d36:	b948      	cbnz	r0, 8005d4c <__smakebuf_r+0x44>
 8005d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d3c:	059a      	lsls	r2, r3, #22
 8005d3e:	d4ef      	bmi.n	8005d20 <__smakebuf_r+0x18>
 8005d40:	f023 0303 	bic.w	r3, r3, #3
 8005d44:	f043 0302 	orr.w	r3, r3, #2
 8005d48:	81a3      	strh	r3, [r4, #12]
 8005d4a:	e7e3      	b.n	8005d14 <__smakebuf_r+0xc>
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <__smakebuf_r+0x7c>)
 8005d4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d50:	89a3      	ldrh	r3, [r4, #12]
 8005d52:	6020      	str	r0, [r4, #0]
 8005d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d58:	81a3      	strh	r3, [r4, #12]
 8005d5a:	9b00      	ldr	r3, [sp, #0]
 8005d5c:	6163      	str	r3, [r4, #20]
 8005d5e:	9b01      	ldr	r3, [sp, #4]
 8005d60:	6120      	str	r0, [r4, #16]
 8005d62:	b15b      	cbz	r3, 8005d7c <__smakebuf_r+0x74>
 8005d64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d68:	4630      	mov	r0, r6
 8005d6a:	f000 fc6b 	bl	8006644 <_isatty_r>
 8005d6e:	b128      	cbz	r0, 8005d7c <__smakebuf_r+0x74>
 8005d70:	89a3      	ldrh	r3, [r4, #12]
 8005d72:	f023 0303 	bic.w	r3, r3, #3
 8005d76:	f043 0301 	orr.w	r3, r3, #1
 8005d7a:	81a3      	strh	r3, [r4, #12]
 8005d7c:	89a0      	ldrh	r0, [r4, #12]
 8005d7e:	4305      	orrs	r5, r0
 8005d80:	81a5      	strh	r5, [r4, #12]
 8005d82:	e7cd      	b.n	8005d20 <__smakebuf_r+0x18>
 8005d84:	08005b15 	.word	0x08005b15

08005d88 <malloc>:
 8005d88:	4b02      	ldr	r3, [pc, #8]	; (8005d94 <malloc+0xc>)
 8005d8a:	4601      	mov	r1, r0
 8005d8c:	6818      	ldr	r0, [r3, #0]
 8005d8e:	f000 b86f 	b.w	8005e70 <_malloc_r>
 8005d92:	bf00      	nop
 8005d94:	2000000c 	.word	0x2000000c

08005d98 <_free_r>:
 8005d98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d9a:	2900      	cmp	r1, #0
 8005d9c:	d044      	beq.n	8005e28 <_free_r+0x90>
 8005d9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005da2:	9001      	str	r0, [sp, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f1a1 0404 	sub.w	r4, r1, #4
 8005daa:	bfb8      	it	lt
 8005dac:	18e4      	addlt	r4, r4, r3
 8005dae:	f000 fc6b 	bl	8006688 <__malloc_lock>
 8005db2:	4a1e      	ldr	r2, [pc, #120]	; (8005e2c <_free_r+0x94>)
 8005db4:	9801      	ldr	r0, [sp, #4]
 8005db6:	6813      	ldr	r3, [r2, #0]
 8005db8:	b933      	cbnz	r3, 8005dc8 <_free_r+0x30>
 8005dba:	6063      	str	r3, [r4, #4]
 8005dbc:	6014      	str	r4, [r2, #0]
 8005dbe:	b003      	add	sp, #12
 8005dc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005dc4:	f000 bc66 	b.w	8006694 <__malloc_unlock>
 8005dc8:	42a3      	cmp	r3, r4
 8005dca:	d908      	bls.n	8005dde <_free_r+0x46>
 8005dcc:	6825      	ldr	r5, [r4, #0]
 8005dce:	1961      	adds	r1, r4, r5
 8005dd0:	428b      	cmp	r3, r1
 8005dd2:	bf01      	itttt	eq
 8005dd4:	6819      	ldreq	r1, [r3, #0]
 8005dd6:	685b      	ldreq	r3, [r3, #4]
 8005dd8:	1949      	addeq	r1, r1, r5
 8005dda:	6021      	streq	r1, [r4, #0]
 8005ddc:	e7ed      	b.n	8005dba <_free_r+0x22>
 8005dde:	461a      	mov	r2, r3
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	b10b      	cbz	r3, 8005de8 <_free_r+0x50>
 8005de4:	42a3      	cmp	r3, r4
 8005de6:	d9fa      	bls.n	8005dde <_free_r+0x46>
 8005de8:	6811      	ldr	r1, [r2, #0]
 8005dea:	1855      	adds	r5, r2, r1
 8005dec:	42a5      	cmp	r5, r4
 8005dee:	d10b      	bne.n	8005e08 <_free_r+0x70>
 8005df0:	6824      	ldr	r4, [r4, #0]
 8005df2:	4421      	add	r1, r4
 8005df4:	1854      	adds	r4, r2, r1
 8005df6:	42a3      	cmp	r3, r4
 8005df8:	6011      	str	r1, [r2, #0]
 8005dfa:	d1e0      	bne.n	8005dbe <_free_r+0x26>
 8005dfc:	681c      	ldr	r4, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	6053      	str	r3, [r2, #4]
 8005e02:	4421      	add	r1, r4
 8005e04:	6011      	str	r1, [r2, #0]
 8005e06:	e7da      	b.n	8005dbe <_free_r+0x26>
 8005e08:	d902      	bls.n	8005e10 <_free_r+0x78>
 8005e0a:	230c      	movs	r3, #12
 8005e0c:	6003      	str	r3, [r0, #0]
 8005e0e:	e7d6      	b.n	8005dbe <_free_r+0x26>
 8005e10:	6825      	ldr	r5, [r4, #0]
 8005e12:	1961      	adds	r1, r4, r5
 8005e14:	428b      	cmp	r3, r1
 8005e16:	bf04      	itt	eq
 8005e18:	6819      	ldreq	r1, [r3, #0]
 8005e1a:	685b      	ldreq	r3, [r3, #4]
 8005e1c:	6063      	str	r3, [r4, #4]
 8005e1e:	bf04      	itt	eq
 8005e20:	1949      	addeq	r1, r1, r5
 8005e22:	6021      	streq	r1, [r4, #0]
 8005e24:	6054      	str	r4, [r2, #4]
 8005e26:	e7ca      	b.n	8005dbe <_free_r+0x26>
 8005e28:	b003      	add	sp, #12
 8005e2a:	bd30      	pop	{r4, r5, pc}
 8005e2c:	2000085c 	.word	0x2000085c

08005e30 <sbrk_aligned>:
 8005e30:	b570      	push	{r4, r5, r6, lr}
 8005e32:	4e0e      	ldr	r6, [pc, #56]	; (8005e6c <sbrk_aligned+0x3c>)
 8005e34:	460c      	mov	r4, r1
 8005e36:	6831      	ldr	r1, [r6, #0]
 8005e38:	4605      	mov	r5, r0
 8005e3a:	b911      	cbnz	r1, 8005e42 <sbrk_aligned+0x12>
 8005e3c:	f000 fb7a 	bl	8006534 <_sbrk_r>
 8005e40:	6030      	str	r0, [r6, #0]
 8005e42:	4621      	mov	r1, r4
 8005e44:	4628      	mov	r0, r5
 8005e46:	f000 fb75 	bl	8006534 <_sbrk_r>
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	d00a      	beq.n	8005e64 <sbrk_aligned+0x34>
 8005e4e:	1cc4      	adds	r4, r0, #3
 8005e50:	f024 0403 	bic.w	r4, r4, #3
 8005e54:	42a0      	cmp	r0, r4
 8005e56:	d007      	beq.n	8005e68 <sbrk_aligned+0x38>
 8005e58:	1a21      	subs	r1, r4, r0
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f000 fb6a 	bl	8006534 <_sbrk_r>
 8005e60:	3001      	adds	r0, #1
 8005e62:	d101      	bne.n	8005e68 <sbrk_aligned+0x38>
 8005e64:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005e68:	4620      	mov	r0, r4
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	20000860 	.word	0x20000860

08005e70 <_malloc_r>:
 8005e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e74:	1ccd      	adds	r5, r1, #3
 8005e76:	f025 0503 	bic.w	r5, r5, #3
 8005e7a:	3508      	adds	r5, #8
 8005e7c:	2d0c      	cmp	r5, #12
 8005e7e:	bf38      	it	cc
 8005e80:	250c      	movcc	r5, #12
 8005e82:	2d00      	cmp	r5, #0
 8005e84:	4607      	mov	r7, r0
 8005e86:	db01      	blt.n	8005e8c <_malloc_r+0x1c>
 8005e88:	42a9      	cmp	r1, r5
 8005e8a:	d905      	bls.n	8005e98 <_malloc_r+0x28>
 8005e8c:	230c      	movs	r3, #12
 8005e8e:	603b      	str	r3, [r7, #0]
 8005e90:	2600      	movs	r6, #0
 8005e92:	4630      	mov	r0, r6
 8005e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e98:	4e2e      	ldr	r6, [pc, #184]	; (8005f54 <_malloc_r+0xe4>)
 8005e9a:	f000 fbf5 	bl	8006688 <__malloc_lock>
 8005e9e:	6833      	ldr	r3, [r6, #0]
 8005ea0:	461c      	mov	r4, r3
 8005ea2:	bb34      	cbnz	r4, 8005ef2 <_malloc_r+0x82>
 8005ea4:	4629      	mov	r1, r5
 8005ea6:	4638      	mov	r0, r7
 8005ea8:	f7ff ffc2 	bl	8005e30 <sbrk_aligned>
 8005eac:	1c43      	adds	r3, r0, #1
 8005eae:	4604      	mov	r4, r0
 8005eb0:	d14d      	bne.n	8005f4e <_malloc_r+0xde>
 8005eb2:	6834      	ldr	r4, [r6, #0]
 8005eb4:	4626      	mov	r6, r4
 8005eb6:	2e00      	cmp	r6, #0
 8005eb8:	d140      	bne.n	8005f3c <_malloc_r+0xcc>
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	4631      	mov	r1, r6
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	eb04 0803 	add.w	r8, r4, r3
 8005ec4:	f000 fb36 	bl	8006534 <_sbrk_r>
 8005ec8:	4580      	cmp	r8, r0
 8005eca:	d13a      	bne.n	8005f42 <_malloc_r+0xd2>
 8005ecc:	6821      	ldr	r1, [r4, #0]
 8005ece:	3503      	adds	r5, #3
 8005ed0:	1a6d      	subs	r5, r5, r1
 8005ed2:	f025 0503 	bic.w	r5, r5, #3
 8005ed6:	3508      	adds	r5, #8
 8005ed8:	2d0c      	cmp	r5, #12
 8005eda:	bf38      	it	cc
 8005edc:	250c      	movcc	r5, #12
 8005ede:	4629      	mov	r1, r5
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f7ff ffa5 	bl	8005e30 <sbrk_aligned>
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d02b      	beq.n	8005f42 <_malloc_r+0xd2>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	442b      	add	r3, r5
 8005eee:	6023      	str	r3, [r4, #0]
 8005ef0:	e00e      	b.n	8005f10 <_malloc_r+0xa0>
 8005ef2:	6822      	ldr	r2, [r4, #0]
 8005ef4:	1b52      	subs	r2, r2, r5
 8005ef6:	d41e      	bmi.n	8005f36 <_malloc_r+0xc6>
 8005ef8:	2a0b      	cmp	r2, #11
 8005efa:	d916      	bls.n	8005f2a <_malloc_r+0xba>
 8005efc:	1961      	adds	r1, r4, r5
 8005efe:	42a3      	cmp	r3, r4
 8005f00:	6025      	str	r5, [r4, #0]
 8005f02:	bf18      	it	ne
 8005f04:	6059      	strne	r1, [r3, #4]
 8005f06:	6863      	ldr	r3, [r4, #4]
 8005f08:	bf08      	it	eq
 8005f0a:	6031      	streq	r1, [r6, #0]
 8005f0c:	5162      	str	r2, [r4, r5]
 8005f0e:	604b      	str	r3, [r1, #4]
 8005f10:	4638      	mov	r0, r7
 8005f12:	f104 060b 	add.w	r6, r4, #11
 8005f16:	f000 fbbd 	bl	8006694 <__malloc_unlock>
 8005f1a:	f026 0607 	bic.w	r6, r6, #7
 8005f1e:	1d23      	adds	r3, r4, #4
 8005f20:	1af2      	subs	r2, r6, r3
 8005f22:	d0b6      	beq.n	8005e92 <_malloc_r+0x22>
 8005f24:	1b9b      	subs	r3, r3, r6
 8005f26:	50a3      	str	r3, [r4, r2]
 8005f28:	e7b3      	b.n	8005e92 <_malloc_r+0x22>
 8005f2a:	6862      	ldr	r2, [r4, #4]
 8005f2c:	42a3      	cmp	r3, r4
 8005f2e:	bf0c      	ite	eq
 8005f30:	6032      	streq	r2, [r6, #0]
 8005f32:	605a      	strne	r2, [r3, #4]
 8005f34:	e7ec      	b.n	8005f10 <_malloc_r+0xa0>
 8005f36:	4623      	mov	r3, r4
 8005f38:	6864      	ldr	r4, [r4, #4]
 8005f3a:	e7b2      	b.n	8005ea2 <_malloc_r+0x32>
 8005f3c:	4634      	mov	r4, r6
 8005f3e:	6876      	ldr	r6, [r6, #4]
 8005f40:	e7b9      	b.n	8005eb6 <_malloc_r+0x46>
 8005f42:	230c      	movs	r3, #12
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4638      	mov	r0, r7
 8005f48:	f000 fba4 	bl	8006694 <__malloc_unlock>
 8005f4c:	e7a1      	b.n	8005e92 <_malloc_r+0x22>
 8005f4e:	6025      	str	r5, [r4, #0]
 8005f50:	e7de      	b.n	8005f10 <_malloc_r+0xa0>
 8005f52:	bf00      	nop
 8005f54:	2000085c 	.word	0x2000085c

08005f58 <__sfputc_r>:
 8005f58:	6893      	ldr	r3, [r2, #8]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	b410      	push	{r4}
 8005f60:	6093      	str	r3, [r2, #8]
 8005f62:	da08      	bge.n	8005f76 <__sfputc_r+0x1e>
 8005f64:	6994      	ldr	r4, [r2, #24]
 8005f66:	42a3      	cmp	r3, r4
 8005f68:	db01      	blt.n	8005f6e <__sfputc_r+0x16>
 8005f6a:	290a      	cmp	r1, #10
 8005f6c:	d103      	bne.n	8005f76 <__sfputc_r+0x1e>
 8005f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f72:	f7ff bc29 	b.w	80057c8 <__swbuf_r>
 8005f76:	6813      	ldr	r3, [r2, #0]
 8005f78:	1c58      	adds	r0, r3, #1
 8005f7a:	6010      	str	r0, [r2, #0]
 8005f7c:	7019      	strb	r1, [r3, #0]
 8005f7e:	4608      	mov	r0, r1
 8005f80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f84:	4770      	bx	lr

08005f86 <__sfputs_r>:
 8005f86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f88:	4606      	mov	r6, r0
 8005f8a:	460f      	mov	r7, r1
 8005f8c:	4614      	mov	r4, r2
 8005f8e:	18d5      	adds	r5, r2, r3
 8005f90:	42ac      	cmp	r4, r5
 8005f92:	d101      	bne.n	8005f98 <__sfputs_r+0x12>
 8005f94:	2000      	movs	r0, #0
 8005f96:	e007      	b.n	8005fa8 <__sfputs_r+0x22>
 8005f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f9c:	463a      	mov	r2, r7
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f7ff ffda 	bl	8005f58 <__sfputc_r>
 8005fa4:	1c43      	adds	r3, r0, #1
 8005fa6:	d1f3      	bne.n	8005f90 <__sfputs_r+0xa>
 8005fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fac <_vfiprintf_r>:
 8005fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb0:	460d      	mov	r5, r1
 8005fb2:	b09d      	sub	sp, #116	; 0x74
 8005fb4:	4614      	mov	r4, r2
 8005fb6:	4698      	mov	r8, r3
 8005fb8:	4606      	mov	r6, r0
 8005fba:	b118      	cbz	r0, 8005fc4 <_vfiprintf_r+0x18>
 8005fbc:	6983      	ldr	r3, [r0, #24]
 8005fbe:	b90b      	cbnz	r3, 8005fc4 <_vfiprintf_r+0x18>
 8005fc0:	f7ff fddc 	bl	8005b7c <__sinit>
 8005fc4:	4b89      	ldr	r3, [pc, #548]	; (80061ec <_vfiprintf_r+0x240>)
 8005fc6:	429d      	cmp	r5, r3
 8005fc8:	d11b      	bne.n	8006002 <_vfiprintf_r+0x56>
 8005fca:	6875      	ldr	r5, [r6, #4]
 8005fcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fce:	07d9      	lsls	r1, r3, #31
 8005fd0:	d405      	bmi.n	8005fde <_vfiprintf_r+0x32>
 8005fd2:	89ab      	ldrh	r3, [r5, #12]
 8005fd4:	059a      	lsls	r2, r3, #22
 8005fd6:	d402      	bmi.n	8005fde <_vfiprintf_r+0x32>
 8005fd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fda:	f7ff fe6d 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8005fde:	89ab      	ldrh	r3, [r5, #12]
 8005fe0:	071b      	lsls	r3, r3, #28
 8005fe2:	d501      	bpl.n	8005fe8 <_vfiprintf_r+0x3c>
 8005fe4:	692b      	ldr	r3, [r5, #16]
 8005fe6:	b9eb      	cbnz	r3, 8006024 <_vfiprintf_r+0x78>
 8005fe8:	4629      	mov	r1, r5
 8005fea:	4630      	mov	r0, r6
 8005fec:	f7ff fc3e 	bl	800586c <__swsetup_r>
 8005ff0:	b1c0      	cbz	r0, 8006024 <_vfiprintf_r+0x78>
 8005ff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ff4:	07dc      	lsls	r4, r3, #31
 8005ff6:	d50e      	bpl.n	8006016 <_vfiprintf_r+0x6a>
 8005ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ffc:	b01d      	add	sp, #116	; 0x74
 8005ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006002:	4b7b      	ldr	r3, [pc, #492]	; (80061f0 <_vfiprintf_r+0x244>)
 8006004:	429d      	cmp	r5, r3
 8006006:	d101      	bne.n	800600c <_vfiprintf_r+0x60>
 8006008:	68b5      	ldr	r5, [r6, #8]
 800600a:	e7df      	b.n	8005fcc <_vfiprintf_r+0x20>
 800600c:	4b79      	ldr	r3, [pc, #484]	; (80061f4 <_vfiprintf_r+0x248>)
 800600e:	429d      	cmp	r5, r3
 8006010:	bf08      	it	eq
 8006012:	68f5      	ldreq	r5, [r6, #12]
 8006014:	e7da      	b.n	8005fcc <_vfiprintf_r+0x20>
 8006016:	89ab      	ldrh	r3, [r5, #12]
 8006018:	0598      	lsls	r0, r3, #22
 800601a:	d4ed      	bmi.n	8005ff8 <_vfiprintf_r+0x4c>
 800601c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800601e:	f7ff fe4c 	bl	8005cba <__retarget_lock_release_recursive>
 8006022:	e7e9      	b.n	8005ff8 <_vfiprintf_r+0x4c>
 8006024:	2300      	movs	r3, #0
 8006026:	9309      	str	r3, [sp, #36]	; 0x24
 8006028:	2320      	movs	r3, #32
 800602a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800602e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006032:	2330      	movs	r3, #48	; 0x30
 8006034:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061f8 <_vfiprintf_r+0x24c>
 8006038:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800603c:	f04f 0901 	mov.w	r9, #1
 8006040:	4623      	mov	r3, r4
 8006042:	469a      	mov	sl, r3
 8006044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006048:	b10a      	cbz	r2, 800604e <_vfiprintf_r+0xa2>
 800604a:	2a25      	cmp	r2, #37	; 0x25
 800604c:	d1f9      	bne.n	8006042 <_vfiprintf_r+0x96>
 800604e:	ebba 0b04 	subs.w	fp, sl, r4
 8006052:	d00b      	beq.n	800606c <_vfiprintf_r+0xc0>
 8006054:	465b      	mov	r3, fp
 8006056:	4622      	mov	r2, r4
 8006058:	4629      	mov	r1, r5
 800605a:	4630      	mov	r0, r6
 800605c:	f7ff ff93 	bl	8005f86 <__sfputs_r>
 8006060:	3001      	adds	r0, #1
 8006062:	f000 80aa 	beq.w	80061ba <_vfiprintf_r+0x20e>
 8006066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006068:	445a      	add	r2, fp
 800606a:	9209      	str	r2, [sp, #36]	; 0x24
 800606c:	f89a 3000 	ldrb.w	r3, [sl]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 80a2 	beq.w	80061ba <_vfiprintf_r+0x20e>
 8006076:	2300      	movs	r3, #0
 8006078:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800607c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006080:	f10a 0a01 	add.w	sl, sl, #1
 8006084:	9304      	str	r3, [sp, #16]
 8006086:	9307      	str	r3, [sp, #28]
 8006088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800608c:	931a      	str	r3, [sp, #104]	; 0x68
 800608e:	4654      	mov	r4, sl
 8006090:	2205      	movs	r2, #5
 8006092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006096:	4858      	ldr	r0, [pc, #352]	; (80061f8 <_vfiprintf_r+0x24c>)
 8006098:	f7fa f8ba 	bl	8000210 <memchr>
 800609c:	9a04      	ldr	r2, [sp, #16]
 800609e:	b9d8      	cbnz	r0, 80060d8 <_vfiprintf_r+0x12c>
 80060a0:	06d1      	lsls	r1, r2, #27
 80060a2:	bf44      	itt	mi
 80060a4:	2320      	movmi	r3, #32
 80060a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060aa:	0713      	lsls	r3, r2, #28
 80060ac:	bf44      	itt	mi
 80060ae:	232b      	movmi	r3, #43	; 0x2b
 80060b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060b4:	f89a 3000 	ldrb.w	r3, [sl]
 80060b8:	2b2a      	cmp	r3, #42	; 0x2a
 80060ba:	d015      	beq.n	80060e8 <_vfiprintf_r+0x13c>
 80060bc:	9a07      	ldr	r2, [sp, #28]
 80060be:	4654      	mov	r4, sl
 80060c0:	2000      	movs	r0, #0
 80060c2:	f04f 0c0a 	mov.w	ip, #10
 80060c6:	4621      	mov	r1, r4
 80060c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060cc:	3b30      	subs	r3, #48	; 0x30
 80060ce:	2b09      	cmp	r3, #9
 80060d0:	d94e      	bls.n	8006170 <_vfiprintf_r+0x1c4>
 80060d2:	b1b0      	cbz	r0, 8006102 <_vfiprintf_r+0x156>
 80060d4:	9207      	str	r2, [sp, #28]
 80060d6:	e014      	b.n	8006102 <_vfiprintf_r+0x156>
 80060d8:	eba0 0308 	sub.w	r3, r0, r8
 80060dc:	fa09 f303 	lsl.w	r3, r9, r3
 80060e0:	4313      	orrs	r3, r2
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	46a2      	mov	sl, r4
 80060e6:	e7d2      	b.n	800608e <_vfiprintf_r+0xe2>
 80060e8:	9b03      	ldr	r3, [sp, #12]
 80060ea:	1d19      	adds	r1, r3, #4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	9103      	str	r1, [sp, #12]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	bfbb      	ittet	lt
 80060f4:	425b      	neglt	r3, r3
 80060f6:	f042 0202 	orrlt.w	r2, r2, #2
 80060fa:	9307      	strge	r3, [sp, #28]
 80060fc:	9307      	strlt	r3, [sp, #28]
 80060fe:	bfb8      	it	lt
 8006100:	9204      	strlt	r2, [sp, #16]
 8006102:	7823      	ldrb	r3, [r4, #0]
 8006104:	2b2e      	cmp	r3, #46	; 0x2e
 8006106:	d10c      	bne.n	8006122 <_vfiprintf_r+0x176>
 8006108:	7863      	ldrb	r3, [r4, #1]
 800610a:	2b2a      	cmp	r3, #42	; 0x2a
 800610c:	d135      	bne.n	800617a <_vfiprintf_r+0x1ce>
 800610e:	9b03      	ldr	r3, [sp, #12]
 8006110:	1d1a      	adds	r2, r3, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	9203      	str	r2, [sp, #12]
 8006116:	2b00      	cmp	r3, #0
 8006118:	bfb8      	it	lt
 800611a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800611e:	3402      	adds	r4, #2
 8006120:	9305      	str	r3, [sp, #20]
 8006122:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006208 <_vfiprintf_r+0x25c>
 8006126:	7821      	ldrb	r1, [r4, #0]
 8006128:	2203      	movs	r2, #3
 800612a:	4650      	mov	r0, sl
 800612c:	f7fa f870 	bl	8000210 <memchr>
 8006130:	b140      	cbz	r0, 8006144 <_vfiprintf_r+0x198>
 8006132:	2340      	movs	r3, #64	; 0x40
 8006134:	eba0 000a 	sub.w	r0, r0, sl
 8006138:	fa03 f000 	lsl.w	r0, r3, r0
 800613c:	9b04      	ldr	r3, [sp, #16]
 800613e:	4303      	orrs	r3, r0
 8006140:	3401      	adds	r4, #1
 8006142:	9304      	str	r3, [sp, #16]
 8006144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006148:	482c      	ldr	r0, [pc, #176]	; (80061fc <_vfiprintf_r+0x250>)
 800614a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800614e:	2206      	movs	r2, #6
 8006150:	f7fa f85e 	bl	8000210 <memchr>
 8006154:	2800      	cmp	r0, #0
 8006156:	d03f      	beq.n	80061d8 <_vfiprintf_r+0x22c>
 8006158:	4b29      	ldr	r3, [pc, #164]	; (8006200 <_vfiprintf_r+0x254>)
 800615a:	bb1b      	cbnz	r3, 80061a4 <_vfiprintf_r+0x1f8>
 800615c:	9b03      	ldr	r3, [sp, #12]
 800615e:	3307      	adds	r3, #7
 8006160:	f023 0307 	bic.w	r3, r3, #7
 8006164:	3308      	adds	r3, #8
 8006166:	9303      	str	r3, [sp, #12]
 8006168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800616a:	443b      	add	r3, r7
 800616c:	9309      	str	r3, [sp, #36]	; 0x24
 800616e:	e767      	b.n	8006040 <_vfiprintf_r+0x94>
 8006170:	fb0c 3202 	mla	r2, ip, r2, r3
 8006174:	460c      	mov	r4, r1
 8006176:	2001      	movs	r0, #1
 8006178:	e7a5      	b.n	80060c6 <_vfiprintf_r+0x11a>
 800617a:	2300      	movs	r3, #0
 800617c:	3401      	adds	r4, #1
 800617e:	9305      	str	r3, [sp, #20]
 8006180:	4619      	mov	r1, r3
 8006182:	f04f 0c0a 	mov.w	ip, #10
 8006186:	4620      	mov	r0, r4
 8006188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800618c:	3a30      	subs	r2, #48	; 0x30
 800618e:	2a09      	cmp	r2, #9
 8006190:	d903      	bls.n	800619a <_vfiprintf_r+0x1ee>
 8006192:	2b00      	cmp	r3, #0
 8006194:	d0c5      	beq.n	8006122 <_vfiprintf_r+0x176>
 8006196:	9105      	str	r1, [sp, #20]
 8006198:	e7c3      	b.n	8006122 <_vfiprintf_r+0x176>
 800619a:	fb0c 2101 	mla	r1, ip, r1, r2
 800619e:	4604      	mov	r4, r0
 80061a0:	2301      	movs	r3, #1
 80061a2:	e7f0      	b.n	8006186 <_vfiprintf_r+0x1da>
 80061a4:	ab03      	add	r3, sp, #12
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	462a      	mov	r2, r5
 80061aa:	4b16      	ldr	r3, [pc, #88]	; (8006204 <_vfiprintf_r+0x258>)
 80061ac:	a904      	add	r1, sp, #16
 80061ae:	4630      	mov	r0, r6
 80061b0:	f3af 8000 	nop.w
 80061b4:	4607      	mov	r7, r0
 80061b6:	1c78      	adds	r0, r7, #1
 80061b8:	d1d6      	bne.n	8006168 <_vfiprintf_r+0x1bc>
 80061ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061bc:	07d9      	lsls	r1, r3, #31
 80061be:	d405      	bmi.n	80061cc <_vfiprintf_r+0x220>
 80061c0:	89ab      	ldrh	r3, [r5, #12]
 80061c2:	059a      	lsls	r2, r3, #22
 80061c4:	d402      	bmi.n	80061cc <_vfiprintf_r+0x220>
 80061c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061c8:	f7ff fd77 	bl	8005cba <__retarget_lock_release_recursive>
 80061cc:	89ab      	ldrh	r3, [r5, #12]
 80061ce:	065b      	lsls	r3, r3, #25
 80061d0:	f53f af12 	bmi.w	8005ff8 <_vfiprintf_r+0x4c>
 80061d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061d6:	e711      	b.n	8005ffc <_vfiprintf_r+0x50>
 80061d8:	ab03      	add	r3, sp, #12
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	462a      	mov	r2, r5
 80061de:	4b09      	ldr	r3, [pc, #36]	; (8006204 <_vfiprintf_r+0x258>)
 80061e0:	a904      	add	r1, sp, #16
 80061e2:	4630      	mov	r0, r6
 80061e4:	f000 f880 	bl	80062e8 <_printf_i>
 80061e8:	e7e4      	b.n	80061b4 <_vfiprintf_r+0x208>
 80061ea:	bf00      	nop
 80061ec:	08006b70 	.word	0x08006b70
 80061f0:	08006b90 	.word	0x08006b90
 80061f4:	08006b50 	.word	0x08006b50
 80061f8:	08006bb0 	.word	0x08006bb0
 80061fc:	08006bba 	.word	0x08006bba
 8006200:	00000000 	.word	0x00000000
 8006204:	08005f87 	.word	0x08005f87
 8006208:	08006bb6 	.word	0x08006bb6

0800620c <_printf_common>:
 800620c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006210:	4616      	mov	r6, r2
 8006212:	4699      	mov	r9, r3
 8006214:	688a      	ldr	r2, [r1, #8]
 8006216:	690b      	ldr	r3, [r1, #16]
 8006218:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800621c:	4293      	cmp	r3, r2
 800621e:	bfb8      	it	lt
 8006220:	4613      	movlt	r3, r2
 8006222:	6033      	str	r3, [r6, #0]
 8006224:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006228:	4607      	mov	r7, r0
 800622a:	460c      	mov	r4, r1
 800622c:	b10a      	cbz	r2, 8006232 <_printf_common+0x26>
 800622e:	3301      	adds	r3, #1
 8006230:	6033      	str	r3, [r6, #0]
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	0699      	lsls	r1, r3, #26
 8006236:	bf42      	ittt	mi
 8006238:	6833      	ldrmi	r3, [r6, #0]
 800623a:	3302      	addmi	r3, #2
 800623c:	6033      	strmi	r3, [r6, #0]
 800623e:	6825      	ldr	r5, [r4, #0]
 8006240:	f015 0506 	ands.w	r5, r5, #6
 8006244:	d106      	bne.n	8006254 <_printf_common+0x48>
 8006246:	f104 0a19 	add.w	sl, r4, #25
 800624a:	68e3      	ldr	r3, [r4, #12]
 800624c:	6832      	ldr	r2, [r6, #0]
 800624e:	1a9b      	subs	r3, r3, r2
 8006250:	42ab      	cmp	r3, r5
 8006252:	dc26      	bgt.n	80062a2 <_printf_common+0x96>
 8006254:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006258:	1e13      	subs	r3, r2, #0
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	bf18      	it	ne
 800625e:	2301      	movne	r3, #1
 8006260:	0692      	lsls	r2, r2, #26
 8006262:	d42b      	bmi.n	80062bc <_printf_common+0xb0>
 8006264:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006268:	4649      	mov	r1, r9
 800626a:	4638      	mov	r0, r7
 800626c:	47c0      	blx	r8
 800626e:	3001      	adds	r0, #1
 8006270:	d01e      	beq.n	80062b0 <_printf_common+0xa4>
 8006272:	6823      	ldr	r3, [r4, #0]
 8006274:	68e5      	ldr	r5, [r4, #12]
 8006276:	6832      	ldr	r2, [r6, #0]
 8006278:	f003 0306 	and.w	r3, r3, #6
 800627c:	2b04      	cmp	r3, #4
 800627e:	bf08      	it	eq
 8006280:	1aad      	subeq	r5, r5, r2
 8006282:	68a3      	ldr	r3, [r4, #8]
 8006284:	6922      	ldr	r2, [r4, #16]
 8006286:	bf0c      	ite	eq
 8006288:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800628c:	2500      	movne	r5, #0
 800628e:	4293      	cmp	r3, r2
 8006290:	bfc4      	itt	gt
 8006292:	1a9b      	subgt	r3, r3, r2
 8006294:	18ed      	addgt	r5, r5, r3
 8006296:	2600      	movs	r6, #0
 8006298:	341a      	adds	r4, #26
 800629a:	42b5      	cmp	r5, r6
 800629c:	d11a      	bne.n	80062d4 <_printf_common+0xc8>
 800629e:	2000      	movs	r0, #0
 80062a0:	e008      	b.n	80062b4 <_printf_common+0xa8>
 80062a2:	2301      	movs	r3, #1
 80062a4:	4652      	mov	r2, sl
 80062a6:	4649      	mov	r1, r9
 80062a8:	4638      	mov	r0, r7
 80062aa:	47c0      	blx	r8
 80062ac:	3001      	adds	r0, #1
 80062ae:	d103      	bne.n	80062b8 <_printf_common+0xac>
 80062b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b8:	3501      	adds	r5, #1
 80062ba:	e7c6      	b.n	800624a <_printf_common+0x3e>
 80062bc:	18e1      	adds	r1, r4, r3
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	2030      	movs	r0, #48	; 0x30
 80062c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062c6:	4422      	add	r2, r4
 80062c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062d0:	3302      	adds	r3, #2
 80062d2:	e7c7      	b.n	8006264 <_printf_common+0x58>
 80062d4:	2301      	movs	r3, #1
 80062d6:	4622      	mov	r2, r4
 80062d8:	4649      	mov	r1, r9
 80062da:	4638      	mov	r0, r7
 80062dc:	47c0      	blx	r8
 80062de:	3001      	adds	r0, #1
 80062e0:	d0e6      	beq.n	80062b0 <_printf_common+0xa4>
 80062e2:	3601      	adds	r6, #1
 80062e4:	e7d9      	b.n	800629a <_printf_common+0x8e>
	...

080062e8 <_printf_i>:
 80062e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062ec:	7e0f      	ldrb	r7, [r1, #24]
 80062ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062f0:	2f78      	cmp	r7, #120	; 0x78
 80062f2:	4691      	mov	r9, r2
 80062f4:	4680      	mov	r8, r0
 80062f6:	460c      	mov	r4, r1
 80062f8:	469a      	mov	sl, r3
 80062fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062fe:	d807      	bhi.n	8006310 <_printf_i+0x28>
 8006300:	2f62      	cmp	r7, #98	; 0x62
 8006302:	d80a      	bhi.n	800631a <_printf_i+0x32>
 8006304:	2f00      	cmp	r7, #0
 8006306:	f000 80d8 	beq.w	80064ba <_printf_i+0x1d2>
 800630a:	2f58      	cmp	r7, #88	; 0x58
 800630c:	f000 80a3 	beq.w	8006456 <_printf_i+0x16e>
 8006310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006314:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006318:	e03a      	b.n	8006390 <_printf_i+0xa8>
 800631a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800631e:	2b15      	cmp	r3, #21
 8006320:	d8f6      	bhi.n	8006310 <_printf_i+0x28>
 8006322:	a101      	add	r1, pc, #4	; (adr r1, 8006328 <_printf_i+0x40>)
 8006324:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006328:	08006381 	.word	0x08006381
 800632c:	08006395 	.word	0x08006395
 8006330:	08006311 	.word	0x08006311
 8006334:	08006311 	.word	0x08006311
 8006338:	08006311 	.word	0x08006311
 800633c:	08006311 	.word	0x08006311
 8006340:	08006395 	.word	0x08006395
 8006344:	08006311 	.word	0x08006311
 8006348:	08006311 	.word	0x08006311
 800634c:	08006311 	.word	0x08006311
 8006350:	08006311 	.word	0x08006311
 8006354:	080064a1 	.word	0x080064a1
 8006358:	080063c5 	.word	0x080063c5
 800635c:	08006483 	.word	0x08006483
 8006360:	08006311 	.word	0x08006311
 8006364:	08006311 	.word	0x08006311
 8006368:	080064c3 	.word	0x080064c3
 800636c:	08006311 	.word	0x08006311
 8006370:	080063c5 	.word	0x080063c5
 8006374:	08006311 	.word	0x08006311
 8006378:	08006311 	.word	0x08006311
 800637c:	0800648b 	.word	0x0800648b
 8006380:	682b      	ldr	r3, [r5, #0]
 8006382:	1d1a      	adds	r2, r3, #4
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	602a      	str	r2, [r5, #0]
 8006388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800638c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006390:	2301      	movs	r3, #1
 8006392:	e0a3      	b.n	80064dc <_printf_i+0x1f4>
 8006394:	6820      	ldr	r0, [r4, #0]
 8006396:	6829      	ldr	r1, [r5, #0]
 8006398:	0606      	lsls	r6, r0, #24
 800639a:	f101 0304 	add.w	r3, r1, #4
 800639e:	d50a      	bpl.n	80063b6 <_printf_i+0xce>
 80063a0:	680e      	ldr	r6, [r1, #0]
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	2e00      	cmp	r6, #0
 80063a6:	da03      	bge.n	80063b0 <_printf_i+0xc8>
 80063a8:	232d      	movs	r3, #45	; 0x2d
 80063aa:	4276      	negs	r6, r6
 80063ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063b0:	485e      	ldr	r0, [pc, #376]	; (800652c <_printf_i+0x244>)
 80063b2:	230a      	movs	r3, #10
 80063b4:	e019      	b.n	80063ea <_printf_i+0x102>
 80063b6:	680e      	ldr	r6, [r1, #0]
 80063b8:	602b      	str	r3, [r5, #0]
 80063ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063be:	bf18      	it	ne
 80063c0:	b236      	sxthne	r6, r6
 80063c2:	e7ef      	b.n	80063a4 <_printf_i+0xbc>
 80063c4:	682b      	ldr	r3, [r5, #0]
 80063c6:	6820      	ldr	r0, [r4, #0]
 80063c8:	1d19      	adds	r1, r3, #4
 80063ca:	6029      	str	r1, [r5, #0]
 80063cc:	0601      	lsls	r1, r0, #24
 80063ce:	d501      	bpl.n	80063d4 <_printf_i+0xec>
 80063d0:	681e      	ldr	r6, [r3, #0]
 80063d2:	e002      	b.n	80063da <_printf_i+0xf2>
 80063d4:	0646      	lsls	r6, r0, #25
 80063d6:	d5fb      	bpl.n	80063d0 <_printf_i+0xe8>
 80063d8:	881e      	ldrh	r6, [r3, #0]
 80063da:	4854      	ldr	r0, [pc, #336]	; (800652c <_printf_i+0x244>)
 80063dc:	2f6f      	cmp	r7, #111	; 0x6f
 80063de:	bf0c      	ite	eq
 80063e0:	2308      	moveq	r3, #8
 80063e2:	230a      	movne	r3, #10
 80063e4:	2100      	movs	r1, #0
 80063e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063ea:	6865      	ldr	r5, [r4, #4]
 80063ec:	60a5      	str	r5, [r4, #8]
 80063ee:	2d00      	cmp	r5, #0
 80063f0:	bfa2      	ittt	ge
 80063f2:	6821      	ldrge	r1, [r4, #0]
 80063f4:	f021 0104 	bicge.w	r1, r1, #4
 80063f8:	6021      	strge	r1, [r4, #0]
 80063fa:	b90e      	cbnz	r6, 8006400 <_printf_i+0x118>
 80063fc:	2d00      	cmp	r5, #0
 80063fe:	d04d      	beq.n	800649c <_printf_i+0x1b4>
 8006400:	4615      	mov	r5, r2
 8006402:	fbb6 f1f3 	udiv	r1, r6, r3
 8006406:	fb03 6711 	mls	r7, r3, r1, r6
 800640a:	5dc7      	ldrb	r7, [r0, r7]
 800640c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006410:	4637      	mov	r7, r6
 8006412:	42bb      	cmp	r3, r7
 8006414:	460e      	mov	r6, r1
 8006416:	d9f4      	bls.n	8006402 <_printf_i+0x11a>
 8006418:	2b08      	cmp	r3, #8
 800641a:	d10b      	bne.n	8006434 <_printf_i+0x14c>
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	07de      	lsls	r6, r3, #31
 8006420:	d508      	bpl.n	8006434 <_printf_i+0x14c>
 8006422:	6923      	ldr	r3, [r4, #16]
 8006424:	6861      	ldr	r1, [r4, #4]
 8006426:	4299      	cmp	r1, r3
 8006428:	bfde      	ittt	le
 800642a:	2330      	movle	r3, #48	; 0x30
 800642c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006430:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006434:	1b52      	subs	r2, r2, r5
 8006436:	6122      	str	r2, [r4, #16]
 8006438:	f8cd a000 	str.w	sl, [sp]
 800643c:	464b      	mov	r3, r9
 800643e:	aa03      	add	r2, sp, #12
 8006440:	4621      	mov	r1, r4
 8006442:	4640      	mov	r0, r8
 8006444:	f7ff fee2 	bl	800620c <_printf_common>
 8006448:	3001      	adds	r0, #1
 800644a:	d14c      	bne.n	80064e6 <_printf_i+0x1fe>
 800644c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006450:	b004      	add	sp, #16
 8006452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006456:	4835      	ldr	r0, [pc, #212]	; (800652c <_printf_i+0x244>)
 8006458:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800645c:	6829      	ldr	r1, [r5, #0]
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	f851 6b04 	ldr.w	r6, [r1], #4
 8006464:	6029      	str	r1, [r5, #0]
 8006466:	061d      	lsls	r5, r3, #24
 8006468:	d514      	bpl.n	8006494 <_printf_i+0x1ac>
 800646a:	07df      	lsls	r7, r3, #31
 800646c:	bf44      	itt	mi
 800646e:	f043 0320 	orrmi.w	r3, r3, #32
 8006472:	6023      	strmi	r3, [r4, #0]
 8006474:	b91e      	cbnz	r6, 800647e <_printf_i+0x196>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	f023 0320 	bic.w	r3, r3, #32
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	2310      	movs	r3, #16
 8006480:	e7b0      	b.n	80063e4 <_printf_i+0xfc>
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	f043 0320 	orr.w	r3, r3, #32
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	2378      	movs	r3, #120	; 0x78
 800648c:	4828      	ldr	r0, [pc, #160]	; (8006530 <_printf_i+0x248>)
 800648e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006492:	e7e3      	b.n	800645c <_printf_i+0x174>
 8006494:	0659      	lsls	r1, r3, #25
 8006496:	bf48      	it	mi
 8006498:	b2b6      	uxthmi	r6, r6
 800649a:	e7e6      	b.n	800646a <_printf_i+0x182>
 800649c:	4615      	mov	r5, r2
 800649e:	e7bb      	b.n	8006418 <_printf_i+0x130>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	6826      	ldr	r6, [r4, #0]
 80064a4:	6961      	ldr	r1, [r4, #20]
 80064a6:	1d18      	adds	r0, r3, #4
 80064a8:	6028      	str	r0, [r5, #0]
 80064aa:	0635      	lsls	r5, r6, #24
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	d501      	bpl.n	80064b4 <_printf_i+0x1cc>
 80064b0:	6019      	str	r1, [r3, #0]
 80064b2:	e002      	b.n	80064ba <_printf_i+0x1d2>
 80064b4:	0670      	lsls	r0, r6, #25
 80064b6:	d5fb      	bpl.n	80064b0 <_printf_i+0x1c8>
 80064b8:	8019      	strh	r1, [r3, #0]
 80064ba:	2300      	movs	r3, #0
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	4615      	mov	r5, r2
 80064c0:	e7ba      	b.n	8006438 <_printf_i+0x150>
 80064c2:	682b      	ldr	r3, [r5, #0]
 80064c4:	1d1a      	adds	r2, r3, #4
 80064c6:	602a      	str	r2, [r5, #0]
 80064c8:	681d      	ldr	r5, [r3, #0]
 80064ca:	6862      	ldr	r2, [r4, #4]
 80064cc:	2100      	movs	r1, #0
 80064ce:	4628      	mov	r0, r5
 80064d0:	f7f9 fe9e 	bl	8000210 <memchr>
 80064d4:	b108      	cbz	r0, 80064da <_printf_i+0x1f2>
 80064d6:	1b40      	subs	r0, r0, r5
 80064d8:	6060      	str	r0, [r4, #4]
 80064da:	6863      	ldr	r3, [r4, #4]
 80064dc:	6123      	str	r3, [r4, #16]
 80064de:	2300      	movs	r3, #0
 80064e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064e4:	e7a8      	b.n	8006438 <_printf_i+0x150>
 80064e6:	6923      	ldr	r3, [r4, #16]
 80064e8:	462a      	mov	r2, r5
 80064ea:	4649      	mov	r1, r9
 80064ec:	4640      	mov	r0, r8
 80064ee:	47d0      	blx	sl
 80064f0:	3001      	adds	r0, #1
 80064f2:	d0ab      	beq.n	800644c <_printf_i+0x164>
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	079b      	lsls	r3, r3, #30
 80064f8:	d413      	bmi.n	8006522 <_printf_i+0x23a>
 80064fa:	68e0      	ldr	r0, [r4, #12]
 80064fc:	9b03      	ldr	r3, [sp, #12]
 80064fe:	4298      	cmp	r0, r3
 8006500:	bfb8      	it	lt
 8006502:	4618      	movlt	r0, r3
 8006504:	e7a4      	b.n	8006450 <_printf_i+0x168>
 8006506:	2301      	movs	r3, #1
 8006508:	4632      	mov	r2, r6
 800650a:	4649      	mov	r1, r9
 800650c:	4640      	mov	r0, r8
 800650e:	47d0      	blx	sl
 8006510:	3001      	adds	r0, #1
 8006512:	d09b      	beq.n	800644c <_printf_i+0x164>
 8006514:	3501      	adds	r5, #1
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	9903      	ldr	r1, [sp, #12]
 800651a:	1a5b      	subs	r3, r3, r1
 800651c:	42ab      	cmp	r3, r5
 800651e:	dcf2      	bgt.n	8006506 <_printf_i+0x21e>
 8006520:	e7eb      	b.n	80064fa <_printf_i+0x212>
 8006522:	2500      	movs	r5, #0
 8006524:	f104 0619 	add.w	r6, r4, #25
 8006528:	e7f5      	b.n	8006516 <_printf_i+0x22e>
 800652a:	bf00      	nop
 800652c:	08006bc1 	.word	0x08006bc1
 8006530:	08006bd2 	.word	0x08006bd2

08006534 <_sbrk_r>:
 8006534:	b538      	push	{r3, r4, r5, lr}
 8006536:	4d06      	ldr	r5, [pc, #24]	; (8006550 <_sbrk_r+0x1c>)
 8006538:	2300      	movs	r3, #0
 800653a:	4604      	mov	r4, r0
 800653c:	4608      	mov	r0, r1
 800653e:	602b      	str	r3, [r5, #0]
 8006540:	f7fb f830 	bl	80015a4 <_sbrk>
 8006544:	1c43      	adds	r3, r0, #1
 8006546:	d102      	bne.n	800654e <_sbrk_r+0x1a>
 8006548:	682b      	ldr	r3, [r5, #0]
 800654a:	b103      	cbz	r3, 800654e <_sbrk_r+0x1a>
 800654c:	6023      	str	r3, [r4, #0]
 800654e:	bd38      	pop	{r3, r4, r5, pc}
 8006550:	20000864 	.word	0x20000864

08006554 <__sread>:
 8006554:	b510      	push	{r4, lr}
 8006556:	460c      	mov	r4, r1
 8006558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800655c:	f000 f8a0 	bl	80066a0 <_read_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	bfab      	itete	ge
 8006564:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006566:	89a3      	ldrhlt	r3, [r4, #12]
 8006568:	181b      	addge	r3, r3, r0
 800656a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800656e:	bfac      	ite	ge
 8006570:	6563      	strge	r3, [r4, #84]	; 0x54
 8006572:	81a3      	strhlt	r3, [r4, #12]
 8006574:	bd10      	pop	{r4, pc}

08006576 <__swrite>:
 8006576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800657a:	461f      	mov	r7, r3
 800657c:	898b      	ldrh	r3, [r1, #12]
 800657e:	05db      	lsls	r3, r3, #23
 8006580:	4605      	mov	r5, r0
 8006582:	460c      	mov	r4, r1
 8006584:	4616      	mov	r6, r2
 8006586:	d505      	bpl.n	8006594 <__swrite+0x1e>
 8006588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800658c:	2302      	movs	r3, #2
 800658e:	2200      	movs	r2, #0
 8006590:	f000 f868 	bl	8006664 <_lseek_r>
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800659a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800659e:	81a3      	strh	r3, [r4, #12]
 80065a0:	4632      	mov	r2, r6
 80065a2:	463b      	mov	r3, r7
 80065a4:	4628      	mov	r0, r5
 80065a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065aa:	f000 b817 	b.w	80065dc <_write_r>

080065ae <__sseek>:
 80065ae:	b510      	push	{r4, lr}
 80065b0:	460c      	mov	r4, r1
 80065b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b6:	f000 f855 	bl	8006664 <_lseek_r>
 80065ba:	1c43      	adds	r3, r0, #1
 80065bc:	89a3      	ldrh	r3, [r4, #12]
 80065be:	bf15      	itete	ne
 80065c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80065c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065ca:	81a3      	strheq	r3, [r4, #12]
 80065cc:	bf18      	it	ne
 80065ce:	81a3      	strhne	r3, [r4, #12]
 80065d0:	bd10      	pop	{r4, pc}

080065d2 <__sclose>:
 80065d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d6:	f000 b813 	b.w	8006600 <_close_r>
	...

080065dc <_write_r>:
 80065dc:	b538      	push	{r3, r4, r5, lr}
 80065de:	4d07      	ldr	r5, [pc, #28]	; (80065fc <_write_r+0x20>)
 80065e0:	4604      	mov	r4, r0
 80065e2:	4608      	mov	r0, r1
 80065e4:	4611      	mov	r1, r2
 80065e6:	2200      	movs	r2, #0
 80065e8:	602a      	str	r2, [r5, #0]
 80065ea:	461a      	mov	r2, r3
 80065ec:	f7fa fe38 	bl	8001260 <_write>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	d102      	bne.n	80065fa <_write_r+0x1e>
 80065f4:	682b      	ldr	r3, [r5, #0]
 80065f6:	b103      	cbz	r3, 80065fa <_write_r+0x1e>
 80065f8:	6023      	str	r3, [r4, #0]
 80065fa:	bd38      	pop	{r3, r4, r5, pc}
 80065fc:	20000864 	.word	0x20000864

08006600 <_close_r>:
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	4d06      	ldr	r5, [pc, #24]	; (800661c <_close_r+0x1c>)
 8006604:	2300      	movs	r3, #0
 8006606:	4604      	mov	r4, r0
 8006608:	4608      	mov	r0, r1
 800660a:	602b      	str	r3, [r5, #0]
 800660c:	f7fa ff95 	bl	800153a <_close>
 8006610:	1c43      	adds	r3, r0, #1
 8006612:	d102      	bne.n	800661a <_close_r+0x1a>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	b103      	cbz	r3, 800661a <_close_r+0x1a>
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	bd38      	pop	{r3, r4, r5, pc}
 800661c:	20000864 	.word	0x20000864

08006620 <_fstat_r>:
 8006620:	b538      	push	{r3, r4, r5, lr}
 8006622:	4d07      	ldr	r5, [pc, #28]	; (8006640 <_fstat_r+0x20>)
 8006624:	2300      	movs	r3, #0
 8006626:	4604      	mov	r4, r0
 8006628:	4608      	mov	r0, r1
 800662a:	4611      	mov	r1, r2
 800662c:	602b      	str	r3, [r5, #0]
 800662e:	f7fa ff90 	bl	8001552 <_fstat>
 8006632:	1c43      	adds	r3, r0, #1
 8006634:	d102      	bne.n	800663c <_fstat_r+0x1c>
 8006636:	682b      	ldr	r3, [r5, #0]
 8006638:	b103      	cbz	r3, 800663c <_fstat_r+0x1c>
 800663a:	6023      	str	r3, [r4, #0]
 800663c:	bd38      	pop	{r3, r4, r5, pc}
 800663e:	bf00      	nop
 8006640:	20000864 	.word	0x20000864

08006644 <_isatty_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d06      	ldr	r5, [pc, #24]	; (8006660 <_isatty_r+0x1c>)
 8006648:	2300      	movs	r3, #0
 800664a:	4604      	mov	r4, r0
 800664c:	4608      	mov	r0, r1
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	f7fa ff8f 	bl	8001572 <_isatty>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_isatty_r+0x1a>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_isatty_r+0x1a>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	20000864 	.word	0x20000864

08006664 <_lseek_r>:
 8006664:	b538      	push	{r3, r4, r5, lr}
 8006666:	4d07      	ldr	r5, [pc, #28]	; (8006684 <_lseek_r+0x20>)
 8006668:	4604      	mov	r4, r0
 800666a:	4608      	mov	r0, r1
 800666c:	4611      	mov	r1, r2
 800666e:	2200      	movs	r2, #0
 8006670:	602a      	str	r2, [r5, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	f7fa ff88 	bl	8001588 <_lseek>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d102      	bne.n	8006682 <_lseek_r+0x1e>
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	b103      	cbz	r3, 8006682 <_lseek_r+0x1e>
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	bd38      	pop	{r3, r4, r5, pc}
 8006684:	20000864 	.word	0x20000864

08006688 <__malloc_lock>:
 8006688:	4801      	ldr	r0, [pc, #4]	; (8006690 <__malloc_lock+0x8>)
 800668a:	f7ff bb15 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 800668e:	bf00      	nop
 8006690:	20000858 	.word	0x20000858

08006694 <__malloc_unlock>:
 8006694:	4801      	ldr	r0, [pc, #4]	; (800669c <__malloc_unlock+0x8>)
 8006696:	f7ff bb10 	b.w	8005cba <__retarget_lock_release_recursive>
 800669a:	bf00      	nop
 800669c:	20000858 	.word	0x20000858

080066a0 <_read_r>:
 80066a0:	b538      	push	{r3, r4, r5, lr}
 80066a2:	4d07      	ldr	r5, [pc, #28]	; (80066c0 <_read_r+0x20>)
 80066a4:	4604      	mov	r4, r0
 80066a6:	4608      	mov	r0, r1
 80066a8:	4611      	mov	r1, r2
 80066aa:	2200      	movs	r2, #0
 80066ac:	602a      	str	r2, [r5, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	f7fa ff26 	bl	8001500 <_read>
 80066b4:	1c43      	adds	r3, r0, #1
 80066b6:	d102      	bne.n	80066be <_read_r+0x1e>
 80066b8:	682b      	ldr	r3, [r5, #0]
 80066ba:	b103      	cbz	r3, 80066be <_read_r+0x1e>
 80066bc:	6023      	str	r3, [r4, #0]
 80066be:	bd38      	pop	{r3, r4, r5, pc}
 80066c0:	20000864 	.word	0x20000864

080066c4 <_init>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	bf00      	nop
 80066c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ca:	bc08      	pop	{r3}
 80066cc:	469e      	mov	lr, r3
 80066ce:	4770      	bx	lr

080066d0 <_fini>:
 80066d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d2:	bf00      	nop
 80066d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066d6:	bc08      	pop	{r3}
 80066d8:	469e      	mov	lr, r3
 80066da:	4770      	bx	lr
