Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec 17 17:13:19 2023
| Host         : MIR-ThinkPad running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file risc_soc_synth_timing_summary_routed.rpt -pb risc_soc_synth_timing_summary_routed.pb -rpx risc_soc_synth_timing_summary_routed.rpx
| Design       : risc_soc_synth
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.060        0.000                      0                  550        0.088        0.000                      0                  550        0.850        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.100}        4.200           238.095         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.060        0.000                      0                  534        0.088        0.000                      0                  534        0.850        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.495        0.000                      0                   16        0.991        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.702ns (66.372%)  route 1.369ns (33.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 8.668 - 4.200 ) 
    Source Clock Delay      (SCD):    5.025ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.694     5.025    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.479 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=2, routed)           0.954     8.433    RISC_PL/DU/DEPR/douta[15]
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.557 r  RISC_PL/DU/DEPR/id_ex_reg[55]_i_2/O
                         net (fo=2, routed)           0.415     8.972    RISC_PL/DU/DEPR/li_lw[15]
    SLICE_X33Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.096 r  RISC_PL/DU/DEPR/id_ex_reg[55]_i_1/O
                         net (fo=1, routed)           0.000     9.096    RISC_PL/DU/DEPR/id_rs2_data_ex[15]
    SLICE_X33Y57         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.481     8.668    RISC_PL/DU/DEPR/CLK
    SLICE_X33Y57         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[55]/C
                         clock pessimism              0.492     9.159    
                         clock uncertainty           -0.035     9.124    
    SLICE_X33Y57         FDCE (Setup_fdce_C_D)        0.032     9.156    RISC_PL/DU/DEPR/id_ex_reg_reg[55]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.702ns (66.369%)  route 1.369ns (33.631%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.669 - 4.200 ) 
    Source Clock Delay      (SCD):    5.025ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.694     5.025    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.479 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=2, routed)           0.954     8.433    RISC_PL/DU/DEPR/douta[15]
    SLICE_X32Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.557 r  RISC_PL/DU/DEPR/id_ex_reg[55]_i_2/O
                         net (fo=2, routed)           0.415     8.972    RISC_PL/DU/DEPR/li_lw[15]
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.124     9.096 r  RISC_PL/DU/DEPR/id_ex_reg[39]_i_1/O
                         net (fo=1, routed)           0.000     9.096    RISC_PL/DU/DEPR/id_rs1_data_ex[15]
    SLICE_X33Y54         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.482     8.669    RISC_PL/DU/DEPR/CLK
    SLICE_X33Y54         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[39]/C
                         clock pessimism              0.492     9.160    
                         clock uncertainty           -0.035     9.125    
    SLICE_X33Y54         FDCE (Setup_fdce_C_D)        0.032     9.157    RISC_PL/DU/DEPR/id_ex_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 RISC_PL/DU/DEPR/id_ex_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.065ns (51.340%)  route 1.957ns (48.660%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.669 - 4.200 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.655     4.985    RISC_PL/DU/DEPR/CLK
    SLICE_X34Y55         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     5.503 r  RISC_PL/DU/DEPR/id_ex_reg_reg[41]/Q
                         net (fo=4, routed)           0.828     6.331    RISC_PL/DU/DEPR/Q[25]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.455 r  RISC_PL/DU/DEPR/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.455    RISC_PL/DU/EXU/ALU/S[1]
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 r  RISC_PL/DU/EXU/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    RISC_PL/DU/EXU/ALU/_inferred__0/i__carry_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  RISC_PL/DU/EXU/ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.119    RISC_PL/DU/EXU/ALU/_inferred__0/i__carry__0_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  RISC_PL/DU/EXU/ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.233    RISC_PL/DU/EXU/ALU/_inferred__0/i__carry__1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  RISC_PL/DU/EXU/ALU/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.354     7.809    RISC_PL/DU/DEPR/data0[12]
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.299     8.108 r  RISC_PL/DU/DEPR/id_ex_reg[52]_i_3/O
                         net (fo=3, routed)           0.776     8.884    RISC_PL/DU/DEPR/EXU/ALU/rslt_r__99[12]
    SLICE_X33Y56         LUT5 (Prop_lut5_I2_O)        0.124     9.008 r  RISC_PL/DU/DEPR/id_ex_reg[52]_i_1/O
                         net (fo=1, routed)           0.000     9.008    RISC_PL/DU/DEPR/id_rs2_data_ex[12]
    SLICE_X33Y56         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.482     8.669    RISC_PL/DU/DEPR/CLK
    SLICE_X33Y56         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[52]/C
                         clock pessimism              0.458     9.126    
                         clock uncertainty           -0.035     9.091    
    SLICE_X33Y56         FDCE (Setup_fdce_C_D)        0.032     9.123    RISC_PL/DU/DEPR/id_ex_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 2.702ns (66.670%)  route 1.351ns (33.330%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.692     5.023    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.477 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.814     8.291    RISC_PL/DU/DEPR/douta[4]
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     8.415 r  RISC_PL/DU/DEPR/id_ex_reg[44]_i_2/O
                         net (fo=2, routed)           0.537     8.952    RISC_PL/DU/DEPR/li_lw[4]
    SLICE_X32Y65         LUT5 (Prop_lut5_I0_O)        0.124     9.076 r  RISC_PL/DU/DEPR/id_ex_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     9.076    RISC_PL/DU/DEPR/id_rs2_data_ex[4]
    SLICE_X32Y65         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/DEPR/CLK
    SLICE_X32Y65         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[44]/C
                         clock pessimism              0.492     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X32Y65         FDCE (Setup_fdce_C_D)        0.079     9.198    RISC_PL/DU/DEPR/id_ex_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 2.702ns (66.818%)  route 1.342ns (33.182%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.692     5.023    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.477 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.814     8.291    RISC_PL/DU/DEPR/douta[4]
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     8.415 r  RISC_PL/DU/DEPR/id_ex_reg[44]_i_2/O
                         net (fo=2, routed)           0.528     8.943    RISC_PL/DU/DEPR/li_lw[4]
    SLICE_X32Y65         LUT5 (Prop_lut5_I0_O)        0.124     9.067 r  RISC_PL/DU/DEPR/id_ex_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     9.067    RISC_PL/DU/DEPR/id_rs1_data_ex[4]
    SLICE_X32Y65         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/DEPR/CLK
    SLICE_X32Y65         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[28]/C
                         clock pessimism              0.492     9.154    
                         clock uncertainty           -0.035     9.119    
    SLICE_X32Y65         FDCE (Setup_fdce_C_D)        0.079     9.198    RISC_PL/DU/DEPR/id_ex_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 2.702ns (68.550%)  route 1.240ns (31.450%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 8.668 - 4.200 ) 
    Source Clock Delay      (SCD):    5.025ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.694     5.025    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.479 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=2, routed)           0.707     8.186    RISC_PL/DU/DEPR/douta[10]
    SLICE_X34Y60         LUT3 (Prop_lut3_I0_O)        0.124     8.310 r  RISC_PL/DU/DEPR/id_ex_reg[50]_i_2/O
                         net (fo=2, routed)           0.533     8.843    RISC_PL/DU/DEPR/li_lw[10]
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  RISC_PL/DU/DEPR/id_ex_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     8.967    RISC_PL/DU/DEPR/id_rs1_data_ex[10]
    SLICE_X35Y59         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.481     8.668    RISC_PL/DU/DEPR/CLK
    SLICE_X35Y59         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[34]/C
                         clock pessimism              0.458     9.125    
                         clock uncertainty           -0.035     9.090    
    SLICE_X35Y59         FDCE (Setup_fdce_C_D)        0.029     9.119    RISC_PL/DU/DEPR/id_ex_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/DEPR/id_ex_reg_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 2.702ns (68.669%)  route 1.233ns (31.331%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.667 - 4.200 ) 
    Source Clock Delay      (SCD):    5.025ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.694     5.025    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.479 r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           0.715     8.194    RISC_PL/DU/DEPR/douta[13]
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.124     8.318 r  RISC_PL/DU/DEPR/id_ex_reg[53]_i_2/O
                         net (fo=2, routed)           0.518     8.836    RISC_PL/DU/DEPR/li_lw[13]
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  RISC_PL/DU/DEPR/id_ex_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     8.960    RISC_PL/DU/DEPR/id_rs2_data_ex[13]
    SLICE_X35Y61         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.480     8.667    RISC_PL/DU/DEPR/CLK
    SLICE_X35Y61         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[53]/C
                         clock pessimism              0.458     9.124    
                         clock uncertainty           -0.035     9.089    
    SLICE_X35Y61         FDCE (Setup_fdce_C_D)        0.029     9.118    RISC_PL/DU/DEPR/id_ex_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/IR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.014ns (27.093%)  route 2.729ns (72.907%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.643     4.973    RISC_PL/DU/IFU/CLK
    SLICE_X34Y69         FDCE                                         r  RISC_PL/DU/IFU/IR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.518     5.491 r  RISC_PL/DU/IFU/IR_reg[8]/Q
                         net (fo=8, routed)           0.857     6.348    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRB0
    SLICE_X34Y68         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.472 r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.593     7.066    RISC_PL/DU/EWPR/rs_less_zero0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  RISC_PL/DU/EWPR/PC[15]_i_11/O
                         net (fo=1, routed)           0.303     7.493    RISC_PL/DU/DEPR/rs_less_zero
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.617 r  RISC_PL/DU/DEPR/PC[15]_i_4/O
                         net (fo=1, routed)           0.306     7.923    RISC_PL/DU/EWPR/pc_load1
    SLICE_X34Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  RISC_PL/DU/EWPR/PC[15]_i_1/O
                         net (fo=16, routed)          0.669     8.716    RISC_PL/DU/IFU/PC_reg[15]_1[0]
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[11]/C
                         clock pessimism              0.458     9.116    
                         clock uncertainty           -0.035     9.081    
    SLICE_X33Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.876    RISC_PL/DU/IFU/PC_reg[11]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/IR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.014ns (27.093%)  route 2.729ns (72.907%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.643     4.973    RISC_PL/DU/IFU/CLK
    SLICE_X34Y69         FDCE                                         r  RISC_PL/DU/IFU/IR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.518     5.491 r  RISC_PL/DU/IFU/IR_reg[8]/Q
                         net (fo=8, routed)           0.857     6.348    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRB0
    SLICE_X34Y68         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.472 r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.593     7.066    RISC_PL/DU/EWPR/rs_less_zero0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  RISC_PL/DU/EWPR/PC[15]_i_11/O
                         net (fo=1, routed)           0.303     7.493    RISC_PL/DU/DEPR/rs_less_zero
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.617 r  RISC_PL/DU/DEPR/PC[15]_i_4/O
                         net (fo=1, routed)           0.306     7.923    RISC_PL/DU/EWPR/pc_load1
    SLICE_X34Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  RISC_PL/DU/EWPR/PC[15]_i_1/O
                         net (fo=16, routed)          0.669     8.716    RISC_PL/DU/IFU/PC_reg[15]_1[0]
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[12]/C
                         clock pessimism              0.458     9.116    
                         clock uncertainty           -0.035     9.081    
    SLICE_X33Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.876    RISC_PL/DU/IFU/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/IR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.014ns (27.093%)  route 2.729ns (72.907%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.643     4.973    RISC_PL/DU/IFU/CLK
    SLICE_X34Y69         FDCE                                         r  RISC_PL/DU/IFU/IR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.518     5.491 r  RISC_PL/DU/IFU/IR_reg[8]/Q
                         net (fo=8, routed)           0.857     6.348    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRB0
    SLICE_X34Y68         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.472 r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.593     7.066    RISC_PL/DU/EWPR/rs_less_zero0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  RISC_PL/DU/EWPR/PC[15]_i_11/O
                         net (fo=1, routed)           0.303     7.493    RISC_PL/DU/DEPR/rs_less_zero
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.617 r  RISC_PL/DU/DEPR/PC[15]_i_4/O
                         net (fo=1, routed)           0.306     7.923    RISC_PL/DU/EWPR/pc_load1
    SLICE_X34Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.047 r  RISC_PL/DU/EWPR/PC[15]_i_1/O
                         net (fo=16, routed)          0.669     8.716    RISC_PL/DU/IFU/PC_reg[15]_1[0]
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[15]/C
                         clock pessimism              0.458     9.116    
                         clock uncertainty           -0.035     9.081    
    SLICE_X33Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.876    RISC_PL/DU/IFU/PC_reg[15]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RISC_PL/DU/DEPR/id_ex_reg_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.174%)  route 0.277ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.556     1.531    RISC_PL/DU/DEPR/CLK
    SLICE_X32Y65         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.164     1.695 r  RISC_PL/DU/DEPR/id_ex_reg_reg[44]/Q
                         net (fo=4, routed)           0.277     1.972    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     2.089    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.589    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.885    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMD32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMS32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMS32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.975%)  route 0.280ns (63.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/EWPR/CLK
    SLICE_X34Y67         FDCE                                         r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  RISC_PL/DU/EWPR/ex_wb_reg_reg[5]/Q
                         net (fo=59, routed)          0.280     1.973    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/ADDRD1
    SLICE_X34Y68         RAMS32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.818     2.042    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/WCLK
    SLICE_X34Y68         RAMS32                                       r  RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X34Y68         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.851    RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RISC_PL/DU/DEPR/id_ex_reg_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.806%)  route 0.366ns (72.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.560     1.535    RISC_PL/DU/DEPR/CLK
    SLICE_X33Y55         FDCE                                         r  RISC_PL/DU/DEPR/id_ex_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  RISC_PL/DU/DEPR/id_ex_reg_reg[42]/Q
                         net (fo=4, routed)           0.366     2.042    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.864     2.089    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.589    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.885    DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.200
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.200       1.624      RAMB18_X2Y24   DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.200       1.624      RAMB18_X2Y24   DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.200       1.624      RAMB18_X2Y28   IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.200       1.624      RAMB18_X2Y28   IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.200       2.045      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         4.200       3.200      SLICE_X30Y69   RISC_PL/CU/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         4.200       3.200      SLICE_X30Y69   RISC_PL/CU/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.200       3.200      SLICE_X29Y60   RISC_PL/DU/DEPR/id_ex_reg_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.200       3.200      SLICE_X34Y55   RISC_PL/DU/DEPR/id_ex_reg_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.200       3.200      SLICE_X33Y55   RISC_PL/DU/DEPR/id_ex_reg_reg[26]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.100       0.850      SLICE_X34Y68   RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y62   RISC_PL/DU/RF/registers_reg_r2_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X34Y68   RISC_PL/DU/RF/registers_reg_r3_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.100       0.850      SLICE_X30Y63   RISC_PL/DU/RF/registers_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X32Y64   RISC_PL/DU/RF/registers_reg_r1_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.100       0.850      SLICE_X32Y64   RISC_PL/DU/RF/registers_reg_r1_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.935%)  route 2.505ns (78.065%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 8.662 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.924     8.184    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X35Y67         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.475     8.662    RISC_PL/DU/IFU/CLK
    SLICE_X35Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[14]/C
                         clock pessimism              0.458     9.119    
                         clock uncertainty           -0.035     9.084    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.679    RISC_PL/DU/IFU/PC_reg[14]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.929     8.189    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y68         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[11]/C
                         clock pessimism              0.516     9.174    
                         clock uncertainty           -0.035     9.139    
    SLICE_X33Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.734    RISC_PL/DU/IFU/PC_reg[11]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.929     8.189    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y68         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[12]/C
                         clock pessimism              0.516     9.174    
                         clock uncertainty           -0.035     9.139    
    SLICE_X33Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.734    RISC_PL/DU/IFU/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.929     8.189    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y68         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[15]/C
                         clock pessimism              0.516     9.174    
                         clock uncertainty           -0.035     9.139    
    SLICE_X33Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.734    RISC_PL/DU/IFU/PC_reg[15]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.901%)  route 2.510ns (78.099%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 8.659 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.929     8.189    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y68         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.472     8.659    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
                         clock pessimism              0.516     9.174    
                         clock uncertainty           -0.035     9.139    
    SLICE_X33Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.734    RISC_PL/DU/IFU/PC_reg[3]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.882%)  route 2.373ns (77.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.791     8.051    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[10]/C
                         clock pessimism              0.458     9.120    
                         clock uncertainty           -0.035     9.085    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319     8.766    RISC_PL/DU/IFU/PC_reg[10]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.882%)  route 2.373ns (77.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.791     8.051    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[13]/C
                         clock pessimism              0.458     9.120    
                         clock uncertainty           -0.035     9.085    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319     8.766    RISC_PL/DU/IFU/PC_reg[13]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.882%)  route 2.373ns (77.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.791     8.051    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[6]/C
                         clock pessimism              0.458     9.120    
                         clock uncertainty           -0.035     9.085    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319     8.766    RISC_PL/DU/IFU/PC_reg[6]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.882%)  route 2.373ns (77.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 8.663 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.791     8.051    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.476     8.663    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[8]/C
                         clock pessimism              0.458     9.120    
                         clock uncertainty           -0.035     9.085    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319     8.766    RISC_PL/DU/IFU/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 RISC_PL/DU/IFU/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@4.200ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.704ns (23.320%)  route 2.315ns (76.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 8.661 - 4.200 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.644     4.974    RISC_PL/DU/IFU/CLK
    SLICE_X33Y68         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.456     5.430 r  RISC_PL/DU/IFU/PC_reg[3]/Q
                         net (fo=10, routed)          0.916     6.347    RISC_PL/DU/IFU/Q[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.471 r  RISC_PL/DU/IFU/PC[15]_i_8/O
                         net (fo=1, routed)           0.665     7.136    RISC_PL/DU/IFU/PC[15]_i_8_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.260 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.734     7.993    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y67         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.200     4.200 r  
    U7                                                0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     5.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.474     8.661    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[5]/C
                         clock pessimism              0.492     9.152    
                         clock uncertainty           -0.035     9.117    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.712    RISC_PL/DU/IFU/PC_reg[5]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.231ns (25.266%)  route 0.683ns (74.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.282     2.443    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X33Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[0]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    RISC_PL/DU/IFU/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.231ns (25.266%)  route 0.683ns (74.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.282     2.443    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X33Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[1]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    RISC_PL/DU/IFU/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.231ns (25.266%)  route 0.683ns (74.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.282     2.443    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X33Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[2]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    RISC_PL/DU/IFU/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.231ns (25.266%)  route 0.683ns (74.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.282     2.443    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X33Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[4]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X33Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    RISC_PL/DU/IFU/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.346     2.508    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[10]/C
                         clock pessimism             -0.483     1.561    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    RISC_PL/DU/IFU/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.346     2.508    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[13]/C
                         clock pessimism             -0.483     1.561    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    RISC_PL/DU/IFU/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.346     2.508    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[6]/C
                         clock pessimism             -0.483     1.561    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    RISC_PL/DU/IFU/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.554     1.529    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  RISC_PL/DU/IFU/PC_reg[9]/Q
                         net (fo=8, routed)           0.266     1.936    RISC_PL/DU/IFU/Q[9]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  RISC_PL/DU/IFU/PC[15]_i_10/O
                         net (fo=1, routed)           0.135     2.116    RISC_PL/DU/IFU/PC[15]_i_10_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.161 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.346     2.508    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X34Y66         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.820     2.044    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[8]/C
                         clock pessimism             -0.483     1.561    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    RISC_PL/DU/IFU/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.254ns (25.701%)  route 0.734ns (74.299%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.555     1.530    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.164     1.694 r  RISC_PL/DU/IFU/PC_reg[13]/Q
                         net (fo=8, routed)           0.165     1.859    RISC_PL/DU/IFU/Q[13]
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  RISC_PL/DU/IFU/PC[15]_i_9/O
                         net (fo=1, routed)           0.234     2.138    RISC_PL/DU/IFU/PC[15]_i_9_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.183 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.336     2.518    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y67         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     2.043    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[5]/C
                         clock pessimism             -0.483     1.560    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    RISC_PL/DU/IFU/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 RISC_PL/DU/IFU/PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            RISC_PL/DU/IFU/PC_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.254ns (25.701%)  route 0.734ns (74.299%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.555     1.530    RISC_PL/DU/IFU/CLK
    SLICE_X34Y66         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.164     1.694 r  RISC_PL/DU/IFU/PC_reg[13]/Q
                         net (fo=8, routed)           0.165     1.859    RISC_PL/DU/IFU/Q[13]
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  RISC_PL/DU/IFU/PC[15]_i_9/O
                         net (fo=1, routed)           0.234     2.138    RISC_PL/DU/IFU/PC[15]_i_9_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.183 f  RISC_PL/DU/IFU/PC[15]_i_3/O
                         net (fo=16, routed)          0.336     2.518    RISC_PL/DU/IFU/PC[15]_i_3_n_0
    SLICE_X33Y67         FDCE                                         f  RISC_PL/DU/IFU/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     2.043    RISC_PL/DU/IFU/CLK
    SLICE_X33Y67         FDCE                                         r  RISC_PL/DU/IFU/PC_reg[7]/C
                         clock pessimism             -0.483     1.560    
    SLICE_X33Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    RISC_PL/DU/IFU/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.050    





