\hypertarget{struct_m_c_m___type}{}\section{M\+C\+M\+\_\+\+Type Struct Reference}
\label{struct_m_c_m___type}\index{MCM\_Type@{MCM\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_m_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_m_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}{P\+L\+A\+SC}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}{P\+L\+A\+MC}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a16512ce9ebeba1cd4b36259b4872b679}{P\+L\+A\+CR}}
\item 
\mbox{\Hypertarget{struct_m_c_m___type_ad8a834e9c0be4b8a1f57679868c10f2d}\label{struct_m_c_m___type_ad8a834e9c0be4b8a1f57679868c10f2d}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}{C\+PO}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+CM -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}\label{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}} 
\index{MCM\_Type@{MCM\_Type}!CPO@{CPO}}
\index{CPO@{CPO}!MCM\_Type@{MCM\_Type}}
\subsubsection{\texorpdfstring{CPO}{CPO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+PO}

Compute Operation Control Register, offset\+: 0x40 \mbox{\Hypertarget{struct_m_c_m___type_a16512ce9ebeba1cd4b36259b4872b679}\label{struct_m_c_m___type_a16512ce9ebeba1cd4b36259b4872b679}} 
\index{MCM\_Type@{MCM\_Type}!PLACR@{PLACR}}
\index{PLACR@{PLACR}!MCM\_Type@{MCM\_Type}}
\subsubsection{\texorpdfstring{PLACR}{PLACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+L\+A\+CR}

Platform Control Register, offset\+: 0xC \mbox{\Hypertarget{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}\label{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}} 
\index{MCM\_Type@{MCM\_Type}!PLAMC@{PLAMC}}
\index{PLAMC@{PLAMC}!MCM\_Type@{MCM\_Type}}
\subsubsection{\texorpdfstring{PLAMC}{PLAMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t P\+L\+A\+MC}

Crossbar Switch (A\+X\+BS) Master Configuration, offset\+: 0xA \mbox{\Hypertarget{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}\label{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}} 
\index{MCM\_Type@{MCM\_Type}!PLASC@{PLASC}}
\index{PLASC@{PLASC}!MCM\_Type@{MCM\_Type}}
\subsubsection{\texorpdfstring{PLASC}{PLASC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t P\+L\+A\+SC}

Crossbar Switch (A\+X\+BS) Slave Configuration, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
