vendor_name = ModelSim
<<<<<<< HEAD
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/Waveform.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/approx_reg.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/saadc_fsm.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/shiftreg.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/approx_reg.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/saadc_fsm.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/shiftreg_1.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/shiftreg_1.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vwf
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vwf
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/db/shiftreg.cbx.xml
design_name = AD_SAR
instance = comp, \eoc~output , eoc~output, AD_SAR, 1
instance = comp, \AD_result[0]~output , AD_result[0]~output, AD_SAR, 1
instance = comp, \AD_result[1]~output , AD_result[1]~output, AD_SAR, 1
instance = comp, \AD_result[2]~output , AD_result[2]~output, AD_SAR, 1
instance = comp, \AD_result[3]~output , AD_result[3]~output, AD_SAR, 1
instance = comp, \AD_result[4]~output , AD_result[4]~output, AD_SAR, 1
instance = comp, \AD_result[5]~output , AD_result[5]~output, AD_SAR, 1
instance = comp, \AD_result[6]~output , AD_result[6]~output, AD_SAR, 1
instance = comp, \AD_result[7]~output , AD_result[7]~output, AD_SAR, 1
instance = comp, \digital_out[0]~output , digital_out[0]~output, AD_SAR, 1
instance = comp, \digital_out[1]~output , digital_out[1]~output, AD_SAR, 1
instance = comp, \digital_out[2]~output , digital_out[2]~output, AD_SAR, 1
instance = comp, \digital_out[3]~output , digital_out[3]~output, AD_SAR, 1
instance = comp, \digital_out[4]~output , digital_out[4]~output, AD_SAR, 1
instance = comp, \digital_out[5]~output , digital_out[5]~output, AD_SAR, 1
instance = comp, \digital_out[6]~output , digital_out[6]~output, AD_SAR, 1
instance = comp, \digital_out[7]~output , digital_out[7]~output, AD_SAR, 1
instance = comp, \clk~input , clk~input, AD_SAR, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, AD_SAR, 1
instance = comp, \soc~input , soc~input, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|state~7 , mySAR|mySaadc_fsm|state~7, AD_SAR, 1
instance = comp, \reset_bar~input , reset_bar~input, AD_SAR, 1
instance = comp, \reset_bar~inputclkctrl , reset_bar~inputclkctrl, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|state.initial , mySAR|mySaadc_fsm|state.initial, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|Selector1~0 , mySAR|mySaadc_fsm|Selector1~0, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|state.shift , mySAR|mySaadc_fsm|state.shift, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~8 , mySAR|myShiftreg|r~8, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[7] , mySAR|myShiftreg|r[7], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~7 , mySAR|myShiftreg|r~7, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[0]~1 , mySAR|myShiftreg|r[0]~1, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[6] , mySAR|myShiftreg|r[6], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~6 , mySAR|myShiftreg|r~6, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[5] , mySAR|myShiftreg|r[5], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~5 , mySAR|myShiftreg|r~5, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[4] , mySAR|myShiftreg|r[4], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~4 , mySAR|myShiftreg|r~4, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[3] , mySAR|myShiftreg|r[3], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~3 , mySAR|myShiftreg|r~3, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[2] , mySAR|myShiftreg|r[2], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~2 , mySAR|myShiftreg|r~2, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[1] , mySAR|myShiftreg|r[1], AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r~0 , mySAR|myShiftreg|r~0, AD_SAR, 1
instance = comp, \mySAR|myShiftreg|r[0] , mySAR|myShiftreg|r[0], AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|Selector0~0 , mySAR|mySaadc_fsm|Selector0~0, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|state.idle , mySAR|mySaadc_fsm|state.idle, AD_SAR, 1
instance = comp, \mySAR|mySaadc_fsm|state.idle~clkctrl , mySAR|mySaadc_fsm|state.idle~clkctrl, AD_SAR, 1
instance = comp, \comp_in~input , comp_in~input, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~0 , mySAR|myApprox_reg|r~0, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[0] , mySAR|myApprox_reg|r[0], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[0] , mySAR|or_out_signal[0], AD_SAR, 1
instance = comp, \myLatch|q[0] , myLatch|q[0], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~1 , mySAR|myApprox_reg|r~1, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[1] , mySAR|myApprox_reg|r[1], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[1] , mySAR|or_out_signal[1], AD_SAR, 1
instance = comp, \myLatch|q[1] , myLatch|q[1], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~2 , mySAR|myApprox_reg|r~2, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[2] , mySAR|myApprox_reg|r[2], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[2] , mySAR|or_out_signal[2], AD_SAR, 1
instance = comp, \myLatch|q[2] , myLatch|q[2], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~3 , mySAR|myApprox_reg|r~3, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[3] , mySAR|myApprox_reg|r[3], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[3] , mySAR|or_out_signal[3], AD_SAR, 1
instance = comp, \myLatch|q[3] , myLatch|q[3], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~4 , mySAR|myApprox_reg|r~4, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[4] , mySAR|myApprox_reg|r[4], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[4] , mySAR|or_out_signal[4], AD_SAR, 1
instance = comp, \myLatch|q[4] , myLatch|q[4], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~5 , mySAR|myApprox_reg|r~5, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[5] , mySAR|myApprox_reg|r[5], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[5] , mySAR|or_out_signal[5], AD_SAR, 1
instance = comp, \myLatch|q[5] , myLatch|q[5], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~6 , mySAR|myApprox_reg|r~6, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[6] , mySAR|myApprox_reg|r[6], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[6] , mySAR|or_out_signal[6], AD_SAR, 1
instance = comp, \myLatch|q[6] , myLatch|q[6], AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r~7 , mySAR|myApprox_reg|r~7, AD_SAR, 1
instance = comp, \mySAR|myApprox_reg|r[7] , mySAR|myApprox_reg|r[7], AD_SAR, 1
instance = comp, \mySAR|or_out_signal[7] , mySAR|or_out_signal[7], AD_SAR, 1
instance = comp, \myLatch|q[7] , myLatch|q[7], AD_SAR, 1
=======
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/Waveform.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = shiftreg
instance = comp, \qout[0]~output , qout[0]~output, shiftreg, 1
instance = comp, \qout[1]~output , qout[1]~output, shiftreg, 1
instance = comp, \qout[2]~output , qout[2]~output, shiftreg, 1
instance = comp, \qout[3]~output , qout[3]~output, shiftreg, 1
instance = comp, \qout[4]~output , qout[4]~output, shiftreg, 1
instance = comp, \qout[5]~output , qout[5]~output, shiftreg, 1
instance = comp, \qout[6]~output , qout[6]~output, shiftreg, 1
instance = comp, \qout[7]~output , qout[7]~output, shiftreg, 1
instance = comp, \clk~input , clk~input, shiftreg, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, shiftreg, 1
instance = comp, \en~input , en~input, shiftreg, 1
instance = comp, \load~input , load~input, shiftreg, 1
instance = comp, \r[7]~1 , r[7]~1, shiftreg, 1
instance = comp, \clr_bar~input , clr_bar~input, shiftreg, 1
instance = comp, \clr_bar~inputclkctrl , clr_bar~inputclkctrl, shiftreg, 1
instance = comp, \r[7] , r[7], shiftreg, 1
instance = comp, \r~0 , r~0, shiftreg, 1
instance = comp, \r[0] , r[0], shiftreg, 1
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194
