<project name="Project" processor="ilx" lib="../../lib">
    <file type="c" name="test.c" path=""/>
    <issinit>fileoutput go -file Release/test.iss.rcd -registers On -memories On -format go_verilog -printmode when_written -skip_internal_memories true</issinit>
    <option id="cpp.include" value=".." inherit="1"/>
    <option id="project.dir" value="Debug" cfg="Debug"/>
    <option id="project.dir" value="Native" cfg="Native"/>
    <option id="project.dir" value="Release" cfg="Release"/>
    <option id="project.name" value="test"/>
    <option id="project.type" value="exe"/>
</project>
