begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2007-2009 Solarflare Communications Inc.  All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_SYS_EFX_REGS_H
end_ifndef

begin_define
define|#
directive|define
name|_SYS_EFX_REGS_H
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
comment|/*  * FR_AB_EE_VPD_CFG0_REG_SF(128bit):  * SPI/VPD configuration register 0  */
define|#
directive|define
name|FR_AB_EE_VPD_CFG0_REG_SF_OFST
value|0x00000300
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_EE_VPD_CFG0_REG(128bit):  * SPI/VPD configuration register 0  */
define|#
directive|define
name|FR_AB_EE_VPD_CFG0_REG_OFST
value|0x00000140
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_SF_FASTRD_EN_LBN
value|127
define|#
directive|define
name|FRF_AB_EE_SF_FASTRD_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_SF_CLOCK_DIV_LBN
value|120
define|#
directive|define
name|FRF_AB_EE_SF_CLOCK_DIV_WIDTH
value|7
define|#
directive|define
name|FRF_AB_EE_VPD_WIP_POLL_LBN
value|119
define|#
directive|define
name|FRF_AB_EE_VPD_WIP_POLL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_EE_CLOCK_DIV_LBN
value|112
define|#
directive|define
name|FRF_AB_EE_EE_CLOCK_DIV_WIDTH
value|7
define|#
directive|define
name|FRF_AB_EE_EE_WR_TMR_VALUE_LBN
value|96
define|#
directive|define
name|FRF_AB_EE_EE_WR_TMR_VALUE_WIDTH
value|16
define|#
directive|define
name|FRF_AB_EE_VPDW_LENGTH_LBN
value|80
define|#
directive|define
name|FRF_AB_EE_VPDW_LENGTH_WIDTH
value|15
define|#
directive|define
name|FRF_AB_EE_VPDW_BASE_LBN
value|64
define|#
directive|define
name|FRF_AB_EE_VPDW_BASE_WIDTH
value|15
define|#
directive|define
name|FRF_AB_EE_VPD_WR_CMD_EN_LBN
value|56
define|#
directive|define
name|FRF_AB_EE_VPD_WR_CMD_EN_WIDTH
value|8
define|#
directive|define
name|FRF_AB_EE_VPD_BASE_LBN
value|32
define|#
directive|define
name|FRF_AB_EE_VPD_BASE_WIDTH
value|24
define|#
directive|define
name|FRF_AB_EE_VPD_LENGTH_LBN
value|16
define|#
directive|define
name|FRF_AB_EE_VPD_LENGTH_WIDTH
value|15
define|#
directive|define
name|FRF_AB_EE_VPD_AD_SIZE_LBN
value|8
define|#
directive|define
name|FRF_AB_EE_VPD_AD_SIZE_WIDTH
value|5
define|#
directive|define
name|FRF_AB_EE_VPD_ACCESS_ON_LBN
value|5
define|#
directive|define
name|FRF_AB_EE_VPD_ACCESS_ON_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_ACCESS_BLOCK_LBN
value|4
define|#
directive|define
name|FRF_AB_EE_VPD_ACCESS_BLOCK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_DEV_SF_SEL_LBN
value|2
define|#
directive|define
name|FRF_AB_EE_VPD_DEV_SF_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_EN_AD9_MODE_LBN
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_EN_AD9_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_EN_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_VPD_EN_WIDTH
value|1
comment|/*  * FR_AB_PCIE_SD_CTL0123_REG_SF(128bit):  * PCIE SerDes control register 0 to 3  */
define|#
directive|define
name|FR_AB_PCIE_SD_CTL0123_REG_SF_OFST
value|0x00000320
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_PCIE_SD_CTL0123_REG(128bit):  * PCIE SerDes control register 0 to 3  */
define|#
directive|define
name|FR_AB_PCIE_SD_CTL0123_REG_OFST
value|0x00000320
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_PCIE_TESTSIG_H_LBN
value|96
define|#
directive|define
name|FRF_AB_PCIE_TESTSIG_H_WIDTH
value|19
define|#
directive|define
name|FRF_AB_PCIE_TESTSIG_L_LBN
value|64
define|#
directive|define
name|FRF_AB_PCIE_TESTSIG_L_WIDTH
value|19
define|#
directive|define
name|FRF_AB_PCIE_OFFSET_LBN
value|56
define|#
directive|define
name|FRF_AB_PCIE_OFFSET_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_OFFSETEN_H_LBN
value|55
define|#
directive|define
name|FRF_AB_PCIE_OFFSETEN_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_OFFSETEN_L_LBN
value|54
define|#
directive|define
name|FRF_AB_PCIE_OFFSETEN_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_HIVMODE_H_LBN
value|53
define|#
directive|define
name|FRF_AB_PCIE_HIVMODE_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_HIVMODE_L_LBN
value|52
define|#
directive|define
name|FRF_AB_PCIE_HIVMODE_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PARRESET_H_LBN
value|51
define|#
directive|define
name|FRF_AB_PCIE_PARRESET_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PARRESET_L_LBN
value|50
define|#
directive|define
name|FRF_AB_PCIE_PARRESET_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_LPBKWDRV_H_LBN
value|49
define|#
directive|define
name|FRF_AB_PCIE_LPBKWDRV_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_LPBKWDRV_L_LBN
value|48
define|#
directive|define
name|FRF_AB_PCIE_LPBKWDRV_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_LPBK_LBN
value|40
define|#
directive|define
name|FRF_AB_PCIE_LPBK_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_PARLPBK_LBN
value|32
define|#
directive|define
name|FRF_AB_PCIE_PARLPBK_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_RXTERMADJ_H_LBN
value|30
define|#
directive|define
name|FRF_AB_PCIE_RXTERMADJ_H_WIDTH
value|2
define|#
directive|define
name|FRF_AB_PCIE_RXTERMADJ_L_LBN
value|28
define|#
directive|define
name|FRF_AB_PCIE_RXTERMADJ_L_WIDTH
value|2
define|#
directive|define
name|FFE_AB_PCIE_RXTERMADJ_MIN15PCNT
value|3
define|#
directive|define
name|FFE_AB_PCIE_RXTERMADJ_PL10PCNT
value|2
define|#
directive|define
name|FFE_AB_PCIE_RXTERMADJ_MIN17PCNT
value|1
define|#
directive|define
name|FFE_AB_PCIE_RXTERMADJ_NOMNL
value|0
define|#
directive|define
name|FRF_AB_PCIE_TXTERMADJ_H_LBN
value|26
define|#
directive|define
name|FRF_AB_PCIE_TXTERMADJ_H_WIDTH
value|2
define|#
directive|define
name|FRF_AB_PCIE_TXTERMADJ_L_LBN
value|24
define|#
directive|define
name|FRF_AB_PCIE_TXTERMADJ_L_WIDTH
value|2
define|#
directive|define
name|FFE_AB_PCIE_TXTERMADJ_MIN15PCNT
value|3
define|#
directive|define
name|FFE_AB_PCIE_TXTERMADJ_PL10PCNT
value|2
define|#
directive|define
name|FFE_AB_PCIE_TXTERMADJ_MIN17PCNT
value|1
define|#
directive|define
name|FFE_AB_PCIE_TXTERMADJ_NOMNL
value|0
define|#
directive|define
name|FRF_AB_PCIE_RXEQCTL_H_LBN
value|18
define|#
directive|define
name|FRF_AB_PCIE_RXEQCTL_H_WIDTH
value|2
define|#
directive|define
name|FRF_AB_PCIE_RXEQCTL_L_LBN
value|16
define|#
directive|define
name|FRF_AB_PCIE_RXEQCTL_L_WIDTH
value|2
define|#
directive|define
name|FFE_AB_PCIE_RXEQCTL_OFF_ALT
value|3
define|#
directive|define
name|FFE_AB_PCIE_RXEQCTL_OFF
value|2
define|#
directive|define
name|FFE_AB_PCIE_RXEQCTL_MIN
value|1
define|#
directive|define
name|FFE_AB_PCIE_RXEQCTL_MAX
value|0
define|#
directive|define
name|FRF_AB_PCIE_HIDRV_LBN
value|8
define|#
directive|define
name|FRF_AB_PCIE_HIDRV_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_LODRV_LBN
value|0
define|#
directive|define
name|FRF_AB_PCIE_LODRV_WIDTH
value|8
comment|/*  * FR_AB_PCIE_SD_CTL45_REG_SF(128bit):  * PCIE SerDes control register 4 and 5  */
define|#
directive|define
name|FR_AB_PCIE_SD_CTL45_REG_SF_OFST
value|0x00000330
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_PCIE_SD_CTL45_REG(128bit):  * PCIE SerDes control register 4 and 5  */
define|#
directive|define
name|FR_AB_PCIE_SD_CTL45_REG_OFST
value|0x00000330
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_PCIE_DTX7_LBN
value|60
define|#
directive|define
name|FRF_AB_PCIE_DTX7_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX6_LBN
value|56
define|#
directive|define
name|FRF_AB_PCIE_DTX6_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX5_LBN
value|52
define|#
directive|define
name|FRF_AB_PCIE_DTX5_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX4_LBN
value|48
define|#
directive|define
name|FRF_AB_PCIE_DTX4_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX3_LBN
value|44
define|#
directive|define
name|FRF_AB_PCIE_DTX3_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX2_LBN
value|40
define|#
directive|define
name|FRF_AB_PCIE_DTX2_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX1_LBN
value|36
define|#
directive|define
name|FRF_AB_PCIE_DTX1_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DTX0_LBN
value|32
define|#
directive|define
name|FRF_AB_PCIE_DTX0_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ7_LBN
value|28
define|#
directive|define
name|FRF_AB_PCIE_DEQ7_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ6_LBN
value|24
define|#
directive|define
name|FRF_AB_PCIE_DEQ6_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ5_LBN
value|20
define|#
directive|define
name|FRF_AB_PCIE_DEQ5_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ4_LBN
value|16
define|#
directive|define
name|FRF_AB_PCIE_DEQ4_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ3_LBN
value|12
define|#
directive|define
name|FRF_AB_PCIE_DEQ3_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ2_LBN
value|8
define|#
directive|define
name|FRF_AB_PCIE_DEQ2_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ1_LBN
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ1_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_DEQ0_LBN
value|0
define|#
directive|define
name|FRF_AB_PCIE_DEQ0_WIDTH
value|4
comment|/*  * FR_AB_PCIE_PCS_CTL_STAT_REG_SF(128bit):  * PCIE PCS control and status register  */
define|#
directive|define
name|FR_AB_PCIE_PCS_CTL_STAT_REG_SF_OFST
value|0x00000340
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_PCIE_PCS_CTL_STAT_REG(128bit):  * PCIE PCS control and status register  */
define|#
directive|define
name|FR_AB_PCIE_PCS_CTL_STAT_REG_OFST
value|0x00000340
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRCOUNT0_H_LBN
value|52
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRCOUNT0_H_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRCOUNT0_L_LBN
value|48
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRCOUNT0_L_WIDTH
value|4
define|#
directive|define
name|FRF_AB_PCIE_PRBSERR_LBN
value|40
define|#
directive|define
name|FRF_AB_PCIE_PRBSERR_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRH0_LBN
value|32
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRH0_WIDTH
value|8
define|#
directive|define
name|FRF_AB_PCIE_FASTINIT_H_LBN
value|15
define|#
directive|define
name|FRF_AB_PCIE_FASTINIT_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_FASTINIT_L_LBN
value|14
define|#
directive|define
name|FRF_AB_PCIE_FASTINIT_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_CTCDISABLE_H_LBN
value|13
define|#
directive|define
name|FRF_AB_PCIE_CTCDISABLE_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_CTCDISABLE_L_LBN
value|12
define|#
directive|define
name|FRF_AB_PCIE_CTCDISABLE_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PRBSSYNC_H_LBN
value|11
define|#
directive|define
name|FRF_AB_PCIE_PRBSSYNC_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PRBSSYNC_L_LBN
value|10
define|#
directive|define
name|FRF_AB_PCIE_PRBSSYNC_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRACK_H_LBN
value|9
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRACK_H_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRACK_L_LBN
value|8
define|#
directive|define
name|FRF_AB_PCIE_PRBSERRACK_L_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_PRBSSEL_LBN
value|0
define|#
directive|define
name|FRF_AB_PCIE_PRBSSEL_WIDTH
value|8
comment|/*  * FR_AB_HW_INIT_REG_SF(128bit):  * Hardware initialization register  */
define|#
directive|define
name|FR_AB_HW_INIT_REG_SF_OFST
value|0x00000350
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AZ_HW_INIT_REG(128bit):  * Hardware initialization register  */
define|#
directive|define
name|FR_AZ_HW_INIT_REG_OFST
value|0x000000c0
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_BB_BDMRD_CPLF_FULL_LBN
value|124
define|#
directive|define
name|FRF_BB_BDMRD_CPLF_FULL_WIDTH
value|1
define|#
directive|define
name|FRF_BB_PCIE_CPL_TIMEOUT_CTRL_LBN
value|121
define|#
directive|define
name|FRF_BB_PCIE_CPL_TIMEOUT_CTRL_WIDTH
value|3
define|#
directive|define
name|FRF_CZ_TX_MRG_TAGS_LBN
value|120
define|#
directive|define
name|FRF_CZ_TX_MRG_TAGS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TRGT_MASK_ALL_LBN
value|100
define|#
directive|define
name|FRF_AZ_TRGT_MASK_ALL_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_DOORBELL_DROP_LBN
value|92
define|#
directive|define
name|FRF_AZ_DOORBELL_DROP_WIDTH
value|8
define|#
directive|define
name|FRF_AB_TX_RREQ_MASK_EN_LBN
value|76
define|#
directive|define
name|FRF_AB_TX_RREQ_MASK_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PE_EIDLE_DIS_LBN
value|75
define|#
directive|define
name|FRF_AB_PE_EIDLE_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_FC_BLOCKING_EN_LBN
value|45
define|#
directive|define
name|FRF_AZ_FC_BLOCKING_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_B2B_REQ_EN_LBN
value|44
define|#
directive|define
name|FRF_AZ_B2B_REQ_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_POST_WR_MASK_LBN
value|40
define|#
directive|define
name|FRF_AZ_POST_WR_MASK_WIDTH
value|4
define|#
directive|define
name|FRF_AZ_TLP_TC_LBN
value|34
define|#
directive|define
name|FRF_AZ_TLP_TC_WIDTH
value|3
define|#
directive|define
name|FRF_AZ_TLP_ATTR_LBN
value|32
define|#
directive|define
name|FRF_AZ_TLP_ATTR_WIDTH
value|2
define|#
directive|define
name|FRF_AB_INTB_VEC_LBN
value|24
define|#
directive|define
name|FRF_AB_INTB_VEC_WIDTH
value|5
define|#
directive|define
name|FRF_AB_INTA_VEC_LBN
value|16
define|#
directive|define
name|FRF_AB_INTA_VEC_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_WD_TIMER_LBN
value|8
define|#
directive|define
name|FRF_AZ_WD_TIMER_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_US_DISABLE_LBN
value|5
define|#
directive|define
name|FRF_AZ_US_DISABLE_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TLP_EP_LBN
value|4
define|#
directive|define
name|FRF_AZ_TLP_EP_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_ATTR_SEL_LBN
value|3
define|#
directive|define
name|FRF_AZ_ATTR_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TD_SEL_LBN
value|1
define|#
directive|define
name|FRF_AZ_TD_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TLP_TD_LBN
value|0
define|#
directive|define
name|FRF_AZ_TLP_TD_WIDTH
value|1
comment|/*  * FR_AB_NIC_STAT_REG_SF(128bit):  * NIC status register  */
define|#
directive|define
name|FR_AB_NIC_STAT_REG_SF_OFST
value|0x00000360
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_NIC_STAT_REG(128bit):  * NIC status register  */
define|#
directive|define
name|FR_AB_NIC_STAT_REG_OFST
value|0x00000200
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_BB_AER_DIS_LBN
value|34
define|#
directive|define
name|FRF_BB_AER_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_BB_EE_STRAP_EN_LBN
value|31
define|#
directive|define
name|FRF_BB_EE_STRAP_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BB_EE_STRAP_LBN
value|24
define|#
directive|define
name|FRF_BB_EE_STRAP_WIDTH
value|4
define|#
directive|define
name|FRF_BB_REVISION_ID_LBN
value|17
define|#
directive|define
name|FRF_BB_REVISION_ID_WIDTH
value|7
define|#
directive|define
name|FRF_AB_ONCHIP_SRAM_LBN
value|16
define|#
directive|define
name|FRF_AB_ONCHIP_SRAM_WIDTH
value|1
define|#
directive|define
name|FRF_AB_SF_PRST_LBN
value|9
define|#
directive|define
name|FRF_AB_SF_PRST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_PRST_LBN
value|8
define|#
directive|define
name|FRF_AB_EE_PRST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_ATE_MODE_LBN
value|3
define|#
directive|define
name|FRF_AB_ATE_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_STRAP_PINS_LBN
value|0
define|#
directive|define
name|FRF_AB_STRAP_PINS_WIDTH
value|3
comment|/*  * FR_AB_GLB_CTL_REG_SF(128bit):  * Global control register  */
define|#
directive|define
name|FR_AB_GLB_CTL_REG_SF_OFST
value|0x00000370
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AB_GLB_CTL_REG(128bit):  * Global control register  */
define|#
directive|define
name|FR_AB_GLB_CTL_REG_OFST
value|0x00000220
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EXT_PHY_RST_CTL_LBN
value|63
define|#
directive|define
name|FRF_AB_EXT_PHY_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XAUI_SD_RST_CTL_LBN
value|62
define|#
directive|define
name|FRF_AB_XAUI_SD_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_SD_RST_CTL_LBN
value|61
define|#
directive|define
name|FRF_AB_PCIE_SD_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AA_PCIX_RST_CTL_LBN
value|60
define|#
directive|define
name|FRF_AA_PCIX_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_BB_BIU_RST_CTL_LBN
value|60
define|#
directive|define
name|FRF_BB_BIU_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_STKY_RST_CTL_LBN
value|59
define|#
directive|define
name|FRF_AB_PCIE_STKY_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_NSTKY_RST_CTL_LBN
value|58
define|#
directive|define
name|FRF_AB_PCIE_NSTKY_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCIE_CORE_RST_CTL_LBN
value|57
define|#
directive|define
name|FRF_AB_PCIE_CORE_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XGRX_RST_CTL_LBN
value|56
define|#
directive|define
name|FRF_AB_XGRX_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XGTX_RST_CTL_LBN
value|55
define|#
directive|define
name|FRF_AB_XGTX_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EM_RST_CTL_LBN
value|54
define|#
directive|define
name|FRF_AB_EM_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EV_RST_CTL_LBN
value|53
define|#
directive|define
name|FRF_AB_EV_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_SR_RST_CTL_LBN
value|52
define|#
directive|define
name|FRF_AB_SR_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RX_RST_CTL_LBN
value|51
define|#
directive|define
name|FRF_AB_RX_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_RST_CTL_LBN
value|50
define|#
directive|define
name|FRF_AB_TX_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_RST_CTL_LBN
value|49
define|#
directive|define
name|FRF_AB_EE_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_CS_RST_CTL_LBN
value|48
define|#
directive|define
name|FRF_AB_CS_RST_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_HOT_RST_CTL_LBN
value|40
define|#
directive|define
name|FRF_AB_HOT_RST_CTL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_RST_EXT_PHY_LBN
value|31
define|#
directive|define
name|FRF_AB_RST_EXT_PHY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_XAUI_SD_LBN
value|30
define|#
directive|define
name|FRF_AB_RST_XAUI_SD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_PCIE_SD_LBN
value|29
define|#
directive|define
name|FRF_AB_RST_PCIE_SD_WIDTH
value|1
define|#
directive|define
name|FRF_AA_RST_PCIX_LBN
value|28
define|#
directive|define
name|FRF_AA_RST_PCIX_WIDTH
value|1
define|#
directive|define
name|FRF_BB_RST_BIU_LBN
value|28
define|#
directive|define
name|FRF_BB_RST_BIU_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_PCIE_STKY_LBN
value|27
define|#
directive|define
name|FRF_AB_RST_PCIE_STKY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_PCIE_NSTKY_LBN
value|26
define|#
directive|define
name|FRF_AB_RST_PCIE_NSTKY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_PCIE_CORE_LBN
value|25
define|#
directive|define
name|FRF_AB_RST_PCIE_CORE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_XGRX_LBN
value|24
define|#
directive|define
name|FRF_AB_RST_XGRX_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_XGTX_LBN
value|23
define|#
directive|define
name|FRF_AB_RST_XGTX_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_EM_LBN
value|22
define|#
directive|define
name|FRF_AB_RST_EM_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_EV_LBN
value|21
define|#
directive|define
name|FRF_AB_RST_EV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_SR_LBN
value|20
define|#
directive|define
name|FRF_AB_RST_SR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_RX_LBN
value|19
define|#
directive|define
name|FRF_AB_RST_RX_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_TX_LBN
value|18
define|#
directive|define
name|FRF_AB_RST_TX_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_SF_LBN
value|17
define|#
directive|define
name|FRF_AB_RST_SF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RST_CS_LBN
value|16
define|#
directive|define
name|FRF_AB_RST_CS_WIDTH
value|1
define|#
directive|define
name|FRF_AB_INT_RST_DUR_LBN
value|4
define|#
directive|define
name|FRF_AB_INT_RST_DUR_WIDTH
value|3
define|#
directive|define
name|FRF_AB_EXT_PHY_RST_DUR_LBN
value|1
define|#
directive|define
name|FRF_AB_EXT_PHY_RST_DUR_WIDTH
value|3
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_10240US
value|7
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_5120US
value|6
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_2560US
value|5
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_1280US
value|4
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_640US
value|3
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_320US
value|2
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_160US
value|1
define|#
directive|define
name|FFE_AB_EXT_PHY_RST_DUR_80US
value|0
define|#
directive|define
name|FRF_AB_SWRST_LBN
value|0
define|#
directive|define
name|FRF_AB_SWRST_WIDTH
value|1
comment|/*  * FR_AZ_IOM_IND_ADR_REG(32bit):  * IO-mapped indirect access address register  */
define|#
directive|define
name|FR_AZ_IOM_IND_ADR_REG_OFST
value|0x00000000
comment|/* falcona0,falconb0,sienaa0=net_func_bar0 */
define|#
directive|define
name|FRF_AZ_IOM_AUTO_ADR_INC_EN_LBN
value|24
define|#
directive|define
name|FRF_AZ_IOM_AUTO_ADR_INC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_IOM_IND_ADR_LBN
value|0
define|#
directive|define
name|FRF_AZ_IOM_IND_ADR_WIDTH
value|24
comment|/*  * FR_AZ_IOM_IND_DAT_REG(32bit):  * IO-mapped indirect access data register  */
define|#
directive|define
name|FR_AZ_IOM_IND_DAT_REG_OFST
value|0x00000004
comment|/* falcona0,falconb0,sienaa0=net_func_bar0 */
define|#
directive|define
name|FRF_AZ_IOM_IND_DAT_LBN
value|0
define|#
directive|define
name|FRF_AZ_IOM_IND_DAT_WIDTH
value|32
comment|/*  * FR_AZ_ADR_REGION_REG(128bit):  * Address region register  */
define|#
directive|define
name|FR_AZ_ADR_REGION_REG_OFST
value|0x00000000
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_ADR_REGION3_LBN
value|96
define|#
directive|define
name|FRF_AZ_ADR_REGION3_WIDTH
value|18
define|#
directive|define
name|FRF_AZ_ADR_REGION2_LBN
value|64
define|#
directive|define
name|FRF_AZ_ADR_REGION2_WIDTH
value|18
define|#
directive|define
name|FRF_AZ_ADR_REGION1_LBN
value|32
define|#
directive|define
name|FRF_AZ_ADR_REGION1_WIDTH
value|18
define|#
directive|define
name|FRF_AZ_ADR_REGION0_LBN
value|0
define|#
directive|define
name|FRF_AZ_ADR_REGION0_WIDTH
value|18
comment|/*  * FR_AZ_INT_EN_REG_KER(128bit):  * Kernel driver Interrupt enable register  */
define|#
directive|define
name|FR_AZ_INT_EN_REG_KER_OFST
value|0x00000010
comment|/* falcona0,falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_AZ_KER_INT_LEVE_SEL_LBN
value|8
define|#
directive|define
name|FRF_AZ_KER_INT_LEVE_SEL_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_KER_INT_CHAR_LBN
value|4
define|#
directive|define
name|FRF_AZ_KER_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_KER_INT_KER_LBN
value|3
define|#
directive|define
name|FRF_AZ_KER_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_DRV_INT_EN_KER_LBN
value|0
define|#
directive|define
name|FRF_AZ_DRV_INT_EN_KER_WIDTH
value|1
comment|/*  * FR_AZ_INT_EN_REG_CHAR(128bit):  * Char Driver interrupt enable register  */
define|#
directive|define
name|FR_AZ_INT_EN_REG_CHAR_OFST
value|0x00000020
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_CHAR_INT_LEVE_SEL_LBN
value|8
define|#
directive|define
name|FRF_AZ_CHAR_INT_LEVE_SEL_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_CHAR_INT_CHAR_LBN
value|4
define|#
directive|define
name|FRF_AZ_CHAR_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_CHAR_INT_KER_LBN
value|3
define|#
directive|define
name|FRF_AZ_CHAR_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_DRV_INT_EN_CHAR_LBN
value|0
define|#
directive|define
name|FRF_AZ_DRV_INT_EN_CHAR_WIDTH
value|1
comment|/*  * FR_AZ_INT_ADR_REG_KER(128bit):  * Interrupt host address for Kernel driver  */
define|#
directive|define
name|FR_AZ_INT_ADR_REG_KER_OFST
value|0x00000030
comment|/* falcona0,falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_AZ_NORM_INT_VEC_DIS_KER_LBN
value|64
define|#
directive|define
name|FRF_AZ_NORM_INT_VEC_DIS_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_LBN
value|0
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_INT_ADR_KER_DW1_WIDTH
value|32
comment|/*  * FR_AZ_INT_ADR_REG_CHAR(128bit):  * Interrupt host address for Char driver  */
define|#
directive|define
name|FR_AZ_INT_ADR_REG_CHAR_OFST
value|0x00000040
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_NORM_INT_VEC_DIS_CHAR_LBN
value|64
define|#
directive|define
name|FRF_AZ_NORM_INT_VEC_DIS_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_LBN
value|0
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_INT_ADR_CHAR_DW1_WIDTH
value|32
comment|/*  * FR_AA_INT_ACK_KER(32bit):  * Kernel interrupt acknowledge register  */
define|#
directive|define
name|FR_AA_INT_ACK_KER_OFST
value|0x00000050
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FRF_AA_INT_ACK_KER_FIELD_LBN
value|0
define|#
directive|define
name|FRF_AA_INT_ACK_KER_FIELD_WIDTH
value|32
comment|/*  * FR_BZ_INT_ISR0_REG(128bit):  * Function 0 Interrupt Acknowlege Status register  */
define|#
directive|define
name|FR_BZ_INT_ISR0_REG_OFST
value|0x00000090
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_LBN
value|0
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_WIDTH
value|64
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_DW0_LBN
value|0
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_DW1_LBN
value|32
define|#
directive|define
name|FRF_BZ_INT_ISR_REG_DW1_WIDTH
value|32
comment|/*  * FR_AB_EE_SPI_HCMD_REG(128bit):  * SPI host command register  */
define|#
directive|define
name|FR_AB_EE_SPI_HCMD_REG_OFST
value|0x00000100
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_CMD_EN_LBN
value|31
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_CMD_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_WR_TIMER_ACTIVE_LBN
value|28
define|#
directive|define
name|FRF_AB_EE_WR_TIMER_ACTIVE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_SF_SEL_LBN
value|24
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_SF_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_DABCNT_LBN
value|16
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_DABCNT_WIDTH
value|5
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_READ_LBN
value|15
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_READ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_DUBCNT_LBN
value|12
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_DUBCNT_WIDTH
value|2
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_ADBCNT_LBN
value|8
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_ADBCNT_WIDTH
value|2
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_ENC_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_SPI_HCMD_ENC_WIDTH
value|8
comment|/*  * FR_CZ_USR_EV_CFG(32bit):  * User Level Event Configuration register  */
define|#
directive|define
name|FR_CZ_USR_EV_CFG_OFST
value|0x00000100
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_CZ_USREV_DIS_LBN
value|16
define|#
directive|define
name|FRF_CZ_USREV_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_DFLT_EVQ_LBN
value|0
define|#
directive|define
name|FRF_CZ_DFLT_EVQ_WIDTH
value|10
comment|/*  * FR_AB_EE_SPI_HADR_REG(128bit):  * SPI host address register  */
define|#
directive|define
name|FR_AB_EE_SPI_HADR_REG_OFST
value|0x00000110
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_SPI_HADR_DUBYTE_LBN
value|24
define|#
directive|define
name|FRF_AB_EE_SPI_HADR_DUBYTE_WIDTH
value|8
define|#
directive|define
name|FRF_AB_EE_SPI_HADR_ADR_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_SPI_HADR_ADR_WIDTH
value|24
comment|/*  * FR_AB_EE_SPI_HDATA_REG(128bit):  * SPI host data register  */
define|#
directive|define
name|FR_AB_EE_SPI_HDATA_REG_OFST
value|0x00000120
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA3_LBN
value|96
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA3_WIDTH
value|32
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA2_LBN
value|64
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA2_WIDTH
value|32
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA1_LBN
value|32
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA1_WIDTH
value|32
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA0_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_SPI_HDATA0_WIDTH
value|32
comment|/*  * FR_AB_EE_BASE_PAGE_REG(128bit):  * Expansion ROM base mirror register  */
define|#
directive|define
name|FR_AB_EE_BASE_PAGE_REG_OFST
value|0x00000130
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_EXPROM_MASK_LBN
value|16
define|#
directive|define
name|FRF_AB_EE_EXPROM_MASK_WIDTH
value|13
define|#
directive|define
name|FRF_AB_EE_EXP_ROM_WINDOW_BASE_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_EXP_ROM_WINDOW_BASE_WIDTH
value|13
comment|/*  * FR_AB_EE_VPD_SW_CNTL_REG(128bit):  * VPD access SW control register  */
define|#
directive|define
name|FR_AB_EE_VPD_SW_CNTL_REG_OFST
value|0x00000150
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_VPD_CYCLE_PENDING_LBN
value|31
define|#
directive|define
name|FRF_AB_EE_VPD_CYCLE_PENDING_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_WRITE_LBN
value|28
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_WRITE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_ADR_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_ADR_WIDTH
value|15
comment|/*  * FR_AB_EE_VPD_SW_DATA_REG(128bit):  * VPD access SW data register  */
define|#
directive|define
name|FR_AB_EE_VPD_SW_DATA_REG_OFST
value|0x00000160
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_DAT_LBN
value|0
define|#
directive|define
name|FRF_AB_EE_VPD_CYC_DAT_WIDTH
value|32
comment|/*  * FR_BB_PCIE_CORE_INDIRECT_REG(64bit):  * Indirect Access to PCIE Core registers  */
define|#
directive|define
name|FR_BB_PCIE_CORE_INDIRECT_REG_OFST
value|0x000001f0
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FRF_BB_PCIE_CORE_TARGET_DATA_LBN
value|32
define|#
directive|define
name|FRF_BB_PCIE_CORE_TARGET_DATA_WIDTH
value|32
define|#
directive|define
name|FRF_BB_PCIE_CORE_INDIRECT_ACCESS_DIR_LBN
value|15
define|#
directive|define
name|FRF_BB_PCIE_CORE_INDIRECT_ACCESS_DIR_WIDTH
value|1
define|#
directive|define
name|FRF_BB_PCIE_CORE_TARGET_REG_ADRS_LBN
value|0
define|#
directive|define
name|FRF_BB_PCIE_CORE_TARGET_REG_ADRS_WIDTH
value|12
comment|/*  * FR_AB_GPIO_CTL_REG(128bit):  * GPIO control register  */
define|#
directive|define
name|FR_AB_GPIO_CTL_REG_OFST
value|0x00000210
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GPIO15_OEN_LBN
value|63
define|#
directive|define
name|FRF_AB_GPIO15_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO14_OEN_LBN
value|62
define|#
directive|define
name|FRF_AB_GPIO14_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO13_OEN_LBN
value|61
define|#
directive|define
name|FRF_AB_GPIO13_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO12_OEN_LBN
value|60
define|#
directive|define
name|FRF_AB_GPIO12_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO11_OEN_LBN
value|59
define|#
directive|define
name|FRF_AB_GPIO11_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO10_OEN_LBN
value|58
define|#
directive|define
name|FRF_AB_GPIO10_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO9_OEN_LBN
value|57
define|#
directive|define
name|FRF_AB_GPIO9_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO8_OEN_LBN
value|56
define|#
directive|define
name|FRF_AB_GPIO8_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO15_OUT_LBN
value|55
define|#
directive|define
name|FRF_AB_GPIO15_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO14_OUT_LBN
value|54
define|#
directive|define
name|FRF_AB_GPIO14_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO13_OUT_LBN
value|53
define|#
directive|define
name|FRF_AB_GPIO13_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO12_OUT_LBN
value|52
define|#
directive|define
name|FRF_AB_GPIO12_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO11_OUT_LBN
value|51
define|#
directive|define
name|FRF_AB_GPIO11_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO10_OUT_LBN
value|50
define|#
directive|define
name|FRF_AB_GPIO10_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO9_OUT_LBN
value|49
define|#
directive|define
name|FRF_AB_GPIO9_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO8_OUT_LBN
value|48
define|#
directive|define
name|FRF_AB_GPIO8_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO15_IN_LBN
value|47
define|#
directive|define
name|FRF_AB_GPIO15_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO14_IN_LBN
value|46
define|#
directive|define
name|FRF_AB_GPIO14_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO13_IN_LBN
value|45
define|#
directive|define
name|FRF_AB_GPIO13_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO12_IN_LBN
value|44
define|#
directive|define
name|FRF_AB_GPIO12_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO11_IN_LBN
value|43
define|#
directive|define
name|FRF_AB_GPIO11_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO10_IN_LBN
value|42
define|#
directive|define
name|FRF_AB_GPIO10_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO9_IN_LBN
value|41
define|#
directive|define
name|FRF_AB_GPIO9_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO8_IN_LBN
value|40
define|#
directive|define
name|FRF_AB_GPIO8_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO15_PWRUP_VALUE_LBN
value|39
define|#
directive|define
name|FRF_AB_GPIO15_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO14_PWRUP_VALUE_LBN
value|38
define|#
directive|define
name|FRF_AB_GPIO14_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO13_PWRUP_VALUE_LBN
value|37
define|#
directive|define
name|FRF_AB_GPIO13_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO12_PWRUP_VALUE_LBN
value|36
define|#
directive|define
name|FRF_AB_GPIO12_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO11_PWRUP_VALUE_LBN
value|35
define|#
directive|define
name|FRF_AB_GPIO11_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO10_PWRUP_VALUE_LBN
value|34
define|#
directive|define
name|FRF_AB_GPIO10_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO9_PWRUP_VALUE_LBN
value|33
define|#
directive|define
name|FRF_AB_GPIO9_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO8_PWRUP_VALUE_LBN
value|32
define|#
directive|define
name|FRF_AB_GPIO8_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_BB_CLK156_OUT_EN_LBN
value|31
define|#
directive|define
name|FRF_BB_CLK156_OUT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BB_USE_NIC_CLK_LBN
value|30
define|#
directive|define
name|FRF_BB_USE_NIC_CLK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO5_OEN_LBN
value|29
define|#
directive|define
name|FRF_AB_GPIO5_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO4_OEN_LBN
value|28
define|#
directive|define
name|FRF_AB_GPIO4_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO3_OEN_LBN
value|27
define|#
directive|define
name|FRF_AB_GPIO3_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO2_OEN_LBN
value|26
define|#
directive|define
name|FRF_AB_GPIO2_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO1_OEN_LBN
value|25
define|#
directive|define
name|FRF_AB_GPIO1_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO0_OEN_LBN
value|24
define|#
directive|define
name|FRF_AB_GPIO0_OEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO5_OUT_LBN
value|21
define|#
directive|define
name|FRF_AB_GPIO5_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO4_OUT_LBN
value|20
define|#
directive|define
name|FRF_AB_GPIO4_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO3_OUT_LBN
value|19
define|#
directive|define
name|FRF_AB_GPIO3_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO2_OUT_LBN
value|18
define|#
directive|define
name|FRF_AB_GPIO2_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO1_OUT_LBN
value|17
define|#
directive|define
name|FRF_AB_GPIO1_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO0_OUT_LBN
value|16
define|#
directive|define
name|FRF_AB_GPIO0_OUT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO5_IN_LBN
value|13
define|#
directive|define
name|FRF_AB_GPIO5_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO4_IN_LBN
value|12
define|#
directive|define
name|FRF_AB_GPIO4_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO3_IN_LBN
value|11
define|#
directive|define
name|FRF_AB_GPIO3_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO2_IN_LBN
value|10
define|#
directive|define
name|FRF_AB_GPIO2_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO1_IN_LBN
value|9
define|#
directive|define
name|FRF_AB_GPIO1_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO0_IN_LBN
value|8
define|#
directive|define
name|FRF_AB_GPIO0_IN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO5_PWRUP_VALUE_LBN
value|5
define|#
directive|define
name|FRF_AB_GPIO5_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO4_PWRUP_VALUE_LBN
value|4
define|#
directive|define
name|FRF_AB_GPIO4_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO3_PWRUP_VALUE_LBN
value|3
define|#
directive|define
name|FRF_AB_GPIO3_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO2_PWRUP_VALUE_LBN
value|2
define|#
directive|define
name|FRF_AB_GPIO2_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO1_PWRUP_VALUE_LBN
value|1
define|#
directive|define
name|FRF_AB_GPIO1_PWRUP_VALUE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GPIO0_PWRUP_VALUE_LBN
value|0
define|#
directive|define
name|FRF_AB_GPIO0_PWRUP_VALUE_WIDTH
value|1
comment|/*  * FR_AZ_FATAL_INTR_REG_KER(128bit):  * Fatal interrupt register for Kernel  */
define|#
directive|define
name|FR_AZ_FATAL_INTR_REG_KER_OFST
value|0x00000230
comment|/* falcona0,falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_KER_EN_LBN
value|44
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_KER_EN_LBN
value|43
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_KER_EN_LBN
value|43
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_KER_EN_LBN
value|42
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUFID_OOB_INT_KER_EN_LBN
value|41
define|#
directive|define
name|FRF_AZ_BUFID_OOB_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_KER_EN_LBN
value|40
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_KER_EN_LBN
value|39
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_KER_EN_LBN
value|38
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_KER_EN_LBN
value|37
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_KER_EN_LBN
value|36
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_KER_EN_LBN
value|35
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_KER_EN_LBN
value|34
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_KER_EN_LBN
value|33
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_KER_EN_LBN
value|32
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_KER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_KER_LBN
value|12
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_KER_LBN
value|11
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_KER_LBN
value|11
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_KER_LBN
value|10
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUFID_DC_OOB_INT_KER_LBN
value|9
define|#
directive|define
name|FRF_AZ_BUFID_DC_OOB_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_KER_LBN
value|8
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_KER_LBN
value|7
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_KER_LBN
value|6
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_KER_LBN
value|5
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_KER_LBN
value|4
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_KER_LBN
value|3
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_KER_LBN
value|2
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_KER_LBN
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_KER_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_KER_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_KER_WIDTH
value|1
comment|/*  * FR_AZ_FATAL_INTR_REG_CHAR(128bit):  * Fatal interrupt register for Char  */
define|#
directive|define
name|FR_AZ_FATAL_INTR_REG_CHAR_OFST
value|0x00000240
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_CHAR_EN_LBN
value|44
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_CHAR_EN_LBN
value|43
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_CHAR_EN_LBN
value|43
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_CHAR_EN_LBN
value|42
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUFID_OOB_INT_CHAR_EN_LBN
value|41
define|#
directive|define
name|FRF_AZ_BUFID_OOB_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_CHAR_EN_LBN
value|40
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_CHAR_EN_LBN
value|39
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_CHAR_EN_LBN
value|38
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_CHAR_EN_LBN
value|37
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_CHAR_EN_LBN
value|36
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_CHAR_EN_LBN
value|35
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_CHAR_EN_LBN
value|34
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_CHAR_EN_LBN
value|33
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_CHAR_EN_LBN
value|32
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_CHAR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_CHAR_LBN
value|12
define|#
directive|define
name|FRF_CZ_SRAM_PERR_INT_P_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_CHAR_LBN
value|11
define|#
directive|define
name|FRF_AB_PCI_BUSERR_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_CHAR_LBN
value|11
define|#
directive|define
name|FRF_CZ_MBU_PERR_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_CHAR_LBN
value|10
define|#
directive|define
name|FRF_AZ_SRAM_OOB_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUFID_DC_OOB_INT_CHAR_LBN
value|9
define|#
directive|define
name|FRF_AZ_BUFID_DC_OOB_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_CHAR_LBN
value|8
define|#
directive|define
name|FRF_AZ_MEM_PERR_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_CHAR_LBN
value|7
define|#
directive|define
name|FRF_AZ_RBUF_OWN_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_CHAR_LBN
value|6
define|#
directive|define
name|FRF_AZ_TBUF_OWN_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_CHAR_LBN
value|5
define|#
directive|define
name|FRF_AZ_RDESCQ_OWN_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_CHAR_LBN
value|4
define|#
directive|define
name|FRF_AZ_TDESCQ_OWN_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_CHAR_LBN
value|3
define|#
directive|define
name|FRF_AZ_EVQ_OWN_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_CHAR_LBN
value|2
define|#
directive|define
name|FRF_AZ_EVF_OFLO_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_CHAR_LBN
value|1
define|#
directive|define
name|FRF_AZ_ILL_ADR_INT_CHAR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_CHAR_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_PERR_INT_CHAR_WIDTH
value|1
comment|/*  * FR_AZ_DP_CTRL_REG(128bit):  * Datapath control register  */
define|#
directive|define
name|FR_AZ_DP_CTRL_REG_OFST
value|0x00000250
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_FLS_EVQ_ID_LBN
value|0
define|#
directive|define
name|FRF_AZ_FLS_EVQ_ID_WIDTH
value|12
comment|/*  * FR_AZ_MEM_STAT_REG(128bit):  * Memory status register  */
define|#
directive|define
name|FR_AZ_MEM_STAT_REG_OFST
value|0x00000260
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_LBN
value|53
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_WIDTH
value|40
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_DW0_LBN
value|53
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_DW1_LBN
value|85
define|#
directive|define
name|FRF_AB_MEM_PERR_VEC_DW1_WIDTH
value|6
define|#
directive|define
name|FRF_AB_MBIST_CORR_LBN
value|38
define|#
directive|define
name|FRF_AB_MBIST_CORR_WIDTH
value|15
define|#
directive|define
name|FRF_AB_MBIST_ERR_LBN
value|0
define|#
directive|define
name|FRF_AB_MBIST_ERR_WIDTH
value|40
define|#
directive|define
name|FRF_AB_MBIST_ERR_DW0_LBN
value|0
define|#
directive|define
name|FRF_AB_MBIST_ERR_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MBIST_ERR_DW1_LBN
value|32
define|#
directive|define
name|FRF_AB_MBIST_ERR_DW1_WIDTH
value|6
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_LBN
value|0
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_WIDTH
value|35
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_DW0_LBN
value|0
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_DW1_LBN
value|32
define|#
directive|define
name|FRF_CZ_MEM_PERR_VEC_DW1_WIDTH
value|3
comment|/*  * FR_PORT0_CS_DEBUG_REG(128bit):  * Debug register  */
define|#
directive|define
name|FR_AZ_CS_DEBUG_REG_OFST
value|0x00000270
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GLB_DEBUG2_SEL_LBN
value|50
define|#
directive|define
name|FRF_AB_GLB_DEBUG2_SEL_WIDTH
value|3
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL2_LBN
value|47
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL2_WIDTH
value|3
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL1_LBN
value|44
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL1_WIDTH
value|3
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL0_LBN
value|41
define|#
directive|define
name|FRF_AB_DEBUG_BLK_SEL0_WIDTH
value|3
define|#
directive|define
name|FRF_CZ_CS_PORT_NUM_LBN
value|40
define|#
directive|define
name|FRF_CZ_CS_PORT_NUM_WIDTH
value|2
define|#
directive|define
name|FRF_AB_MISC_DEBUG_ADDR_LBN
value|36
define|#
directive|define
name|FRF_AB_MISC_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_CZ_CS_RESERVED_LBN
value|36
define|#
directive|define
name|FRF_CZ_CS_RESERVED_WIDTH
value|4
define|#
directive|define
name|FRF_AB_SERDES_DEBUG_ADDR_LBN
value|31
define|#
directive|define
name|FRF_AB_SERDES_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_DW0_LBN
value|1
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_DW1_LBN
value|33
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_DW1_WIDTH
value|3
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_LBN
value|1
define|#
directive|define
name|FRF_CZ_CS_PORT_FPE_WIDTH
value|35
define|#
directive|define
name|FRF_AB_EM_DEBUG_ADDR_LBN
value|26
define|#
directive|define
name|FRF_AB_EM_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_SR_DEBUG_ADDR_LBN
value|21
define|#
directive|define
name|FRF_AB_SR_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_EV_DEBUG_ADDR_LBN
value|16
define|#
directive|define
name|FRF_AB_EV_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_RX_DEBUG_ADDR_LBN
value|11
define|#
directive|define
name|FRF_AB_RX_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_TX_DEBUG_ADDR_LBN
value|6
define|#
directive|define
name|FRF_AB_TX_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_CS_BIU_DEBUG_ADDR_LBN
value|1
define|#
directive|define
name|FRF_AB_CS_BIU_DEBUG_ADDR_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_CS_DEBUG_EN_LBN
value|0
define|#
directive|define
name|FRF_AZ_CS_DEBUG_EN_WIDTH
value|1
comment|/*  * FR_AZ_DRIVER_REG(128bit):  * Driver scratch register [0-7]  */
define|#
directive|define
name|FR_AZ_DRIVER_REG_OFST
value|0x00000280
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_DRIVER_REG_STEP
value|16
define|#
directive|define
name|FR_AZ_DRIVER_REG_ROWS
value|8
define|#
directive|define
name|FRF_AZ_DRIVER_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_DRIVER_DW0_WIDTH
value|32
comment|/*  * FR_AZ_ALTERA_BUILD_REG(128bit):  * Altera build register  */
define|#
directive|define
name|FR_AZ_ALTERA_BUILD_REG_OFST
value|0x00000300
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_ALTERA_BUILD_VER_LBN
value|0
define|#
directive|define
name|FRF_AZ_ALTERA_BUILD_VER_WIDTH
value|32
comment|/*  * FR_AZ_CSR_SPARE_REG(128bit):  * Spare register  */
define|#
directive|define
name|FR_AZ_CSR_SPARE_REG_OFST
value|0x00000310
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_TX_DATA_LBN
value|72
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_TX_DATA_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_LBN
value|64
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_WIDTH
value|38
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_DW0_LBN
value|64
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_DW1_LBN
value|96
define|#
directive|define
name|FRF_AZ_MEM_PERR_EN_DW1_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_CSR_SPARE_BITS_LBN
value|0
define|#
directive|define
name|FRF_AZ_CSR_SPARE_BITS_WIDTH
value|32
comment|/*  * FR_BZ_DEBUG_DATA_OUT_REG(128bit):  * Live Debug and Debug 2 out ports  */
define|#
directive|define
name|FR_BZ_DEBUG_DATA_OUT_REG_OFST
value|0x00000350
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_BZ_DEBUG2_PORT_LBN
value|25
define|#
directive|define
name|FRF_BZ_DEBUG2_PORT_WIDTH
value|15
define|#
directive|define
name|FRF_BZ_DEBUG1_PORT_LBN
value|0
define|#
directive|define
name|FRF_BZ_DEBUG1_PORT_WIDTH
value|25
comment|/*  * FR_BZ_EVQ_RPTR_REGP0(32bit):  * Event queue read pointer register  */
define|#
directive|define
name|FR_BZ_EVQ_RPTR_REGP0_OFST
value|0x00000400
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_EVQ_RPTR_REGP0_STEP
value|8192
define|#
directive|define
name|FR_BZ_EVQ_RPTR_REGP0_ROWS
value|1024
comment|/*  * FR_AA_EVQ_RPTR_REG_KER(32bit):  * Event queue read pointer register  */
define|#
directive|define
name|FR_AA_EVQ_RPTR_REG_KER_OFST
value|0x00011b00
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_EVQ_RPTR_REG_KER_STEP
value|4
define|#
directive|define
name|FR_AA_EVQ_RPTR_REG_KER_ROWS
value|4
comment|/*  * FR_AZ_EVQ_RPTR_REG(32bit):  * Event queue read pointer register  */
define|#
directive|define
name|FR_AZ_EVQ_RPTR_REG_OFST
value|0x00fa0000
comment|/* falconb0=net_func_bar2,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_EVQ_RPTR_REG_STEP
value|16
define|#
directive|define
name|FR_AB_EVQ_RPTR_REG_ROWS
value|4096
define|#
directive|define
name|FR_CZ_EVQ_RPTR_REG_ROWS
value|1024
comment|/*  * FR_BB_EVQ_RPTR_REGP123(32bit):  * Event queue read pointer register  */
define|#
directive|define
name|FR_BB_EVQ_RPTR_REGP123_OFST
value|0x01000400
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FR_BB_EVQ_RPTR_REGP123_STEP
value|8192
define|#
directive|define
name|FR_BB_EVQ_RPTR_REGP123_ROWS
value|3072
define|#
directive|define
name|FRF_AZ_EVQ_RPTR_VLD_LBN
value|15
define|#
directive|define
name|FRF_AZ_EVQ_RPTR_VLD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_RPTR_LBN
value|0
define|#
directive|define
name|FRF_AZ_EVQ_RPTR_WIDTH
value|15
comment|/*  * FR_BZ_TIMER_COMMAND_REGP0(128bit):  * Timer Command Registers  */
define|#
directive|define
name|FR_BZ_TIMER_COMMAND_REGP0_OFST
value|0x00000420
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_TIMER_COMMAND_REGP0_STEP
value|8192
define|#
directive|define
name|FR_BZ_TIMER_COMMAND_REGP0_ROWS
value|1024
comment|/*  * FR_AA_TIMER_COMMAND_REG_KER(128bit):  * Timer Command Registers  */
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REG_KER_OFST
value|0x00000420
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REG_KER_STEP
value|8192
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REG_KER_ROWS
value|4
comment|/*  * FR_AB_TIMER_COMMAND_REGP123(128bit):  * Timer Command Registers  */
define|#
directive|define
name|FR_AB_TIMER_COMMAND_REGP123_OFST
value|0x01000420
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AB_TIMER_COMMAND_REGP123_STEP
value|8192
define|#
directive|define
name|FR_AB_TIMER_COMMAND_REGP123_ROWS
value|3072
comment|/*  * FR_AA_TIMER_COMMAND_REGP0(128bit):  * Timer Command Registers  */
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REGP0_OFST
value|0x00008420
comment|/* falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REGP0_STEP
value|8192
define|#
directive|define
name|FR_AA_TIMER_COMMAND_REGP0_ROWS
value|1020
define|#
directive|define
name|FRF_CZ_TC_TIMER_MODE_LBN
value|14
define|#
directive|define
name|FRF_CZ_TC_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|FRF_AB_TC_TIMER_MODE_LBN
value|12
define|#
directive|define
name|FRF_AB_TC_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|FRF_CZ_TC_TIMER_VAL_LBN
value|0
define|#
directive|define
name|FRF_CZ_TC_TIMER_VAL_WIDTH
value|14
define|#
directive|define
name|FRF_AB_TC_TIMER_VAL_LBN
value|0
define|#
directive|define
name|FRF_AB_TC_TIMER_VAL_WIDTH
value|12
comment|/*  * FR_AZ_DRV_EV_REG(128bit):  * Driver generated event register  */
define|#
directive|define
name|FR_AZ_DRV_EV_REG_OFST
value|0x00000440
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_DRV_EV_QID_LBN
value|64
define|#
directive|define
name|FRF_AZ_DRV_EV_QID_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_LBN
value|0
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_DRV_EV_DATA_DW1_WIDTH
value|32
comment|/*  * FR_AZ_EVQ_CTL_REG(128bit):  * Event queue control register  */
define|#
directive|define
name|FR_AZ_EVQ_CTL_REG_OFST
value|0x00000450
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_RX_EVQ_WAKEUP_MASK_LBN
value|15
define|#
directive|define
name|FRF_CZ_RX_EVQ_WAKEUP_MASK_WIDTH
value|10
define|#
directive|define
name|FRF_BB_RX_EVQ_WAKEUP_MASK_LBN
value|15
define|#
directive|define
name|FRF_BB_RX_EVQ_WAKEUP_MASK_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_EVQ_OWNERR_CTL_LBN
value|14
define|#
directive|define
name|FRF_AZ_EVQ_OWNERR_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_FIFO_AF_TH_LBN
value|7
define|#
directive|define
name|FRF_AZ_EVQ_FIFO_AF_TH_WIDTH
value|7
define|#
directive|define
name|FRF_AZ_EVQ_FIFO_NOTAF_TH_LBN
value|0
define|#
directive|define
name|FRF_AZ_EVQ_FIFO_NOTAF_TH_WIDTH
value|7
comment|/*  * FR_AZ_EVQ_CNT1_REG(128bit):  * Event counter 1 register  */
define|#
directive|define
name|FR_AZ_EVQ_CNT1_REG_OFST
value|0x00000460
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_EVQ_CNT_PRE_FIFO_LBN
value|120
define|#
directive|define
name|FRF_AZ_EVQ_CNT_PRE_FIFO_WIDTH
value|7
define|#
directive|define
name|FRF_AZ_EVQ_CNT_TOBIU_LBN
value|100
define|#
directive|define
name|FRF_AZ_EVQ_CNT_TOBIU_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_TX_REQ_CNT_LBN
value|80
define|#
directive|define
name|FRF_AZ_EVQ_TX_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_RX_REQ_CNT_LBN
value|60
define|#
directive|define
name|FRF_AZ_EVQ_RX_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_EM_REQ_CNT_LBN
value|40
define|#
directive|define
name|FRF_AZ_EVQ_EM_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_CSR_REQ_CNT_LBN
value|20
define|#
directive|define
name|FRF_AZ_EVQ_CSR_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_ERR_REQ_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_EVQ_ERR_REQ_CNT_WIDTH
value|20
comment|/*  * FR_AZ_EVQ_CNT2_REG(128bit):  * Event counter 2 register  */
define|#
directive|define
name|FR_AZ_EVQ_CNT2_REG_OFST
value|0x00000470
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_EVQ_UPD_REQ_CNT_LBN
value|104
define|#
directive|define
name|FRF_AZ_EVQ_UPD_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_CLR_REQ_CNT_LBN
value|84
define|#
directive|define
name|FRF_AZ_EVQ_CLR_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_RDY_CNT_LBN
value|80
define|#
directive|define
name|FRF_AZ_EVQ_RDY_CNT_WIDTH
value|4
define|#
directive|define
name|FRF_AZ_EVQ_WU_REQ_CNT_LBN
value|60
define|#
directive|define
name|FRF_AZ_EVQ_WU_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_WET_REQ_CNT_LBN
value|40
define|#
directive|define
name|FRF_AZ_EVQ_WET_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_INIT_REQ_CNT_LBN
value|20
define|#
directive|define
name|FRF_AZ_EVQ_INIT_REQ_CNT_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_EVQ_TM_REQ_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_EVQ_TM_REQ_CNT_WIDTH
value|20
comment|/*  * FR_CZ_USR_EV_REG(32bit):  * Event mailbox register  */
define|#
directive|define
name|FR_CZ_USR_EV_REG_OFST
value|0x00000540
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_CZ_USR_EV_REG_STEP
value|8192
define|#
directive|define
name|FR_CZ_USR_EV_REG_ROWS
value|1024
define|#
directive|define
name|FRF_CZ_USR_EV_DATA_LBN
value|0
define|#
directive|define
name|FRF_CZ_USR_EV_DATA_WIDTH
value|32
comment|/*  * FR_AZ_BUF_TBL_CFG_REG(128bit):  * Buffer table configuration register  */
define|#
directive|define
name|FR_AZ_BUF_TBL_CFG_REG_OFST
value|0x00000600
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_BUF_TBL_MODE_LBN
value|3
define|#
directive|define
name|FRF_AZ_BUF_TBL_MODE_WIDTH
value|1
comment|/*  * FR_AZ_SRM_RX_DC_CFG_REG(128bit):  * SRAM receive descriptor cache configuration register  */
define|#
directive|define
name|FR_AZ_SRM_RX_DC_CFG_REG_OFST
value|0x00000610
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_SRM_CLK_TMP_EN_LBN
value|21
define|#
directive|define
name|FRF_AZ_SRM_CLK_TMP_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_RX_DC_BASE_ADR_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_RX_DC_BASE_ADR_WIDTH
value|21
comment|/*  * FR_AZ_SRM_TX_DC_CFG_REG(128bit):  * SRAM transmit descriptor cache configuration register  */
define|#
directive|define
name|FR_AZ_SRM_TX_DC_CFG_REG_OFST
value|0x00000620
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_SRM_TX_DC_BASE_ADR_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_TX_DC_BASE_ADR_WIDTH
value|21
comment|/*  * FR_AZ_SRM_CFG_REG(128bit):  * SRAM configuration register  */
define|#
directive|define
name|FR_AZ_SRM_CFG_REG_SF_OFST
value|0x00000380
comment|/* falcona0,falconb0=eeprom_flash */
comment|/*  * FR_AZ_SRM_CFG_REG(128bit):  * SRAM configuration register  */
define|#
directive|define
name|FR_AZ_SRM_CFG_REG_OFST
value|0x00000630
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_SRM_OOB_ADR_INTEN_LBN
value|5
define|#
directive|define
name|FRF_AZ_SRM_OOB_ADR_INTEN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_OOB_BUF_INTEN_LBN
value|4
define|#
directive|define
name|FRF_AZ_SRM_OOB_BUF_INTEN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_INIT_EN_LBN
value|3
define|#
directive|define
name|FRF_AZ_SRM_INIT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_NUM_BANK_LBN
value|2
define|#
directive|define
name|FRF_AZ_SRM_NUM_BANK_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_SRM_BANK_SIZE_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_BANK_SIZE_WIDTH
value|2
comment|/*  * FR_AZ_BUF_TBL_UPD_REG(128bit):  * Buffer table update register  */
define|#
directive|define
name|FR_AZ_BUF_TBL_UPD_REG_OFST
value|0x00000650
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_BUF_UPD_CMD_LBN
value|63
define|#
directive|define
name|FRF_AZ_BUF_UPD_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUF_CLR_CMD_LBN
value|62
define|#
directive|define
name|FRF_AZ_BUF_CLR_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUF_CLR_END_ID_LBN
value|32
define|#
directive|define
name|FRF_AZ_BUF_CLR_END_ID_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_BUF_CLR_START_ID_LBN
value|0
define|#
directive|define
name|FRF_AZ_BUF_CLR_START_ID_WIDTH
value|20
comment|/*  * FR_AZ_SRM_UPD_EVQ_REG(128bit):  * Buffer table update register  */
define|#
directive|define
name|FR_AZ_SRM_UPD_EVQ_REG_OFST
value|0x00000660
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_SRM_UPD_EVQ_ID_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_UPD_EVQ_ID_WIDTH
value|12
comment|/*  * FR_AZ_SRAM_PARITY_REG(128bit):  * SRAM parity register.  */
define|#
directive|define
name|FR_AZ_SRAM_PARITY_REG_OFST
value|0x00000670
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_BYPASS_ECC_LBN
value|3
define|#
directive|define
name|FRF_CZ_BYPASS_ECC_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_SEC_INT_LBN
value|2
define|#
directive|define
name|FRF_CZ_SEC_INT_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_FORCE_SRAM_DOUBLE_ERR_LBN
value|1
define|#
directive|define
name|FRF_CZ_FORCE_SRAM_DOUBLE_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_FORCE_SRAM_SINGLE_ERR_LBN
value|0
define|#
directive|define
name|FRF_CZ_FORCE_SRAM_SINGLE_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_FORCE_SRAM_PERR_LBN
value|0
define|#
directive|define
name|FRF_AB_FORCE_SRAM_PERR_WIDTH
value|1
comment|/*  * FR_AZ_RX_CFG_REG(128bit):  * Receive configuration register  */
define|#
directive|define
name|FR_AZ_RX_CFG_REG_OFST
value|0x00000800
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_EN_LBN
value|71
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_PLD_BUF_SIZE_LBN
value|62
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_PLD_BUF_SIZE_WIDTH
value|9
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_HDR_BUF_SIZE_LBN
value|53
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_HDR_BUF_SIZE_WIDTH
value|9
define|#
directive|define
name|FRF_CZ_RX_PRE_RFF_IPG_LBN
value|49
define|#
directive|define
name|FRF_CZ_RX_PRE_RFF_IPG_WIDTH
value|4
define|#
directive|define
name|FRF_BZ_RX_TCP_SUP_LBN
value|48
define|#
directive|define
name|FRF_BZ_RX_TCP_SUP_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_INGR_EN_LBN
value|47
define|#
directive|define
name|FRF_BZ_RX_INGR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_IP_HASH_LBN
value|46
define|#
directive|define
name|FRF_BZ_RX_IP_HASH_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_HASH_ALG_LBN
value|45
define|#
directive|define
name|FRF_BZ_RX_HASH_ALG_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_HASH_INSRT_HDR_LBN
value|44
define|#
directive|define
name|FRF_BZ_RX_HASH_INSRT_HDR_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_DESC_PUSH_EN_LBN
value|43
define|#
directive|define
name|FRF_BZ_RX_DESC_PUSH_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_RDW_PATCH_EN_LBN
value|42
define|#
directive|define
name|FRF_BZ_RX_RDW_PATCH_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BB_RX_PCI_BURST_SIZE_LBN
value|39
define|#
directive|define
name|FRF_BB_RX_PCI_BURST_SIZE_WIDTH
value|3
define|#
directive|define
name|FRF_BZ_RX_OWNERR_CTL_LBN
value|38
define|#
directive|define
name|FRF_BZ_RX_OWNERR_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_RX_XON_TX_TH_LBN
value|33
define|#
directive|define
name|FRF_BZ_RX_XON_TX_TH_WIDTH
value|5
define|#
directive|define
name|FRF_AA_RX_DESC_PUSH_EN_LBN
value|35
define|#
directive|define
name|FRF_AA_RX_DESC_PUSH_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AA_RX_RDW_PATCH_EN_LBN
value|34
define|#
directive|define
name|FRF_AA_RX_RDW_PATCH_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AA_RX_PCI_BURST_SIZE_LBN
value|31
define|#
directive|define
name|FRF_AA_RX_PCI_BURST_SIZE_WIDTH
value|3
define|#
directive|define
name|FRF_BZ_RX_XOFF_TX_TH_LBN
value|28
define|#
directive|define
name|FRF_BZ_RX_XOFF_TX_TH_WIDTH
value|5
define|#
directive|define
name|FRF_AA_RX_OWNERR_CTL_LBN
value|30
define|#
directive|define
name|FRF_AA_RX_OWNERR_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AA_RX_XON_TX_TH_LBN
value|25
define|#
directive|define
name|FRF_AA_RX_XON_TX_TH_WIDTH
value|5
define|#
directive|define
name|FRF_BZ_RX_USR_BUF_SIZE_LBN
value|19
define|#
directive|define
name|FRF_BZ_RX_USR_BUF_SIZE_WIDTH
value|9
define|#
directive|define
name|FRF_AA_RX_XOFF_TX_TH_LBN
value|20
define|#
directive|define
name|FRF_AA_RX_XOFF_TX_TH_WIDTH
value|5
define|#
directive|define
name|FRF_AA_RX_USR_BUF_SIZE_LBN
value|11
define|#
directive|define
name|FRF_AA_RX_USR_BUF_SIZE_WIDTH
value|9
define|#
directive|define
name|FRF_BZ_RX_XON_MAC_TH_LBN
value|10
define|#
directive|define
name|FRF_BZ_RX_XON_MAC_TH_WIDTH
value|9
define|#
directive|define
name|FRF_AA_RX_XON_MAC_TH_LBN
value|6
define|#
directive|define
name|FRF_AA_RX_XON_MAC_TH_WIDTH
value|5
define|#
directive|define
name|FRF_BZ_RX_XOFF_MAC_TH_LBN
value|1
define|#
directive|define
name|FRF_BZ_RX_XOFF_MAC_TH_WIDTH
value|9
define|#
directive|define
name|FRF_AA_RX_XOFF_MAC_TH_LBN
value|1
define|#
directive|define
name|FRF_AA_RX_XOFF_MAC_TH_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_RX_XOFF_MAC_EN_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_XOFF_MAC_EN_WIDTH
value|1
comment|/*  * FR_AZ_RX_FILTER_CTL_REG(128bit):  * Receive filter control registers  */
define|#
directive|define
name|FR_AZ_RX_FILTER_CTL_REG_OFST
value|0x00000810
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_ETHERNET_WILDCARD_SEARCH_LIMIT_LBN
value|94
define|#
directive|define
name|FRF_CZ_ETHERNET_WILDCARD_SEARCH_LIMIT_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_ETHERNET_FULL_SEARCH_LIMIT_LBN
value|86
define|#
directive|define
name|FRF_CZ_ETHERNET_FULL_SEARCH_LIMIT_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_RX_FILTER_ALL_VLAN_ETHERTYPES_LBN
value|85
define|#
directive|define
name|FRF_CZ_RX_FILTER_ALL_VLAN_ETHERTYPES_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RX_VLAN_MATCH_ETHERTYPE_LBN
value|69
define|#
directive|define
name|FRF_CZ_RX_VLAN_MATCH_ETHERTYPE_WIDTH
value|16
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_Q_ID_LBN
value|57
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_Q_ID_WIDTH
value|12
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_RSS_ENABLED_LBN
value|56
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_RSS_ENABLED_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_IP_OVERRIDE_LBN
value|55
define|#
directive|define
name|FRF_CZ_MULTICAST_NOMATCH_IP_OVERRIDE_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_Q_ID_LBN
value|43
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_Q_ID_WIDTH
value|12
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_RSS_ENABLED_LBN
value|42
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_RSS_ENABLED_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_IP_OVERRIDE_LBN
value|41
define|#
directive|define
name|FRF_CZ_UNICAST_NOMATCH_IP_OVERRIDE_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_SCATTER_ENBL_NO_MATCH_Q_LBN
value|40
define|#
directive|define
name|FRF_BZ_SCATTER_ENBL_NO_MATCH_Q_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_UDP_FULL_SRCH_LIMIT_LBN
value|32
define|#
directive|define
name|FRF_AZ_UDP_FULL_SRCH_LIMIT_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_NUM_KER_LBN
value|24
define|#
directive|define
name|FRF_AZ_NUM_KER_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_UDP_WILD_SRCH_LIMIT_LBN
value|16
define|#
directive|define
name|FRF_AZ_UDP_WILD_SRCH_LIMIT_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_TCP_WILD_SRCH_LIMIT_LBN
value|8
define|#
directive|define
name|FRF_AZ_TCP_WILD_SRCH_LIMIT_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_TCP_FULL_SRCH_LIMIT_LBN
value|0
define|#
directive|define
name|FRF_AZ_TCP_FULL_SRCH_LIMIT_WIDTH
value|8
comment|/*  * FR_AZ_RX_FLUSH_DESCQ_REG(128bit):  * Receive flush descriptor queue register  */
define|#
directive|define
name|FR_AZ_RX_FLUSH_DESCQ_REG_OFST
value|0x00000820
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_FLUSH_DESCQ_CMD_LBN
value|24
define|#
directive|define
name|FRF_AZ_RX_FLUSH_DESCQ_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_FLUSH_DESCQ_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_FLUSH_DESCQ_WIDTH
value|12
comment|/*  * FR_BZ_RX_DESC_UPD_REGP0(128bit):  * Receive descriptor update register.  */
define|#
directive|define
name|FR_BZ_RX_DESC_UPD_REGP0_OFST
value|0x00000830
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_RX_DESC_UPD_REGP0_STEP
value|8192
define|#
directive|define
name|FR_BZ_RX_DESC_UPD_REGP0_ROWS
value|1024
comment|/*  * FR_AA_RX_DESC_UPD_REG_KER(128bit):  * Receive descriptor update register.  */
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REG_KER_OFST
value|0x00000830
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REG_KER_STEP
value|8192
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REG_KER_ROWS
value|4
comment|/*  * FR_AB_RX_DESC_UPD_REGP123(128bit):  * Receive descriptor update register.  */
define|#
directive|define
name|FR_AB_RX_DESC_UPD_REGP123_OFST
value|0x01000830
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AB_RX_DESC_UPD_REGP123_STEP
value|8192
define|#
directive|define
name|FR_AB_RX_DESC_UPD_REGP123_ROWS
value|3072
comment|/*  * FR_AA_RX_DESC_UPD_REGP0(128bit):  * Receive descriptor update register.  */
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REGP0_OFST
value|0x00008830
comment|/* falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REGP0_STEP
value|8192
define|#
directive|define
name|FR_AA_RX_DESC_UPD_REGP0_ROWS
value|1020
define|#
directive|define
name|FRF_AZ_RX_DESC_WPTR_LBN
value|96
define|#
directive|define
name|FRF_AZ_RX_DESC_WPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_RX_DESC_PUSH_CMD_LBN
value|95
define|#
directive|define
name|FRF_AZ_RX_DESC_PUSH_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_DESC_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DESC_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_RX_DESC_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DESC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_RX_DESC_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_RX_DESC_DW1_WIDTH
value|32
comment|/*  * FR_AZ_RX_DC_CFG_REG(128bit):  * Receive descriptor cache configuration register  */
define|#
directive|define
name|FR_AZ_RX_DC_CFG_REG_OFST
value|0x00000840
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_MAX_PF_LBN
value|2
define|#
directive|define
name|FRF_AZ_RX_MAX_PF_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_RX_DC_SIZE_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DC_SIZE_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_RX_DC_SIZE_64
value|3
define|#
directive|define
name|FFE_AZ_RX_DC_SIZE_32
value|2
define|#
directive|define
name|FFE_AZ_RX_DC_SIZE_16
value|1
define|#
directive|define
name|FFE_AZ_RX_DC_SIZE_8
value|0
comment|/*  * FR_AZ_RX_DC_PF_WM_REG(128bit):  * Receive descriptor cache pre-fetch watermark register  */
define|#
directive|define
name|FR_AZ_RX_DC_PF_WM_REG_OFST
value|0x00000850
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_DC_PF_HWM_LBN
value|6
define|#
directive|define
name|FRF_AZ_RX_DC_PF_HWM_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_RX_DC_PF_LWM_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DC_PF_LWM_WIDTH
value|6
comment|/*  * FR_BZ_RX_RSS_TKEY_REG(128bit):  * RSS Toeplitz hash key  */
define|#
directive|define
name|FR_BZ_RX_RSS_TKEY_REG_OFST
value|0x00000860
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_LBN
value|96
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW3_LBN
value|96
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW3_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW2_LBN
value|64
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW2_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW1_LBN
value|32
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW0_LBN
value|0
define|#
directive|define
name|FRF_BZ_RX_RSS_TKEY_DW0_WIDTH
value|32
comment|/*  * FR_AZ_RX_NODESC_DROP_REG(128bit):  * Receive dropped packet counter register  */
define|#
directive|define
name|FR_AZ_RX_NODESC_DROP_REG_OFST
value|0x00000880
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_NODESC_DROP_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_NODESC_DROP_CNT_WIDTH
value|16
comment|/*  * FR_AZ_RX_SELF_RST_REG(128bit):  * Receive self reset register  */
define|#
directive|define
name|FR_AZ_RX_SELF_RST_REG_OFST
value|0x00000890
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_ISCSI_DIS_LBN
value|17
define|#
directive|define
name|FRF_AZ_RX_ISCSI_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RX_SW_RST_REG_LBN
value|16
define|#
directive|define
name|FRF_AB_RX_SW_RST_REG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_RX_SELF_RST_EN_LBN
value|8
define|#
directive|define
name|FRF_AB_RX_SELF_RST_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_MAX_PF_LAT_LBN
value|4
define|#
directive|define
name|FRF_AZ_RX_MAX_PF_LAT_WIDTH
value|4
define|#
directive|define
name|FRF_AZ_RX_MAX_LU_LAT_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_MAX_LU_LAT_WIDTH
value|4
comment|/*  * FR_AZ_RX_DEBUG_REG(128bit):  * undocumented register  */
define|#
directive|define
name|FR_AZ_RX_DEBUG_REG_OFST
value|0x000008a0
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_DEBUG_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DEBUG_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_RX_DEBUG_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DEBUG_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_RX_DEBUG_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_RX_DEBUG_DW1_WIDTH
value|32
comment|/*  * FR_AZ_RX_PUSH_DROP_REG(128bit):  * Receive descriptor push dropped counter register  */
define|#
directive|define
name|FR_AZ_RX_PUSH_DROP_REG_OFST
value|0x000008b0
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_RX_PUSH_DROP_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_PUSH_DROP_CNT_WIDTH
value|32
comment|/*  * FR_CZ_RX_RSS_IPV6_REG1(128bit):  * IPv6 RSS Toeplitz hash key low bytes  */
define|#
directive|define
name|FR_CZ_RX_RSS_IPV6_REG1_OFST
value|0x000008d0
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_WIDTH
value|128
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW0_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW1_LBN
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW2_LBN
value|64
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW2_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW3_LBN
value|96
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_LO_DW3_WIDTH
value|32
comment|/*  * FR_CZ_RX_RSS_IPV6_REG2(128bit):  * IPv6 RSS Toeplitz hash key middle bytes  */
define|#
directive|define
name|FR_CZ_RX_RSS_IPV6_REG2_OFST
value|0x000008e0
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_WIDTH
value|128
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW0_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW1_LBN
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW2_LBN
value|64
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW2_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW3_LBN
value|96
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_MID_DW3_WIDTH
value|32
comment|/*  * FR_CZ_RX_RSS_IPV6_REG3(128bit):  * IPv6 RSS Toeplitz hash key upper bytes and IPv6 RSS settings  */
define|#
directive|define
name|FR_CZ_RX_RSS_IPV6_REG3_OFST
value|0x000008f0
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_THASH_ENABLE_LBN
value|66
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_THASH_ENABLE_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_IP_THASH_ENABLE_LBN
value|65
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_IP_THASH_ENABLE_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TCP_SUPPRESS_LBN
value|64
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TCP_SUPPRESS_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_WIDTH
value|64
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_DW0_LBN
value|0
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_DW1_LBN
value|32
define|#
directive|define
name|FRF_CZ_RX_RSS_IPV6_TKEY_HI_DW1_WIDTH
value|32
comment|/*  * FR_AZ_TX_FLUSH_DESCQ_REG(128bit):  * Transmit flush descriptor queue register  */
define|#
directive|define
name|FR_AZ_TX_FLUSH_DESCQ_REG_OFST
value|0x00000a00
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_FLUSH_DESCQ_CMD_LBN
value|12
define|#
directive|define
name|FRF_AZ_TX_FLUSH_DESCQ_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_FLUSH_DESCQ_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_FLUSH_DESCQ_WIDTH
value|12
comment|/*  * FR_BZ_TX_DESC_UPD_REGP0(128bit):  * Transmit descriptor update register.  */
define|#
directive|define
name|FR_BZ_TX_DESC_UPD_REGP0_OFST
value|0x00000a10
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_TX_DESC_UPD_REGP0_STEP
value|8192
define|#
directive|define
name|FR_BZ_TX_DESC_UPD_REGP0_ROWS
value|1024
comment|/*  * FR_AA_TX_DESC_UPD_REG_KER(128bit):  * Transmit descriptor update register.  */
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REG_KER_OFST
value|0x00000a10
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REG_KER_STEP
value|8192
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REG_KER_ROWS
value|8
comment|/*  * FR_AB_TX_DESC_UPD_REGP123(128bit):  * Transmit descriptor update register.  */
define|#
directive|define
name|FR_AB_TX_DESC_UPD_REGP123_OFST
value|0x01000a10
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AB_TX_DESC_UPD_REGP123_STEP
value|8192
define|#
directive|define
name|FR_AB_TX_DESC_UPD_REGP123_ROWS
value|3072
comment|/*  * FR_AA_TX_DESC_UPD_REGP0(128bit):  * Transmit descriptor update register.  */
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REGP0_OFST
value|0x00008a10
comment|/* falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REGP0_STEP
value|8192
define|#
directive|define
name|FR_AA_TX_DESC_UPD_REGP0_ROWS
value|1020
define|#
directive|define
name|FRF_AZ_TX_DESC_WPTR_LBN
value|96
define|#
directive|define
name|FRF_AZ_TX_DESC_WPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_TX_DESC_PUSH_CMD_LBN
value|95
define|#
directive|define
name|FRF_AZ_TX_DESC_PUSH_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DESC_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_DESC_WIDTH
value|95
define|#
directive|define
name|FRF_AZ_TX_DESC_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_DESC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_TX_DESC_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_TX_DESC_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_TX_DESC_DW2_LBN
value|64
define|#
directive|define
name|FRF_AZ_TX_DESC_DW2_WIDTH
value|31
comment|/*  * FR_AZ_TX_DC_CFG_REG(128bit):  * Transmit descriptor cache configuration register  */
define|#
directive|define
name|FR_AZ_TX_DC_CFG_REG_OFST
value|0x00000a20
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_DC_SIZE_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_DC_SIZE_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_TX_DC_SIZE_32
value|2
define|#
directive|define
name|FFE_AZ_TX_DC_SIZE_16
value|1
define|#
directive|define
name|FFE_AZ_TX_DC_SIZE_8
value|0
comment|/*  * FR_AA_TX_CHKSM_CFG_REG(128bit):  * Transmit checksum configuration register  */
define|#
directive|define
name|FR_AA_TX_CHKSM_CFG_REG_OFST
value|0x00000a30
comment|/* falcona0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_96_127_LBN
value|96
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_96_127_WIDTH
value|32
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_64_95_LBN
value|64
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_64_95_WIDTH
value|32
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_32_63_LBN
value|32
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_32_63_WIDTH
value|32
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_0_31_LBN
value|0
define|#
directive|define
name|FRF_AA_TX_Q_CHKSM_DIS_0_31_WIDTH
value|32
comment|/*  * FR_AZ_TX_CFG_REG(128bit):  * Transmit configuration register  */
define|#
directive|define
name|FR_AZ_TX_CFG_REG_OFST
value|0x00000a50
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_CZ_TX_CONT_LOOKUP_THRESH_RANGE_LBN
value|114
define|#
directive|define
name|FRF_CZ_TX_CONT_LOOKUP_THRESH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_FILTER_TEST_MODE_BIT_LBN
value|113
define|#
directive|define
name|FRF_CZ_TX_FILTER_TEST_MODE_BIT_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_TX_ETH_FILTER_WILD_SEARCH_RANGE_LBN
value|105
define|#
directive|define
name|FRF_CZ_TX_ETH_FILTER_WILD_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_ETH_FILTER_FULL_SEARCH_RANGE_LBN
value|97
define|#
directive|define
name|FRF_CZ_TX_ETH_FILTER_FULL_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_UDPIP_FILTER_WILD_SEARCH_RANGE_LBN
value|89
define|#
directive|define
name|FRF_CZ_TX_UDPIP_FILTER_WILD_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_UDPIP_FILTER_FULL_SEARCH_RANGE_LBN
value|81
define|#
directive|define
name|FRF_CZ_TX_UDPIP_FILTER_FULL_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_TCPIP_FILTER_WILD_SEARCH_RANGE_LBN
value|73
define|#
directive|define
name|FRF_CZ_TX_TCPIP_FILTER_WILD_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_TCPIP_FILTER_FULL_SEARCH_RANGE_LBN
value|65
define|#
directive|define
name|FRF_CZ_TX_TCPIP_FILTER_FULL_SEARCH_RANGE_WIDTH
value|8
define|#
directive|define
name|FRF_CZ_TX_FILTER_ALL_VLAN_ETHERTYPES_BIT_LBN
value|64
define|#
directive|define
name|FRF_CZ_TX_FILTER_ALL_VLAN_ETHERTYPES_BIT_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_TX_VLAN_MATCH_ETHERTYPE_RANGE_LBN
value|48
define|#
directive|define
name|FRF_CZ_TX_VLAN_MATCH_ETHERTYPE_RANGE_WIDTH
value|16
define|#
directive|define
name|FRF_CZ_TX_FILTER_EN_BIT_LBN
value|47
define|#
directive|define
name|FRF_CZ_TX_FILTER_EN_BIT_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_IP_ID_P0_OFS_LBN
value|16
define|#
directive|define
name|FRF_AZ_TX_IP_ID_P0_OFS_WIDTH
value|15
define|#
directive|define
name|FRF_AZ_TX_NO_EOP_DISC_EN_LBN
value|5
define|#
directive|define
name|FRF_AZ_TX_NO_EOP_DISC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_P1_PRI_EN_LBN
value|4
define|#
directive|define
name|FRF_AZ_TX_P1_PRI_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_OWNERR_CTL_LBN
value|2
define|#
directive|define
name|FRF_AZ_TX_OWNERR_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AA_TX_NON_IP_DROP_DIS_LBN
value|1
define|#
directive|define
name|FRF_AA_TX_NON_IP_DROP_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_IP_ID_REP_EN_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_IP_ID_REP_EN_WIDTH
value|1
comment|/*  * FR_AZ_TX_PUSH_DROP_REG(128bit):  * Transmit push dropped register  */
define|#
directive|define
name|FR_AZ_TX_PUSH_DROP_REG_OFST
value|0x00000a60
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_PUSH_DROP_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_PUSH_DROP_CNT_WIDTH
value|32
comment|/*  * FR_AZ_TX_RESERVED_REG(128bit):  * Transmit configuration register  */
define|#
directive|define
name|FR_AZ_TX_RESERVED_REG_OFST
value|0x00000a80
comment|/* falcona0,falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_EVT_CNT_LBN
value|121
define|#
directive|define
name|FRF_AZ_TX_EVT_CNT_WIDTH
value|7
define|#
directive|define
name|FRF_AZ_TX_PREF_AGE_CNT_LBN
value|119
define|#
directive|define
name|FRF_AZ_TX_PREF_AGE_CNT_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_TX_RD_COMP_TMR_LBN
value|96
define|#
directive|define
name|FRF_AZ_TX_RD_COMP_TMR_WIDTH
value|23
define|#
directive|define
name|FRF_AZ_TX_PUSH_EN_LBN
value|89
define|#
directive|define
name|FRF_AZ_TX_PUSH_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_PUSH_CHK_DIS_LBN
value|88
define|#
directive|define
name|FRF_AZ_TX_PUSH_CHK_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_D_FF_FULL_P0_LBN
value|85
define|#
directive|define
name|FRF_AZ_TX_D_FF_FULL_P0_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DMAR_ST_P0_LBN
value|81
define|#
directive|define
name|FRF_AZ_TX_DMAR_ST_P0_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DMAQ_ST_LBN
value|78
define|#
directive|define
name|FRF_AZ_TX_DMAQ_ST_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_RX_SPACER_LBN
value|64
define|#
directive|define
name|FRF_AZ_TX_RX_SPACER_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_TX_DROP_ABORT_EN_LBN
value|60
define|#
directive|define
name|FRF_AZ_TX_DROP_ABORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_SOFT_EVT_EN_LBN
value|59
define|#
directive|define
name|FRF_AZ_TX_SOFT_EVT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_PS_EVT_DIS_LBN
value|58
define|#
directive|define
name|FRF_AZ_TX_PS_EVT_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_RX_SPACER_EN_LBN
value|57
define|#
directive|define
name|FRF_AZ_TX_RX_SPACER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_XP_TIMER_LBN
value|52
define|#
directive|define
name|FRF_AZ_TX_XP_TIMER_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_TX_PREF_SPACER_LBN
value|44
define|#
directive|define
name|FRF_AZ_TX_PREF_SPACER_WIDTH
value|8
define|#
directive|define
name|FRF_AZ_TX_PREF_WD_TMR_LBN
value|22
define|#
directive|define
name|FRF_AZ_TX_PREF_WD_TMR_WIDTH
value|22
define|#
directive|define
name|FRF_AZ_TX_ONLY1TAG_LBN
value|21
define|#
directive|define
name|FRF_AZ_TX_ONLY1TAG_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_PREF_THRESHOLD_LBN
value|19
define|#
directive|define
name|FRF_AZ_TX_PREF_THRESHOLD_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_TX_ONE_PKT_PER_Q_LBN
value|18
define|#
directive|define
name|FRF_AZ_TX_ONE_PKT_PER_Q_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DIS_NON_IP_EV_LBN
value|17
define|#
directive|define
name|FRF_AZ_TX_DIS_NON_IP_EV_WIDTH
value|1
define|#
directive|define
name|FRF_AA_TX_DMA_FF_THR_LBN
value|16
define|#
directive|define
name|FRF_AA_TX_DMA_FF_THR_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DMA_SPACER_LBN
value|8
define|#
directive|define
name|FRF_AZ_TX_DMA_SPACER_WIDTH
value|8
define|#
directive|define
name|FRF_AA_TX_TCP_DIS_LBN
value|7
define|#
directive|define
name|FRF_AA_TX_TCP_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_TX_FLUSH_MIN_LEN_EN_LBN
value|7
define|#
directive|define
name|FRF_BZ_TX_FLUSH_MIN_LEN_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AA_TX_IP_DIS_LBN
value|6
define|#
directive|define
name|FRF_AA_TX_IP_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_MAX_CPL_LBN
value|2
define|#
directive|define
name|FRF_AZ_TX_MAX_CPL_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_TX_MAX_CPL_16
value|3
define|#
directive|define
name|FFE_AZ_TX_MAX_CPL_8
value|2
define|#
directive|define
name|FFE_AZ_TX_MAX_CPL_4
value|1
define|#
directive|define
name|FFE_AZ_TX_MAX_CPL_NOLIMIT
value|0
define|#
directive|define
name|FRF_AZ_TX_MAX_PREF_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_MAX_PREF_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_TX_MAX_PREF_32
value|3
define|#
directive|define
name|FFE_AZ_TX_MAX_PREF_16
value|2
define|#
directive|define
name|FFE_AZ_TX_MAX_PREF_8
value|1
define|#
directive|define
name|FFE_AZ_TX_MAX_PREF_OFF
value|0
comment|/*  * FR_BZ_TX_PACE_REG(128bit):  * Transmit pace control register  */
define|#
directive|define
name|FR_BZ_TX_PACE_REG_OFST
value|0x00000a90
comment|/* falconb0,sienaa0=net_func_bar2 */
comment|/*  * FR_AA_TX_PACE_REG(128bit):  * Transmit pace control register  */
define|#
directive|define
name|FR_AA_TX_PACE_REG_OFST
value|0x00f80000
comment|/* falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_PACE_SB_NOT_AF_LBN
value|19
define|#
directive|define
name|FRF_AZ_TX_PACE_SB_NOT_AF_WIDTH
value|10
define|#
directive|define
name|FRF_AZ_TX_PACE_SB_AF_LBN
value|9
define|#
directive|define
name|FRF_AZ_TX_PACE_SB_AF_WIDTH
value|10
define|#
directive|define
name|FRF_AZ_TX_PACE_FB_BASE_LBN
value|5
define|#
directive|define
name|FRF_AZ_TX_PACE_FB_BASE_WIDTH
value|4
define|#
directive|define
name|FRF_AZ_TX_PACE_BIN_TH_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_PACE_BIN_TH_WIDTH
value|5
comment|/*  * FR_AZ_TX_PACE_DROP_QID_REG(128bit):  * PACE Drop QID Counter  */
define|#
directive|define
name|FR_AZ_TX_PACE_DROP_QID_REG_OFST
value|0x00000aa0
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_PACE_QID_DRP_CNT_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_PACE_QID_DRP_CNT_WIDTH
value|16
comment|/*  * FR_AB_TX_VLAN_REG(128bit):  * Transmit VLAN tag register  */
define|#
directive|define
name|FR_AB_TX_VLAN_REG_OFST
value|0x00000ae0
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_TX_VLAN_EN_LBN
value|127
define|#
directive|define
name|FRF_AB_TX_VLAN_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN7_PORT1_EN_LBN
value|125
define|#
directive|define
name|FRF_AB_TX_VLAN7_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN7_PORT0_EN_LBN
value|124
define|#
directive|define
name|FRF_AB_TX_VLAN7_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN7_LBN
value|112
define|#
directive|define
name|FRF_AB_TX_VLAN7_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN6_PORT1_EN_LBN
value|109
define|#
directive|define
name|FRF_AB_TX_VLAN6_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN6_PORT0_EN_LBN
value|108
define|#
directive|define
name|FRF_AB_TX_VLAN6_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN6_LBN
value|96
define|#
directive|define
name|FRF_AB_TX_VLAN6_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN5_PORT1_EN_LBN
value|93
define|#
directive|define
name|FRF_AB_TX_VLAN5_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN5_PORT0_EN_LBN
value|92
define|#
directive|define
name|FRF_AB_TX_VLAN5_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN5_LBN
value|80
define|#
directive|define
name|FRF_AB_TX_VLAN5_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN4_PORT1_EN_LBN
value|77
define|#
directive|define
name|FRF_AB_TX_VLAN4_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN4_PORT0_EN_LBN
value|76
define|#
directive|define
name|FRF_AB_TX_VLAN4_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN4_LBN
value|64
define|#
directive|define
name|FRF_AB_TX_VLAN4_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN3_PORT1_EN_LBN
value|61
define|#
directive|define
name|FRF_AB_TX_VLAN3_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN3_PORT0_EN_LBN
value|60
define|#
directive|define
name|FRF_AB_TX_VLAN3_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN3_LBN
value|48
define|#
directive|define
name|FRF_AB_TX_VLAN3_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN2_PORT1_EN_LBN
value|45
define|#
directive|define
name|FRF_AB_TX_VLAN2_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN2_PORT0_EN_LBN
value|44
define|#
directive|define
name|FRF_AB_TX_VLAN2_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN2_LBN
value|32
define|#
directive|define
name|FRF_AB_TX_VLAN2_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN1_PORT1_EN_LBN
value|29
define|#
directive|define
name|FRF_AB_TX_VLAN1_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN1_PORT0_EN_LBN
value|28
define|#
directive|define
name|FRF_AB_TX_VLAN1_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN1_LBN
value|16
define|#
directive|define
name|FRF_AB_TX_VLAN1_WIDTH
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN0_PORT1_EN_LBN
value|13
define|#
directive|define
name|FRF_AB_TX_VLAN0_PORT1_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN0_PORT0_EN_LBN
value|12
define|#
directive|define
name|FRF_AB_TX_VLAN0_PORT0_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_VLAN0_LBN
value|0
define|#
directive|define
name|FRF_AB_TX_VLAN0_WIDTH
value|12
comment|/*  * FR_AZ_TX_IPFIL_PORTEN_REG(128bit):  * Transmit filter control register  */
define|#
directive|define
name|FR_AZ_TX_IPFIL_PORTEN_REG_OFST
value|0x00000af0
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AZ_TX_MADR0_FIL_EN_LBN
value|64
define|#
directive|define
name|FRF_AZ_TX_MADR0_FIL_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL31_PORT_EN_LBN
value|62
define|#
directive|define
name|FRF_AB_TX_IPFIL31_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL30_PORT_EN_LBN
value|60
define|#
directive|define
name|FRF_AB_TX_IPFIL30_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL29_PORT_EN_LBN
value|58
define|#
directive|define
name|FRF_AB_TX_IPFIL29_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL28_PORT_EN_LBN
value|56
define|#
directive|define
name|FRF_AB_TX_IPFIL28_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL27_PORT_EN_LBN
value|54
define|#
directive|define
name|FRF_AB_TX_IPFIL27_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL26_PORT_EN_LBN
value|52
define|#
directive|define
name|FRF_AB_TX_IPFIL26_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL25_PORT_EN_LBN
value|50
define|#
directive|define
name|FRF_AB_TX_IPFIL25_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL24_PORT_EN_LBN
value|48
define|#
directive|define
name|FRF_AB_TX_IPFIL24_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL23_PORT_EN_LBN
value|46
define|#
directive|define
name|FRF_AB_TX_IPFIL23_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL22_PORT_EN_LBN
value|44
define|#
directive|define
name|FRF_AB_TX_IPFIL22_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL21_PORT_EN_LBN
value|42
define|#
directive|define
name|FRF_AB_TX_IPFIL21_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL20_PORT_EN_LBN
value|40
define|#
directive|define
name|FRF_AB_TX_IPFIL20_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL19_PORT_EN_LBN
value|38
define|#
directive|define
name|FRF_AB_TX_IPFIL19_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL18_PORT_EN_LBN
value|36
define|#
directive|define
name|FRF_AB_TX_IPFIL18_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL17_PORT_EN_LBN
value|34
define|#
directive|define
name|FRF_AB_TX_IPFIL17_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL16_PORT_EN_LBN
value|32
define|#
directive|define
name|FRF_AB_TX_IPFIL16_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL15_PORT_EN_LBN
value|30
define|#
directive|define
name|FRF_AB_TX_IPFIL15_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL14_PORT_EN_LBN
value|28
define|#
directive|define
name|FRF_AB_TX_IPFIL14_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL13_PORT_EN_LBN
value|26
define|#
directive|define
name|FRF_AB_TX_IPFIL13_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL12_PORT_EN_LBN
value|24
define|#
directive|define
name|FRF_AB_TX_IPFIL12_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL11_PORT_EN_LBN
value|22
define|#
directive|define
name|FRF_AB_TX_IPFIL11_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL10_PORT_EN_LBN
value|20
define|#
directive|define
name|FRF_AB_TX_IPFIL10_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL9_PORT_EN_LBN
value|18
define|#
directive|define
name|FRF_AB_TX_IPFIL9_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL8_PORT_EN_LBN
value|16
define|#
directive|define
name|FRF_AB_TX_IPFIL8_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL7_PORT_EN_LBN
value|14
define|#
directive|define
name|FRF_AB_TX_IPFIL7_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL6_PORT_EN_LBN
value|12
define|#
directive|define
name|FRF_AB_TX_IPFIL6_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL5_PORT_EN_LBN
value|10
define|#
directive|define
name|FRF_AB_TX_IPFIL5_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL4_PORT_EN_LBN
value|8
define|#
directive|define
name|FRF_AB_TX_IPFIL4_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL3_PORT_EN_LBN
value|6
define|#
directive|define
name|FRF_AB_TX_IPFIL3_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL2_PORT_EN_LBN
value|4
define|#
directive|define
name|FRF_AB_TX_IPFIL2_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL1_PORT_EN_LBN
value|2
define|#
directive|define
name|FRF_AB_TX_IPFIL1_PORT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_TX_IPFIL0_PORT_EN_LBN
value|0
define|#
directive|define
name|FRF_AB_TX_IPFIL0_PORT_EN_WIDTH
value|1
comment|/*  * FR_AB_TX_IPFIL_TBL(128bit):  * Transmit IP source address filter table  */
define|#
directive|define
name|FR_AB_TX_IPFIL_TBL_OFST
value|0x00000b00
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AB_TX_IPFIL_TBL_STEP
value|16
define|#
directive|define
name|FR_AB_TX_IPFIL_TBL_ROWS
value|16
define|#
directive|define
name|FRF_AB_TX_IPFIL_MASK_1_LBN
value|96
define|#
directive|define
name|FRF_AB_TX_IPFIL_MASK_1_WIDTH
value|32
define|#
directive|define
name|FRF_AB_TX_IP_SRC_ADR_1_LBN
value|64
define|#
directive|define
name|FRF_AB_TX_IP_SRC_ADR_1_WIDTH
value|32
define|#
directive|define
name|FRF_AB_TX_IPFIL_MASK_0_LBN
value|32
define|#
directive|define
name|FRF_AB_TX_IPFIL_MASK_0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_TX_IP_SRC_ADR_0_LBN
value|0
define|#
directive|define
name|FRF_AB_TX_IP_SRC_ADR_0_WIDTH
value|32
comment|/*  * FR_AB_MD_TXD_REG(128bit):  * PHY management transmit data register  */
define|#
directive|define
name|FR_AB_MD_TXD_REG_OFST
value|0x00000c00
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_TXD_LBN
value|0
define|#
directive|define
name|FRF_AB_MD_TXD_WIDTH
value|16
comment|/*  * FR_AB_MD_RXD_REG(128bit):  * PHY management receive data register  */
define|#
directive|define
name|FR_AB_MD_RXD_REG_OFST
value|0x00000c10
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_RXD_LBN
value|0
define|#
directive|define
name|FRF_AB_MD_RXD_WIDTH
value|16
comment|/*  * FR_AB_MD_CS_REG(128bit):  * PHY management configuration& status register  */
define|#
directive|define
name|FR_AB_MD_CS_REG_OFST
value|0x00000c20
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_RD_EN_LBN
value|15
define|#
directive|define
name|FRF_AB_MD_RD_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_WR_EN_LBN
value|14
define|#
directive|define
name|FRF_AB_MD_WR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_ADDR_CMD_LBN
value|13
define|#
directive|define
name|FRF_AB_MD_ADDR_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_PT_LBN
value|7
define|#
directive|define
name|FRF_AB_MD_PT_WIDTH
value|3
define|#
directive|define
name|FRF_AB_MD_PL_LBN
value|6
define|#
directive|define
name|FRF_AB_MD_PL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_INT_CLR_LBN
value|5
define|#
directive|define
name|FRF_AB_MD_INT_CLR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_GC_LBN
value|4
define|#
directive|define
name|FRF_AB_MD_GC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_PRSP_LBN
value|3
define|#
directive|define
name|FRF_AB_MD_PRSP_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_RIC_LBN
value|2
define|#
directive|define
name|FRF_AB_MD_RIC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_RDC_LBN
value|1
define|#
directive|define
name|FRF_AB_MD_RDC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_WRC_LBN
value|0
define|#
directive|define
name|FRF_AB_MD_WRC_WIDTH
value|1
comment|/*  * FR_AB_MD_PHY_ADR_REG(128bit):  * PHY management PHY address register  */
define|#
directive|define
name|FR_AB_MD_PHY_ADR_REG_OFST
value|0x00000c30
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_PHY_ADR_LBN
value|0
define|#
directive|define
name|FRF_AB_MD_PHY_ADR_WIDTH
value|16
comment|/*  * FR_AB_MD_ID_REG(128bit):  * PHY management ID register  */
define|#
directive|define
name|FR_AB_MD_ID_REG_OFST
value|0x00000c40
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_PRT_ADR_LBN
value|11
define|#
directive|define
name|FRF_AB_MD_PRT_ADR_WIDTH
value|5
define|#
directive|define
name|FRF_AB_MD_DEV_ADR_LBN
value|6
define|#
directive|define
name|FRF_AB_MD_DEV_ADR_WIDTH
value|5
comment|/*  * FR_AB_MD_STAT_REG(128bit):  * PHY management status& mask register  */
define|#
directive|define
name|FR_AB_MD_STAT_REG_OFST
value|0x00000c50
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MD_PINT_LBN
value|4
define|#
directive|define
name|FRF_AB_MD_PINT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_DONE_LBN
value|3
define|#
directive|define
name|FRF_AB_MD_DONE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_BSERR_LBN
value|2
define|#
directive|define
name|FRF_AB_MD_BSERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_LNFL_LBN
value|1
define|#
directive|define
name|FRF_AB_MD_LNFL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MD_BSY_LBN
value|0
define|#
directive|define
name|FRF_AB_MD_BSY_WIDTH
value|1
comment|/*  * FR_AB_MAC_STAT_DMA_REG(128bit):  * Port MAC statistical counter DMA register  */
define|#
directive|define
name|FR_AB_MAC_STAT_DMA_REG_OFST
value|0x00000c60
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_CMD_LBN
value|48
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_CMD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_WIDTH
value|48
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_DW0_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_DW1_LBN
value|32
define|#
directive|define
name|FRF_AB_MAC_STAT_DMA_ADR_DW1_WIDTH
value|16
comment|/*  * FR_AB_MAC_CTRL_REG(128bit):  * Port MAC control register  */
define|#
directive|define
name|FR_AB_MAC_CTRL_REG_OFST
value|0x00000c80
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MAC_XOFF_VAL_LBN
value|16
define|#
directive|define
name|FRF_AB_MAC_XOFF_VAL_WIDTH
value|16
define|#
directive|define
name|FRF_BB_TXFIFO_DRAIN_EN_LBN
value|7
define|#
directive|define
name|FRF_BB_TXFIFO_DRAIN_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_XG_DISTXCRC_LBN
value|5
define|#
directive|define
name|FRF_AB_MAC_XG_DISTXCRC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_BCAD_ACPT_LBN
value|4
define|#
directive|define
name|FRF_AB_MAC_BCAD_ACPT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_UC_PROM_LBN
value|3
define|#
directive|define
name|FRF_AB_MAC_UC_PROM_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_LINK_STATUS_LBN
value|2
define|#
directive|define
name|FRF_AB_MAC_LINK_STATUS_WIDTH
value|1
define|#
directive|define
name|FRF_AB_MAC_SPEED_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_SPEED_WIDTH
value|2
define|#
directive|define
name|FRF_AB_MAC_SPEED_10M
value|0
define|#
directive|define
name|FRF_AB_MAC_SPEED_100M
value|1
define|#
directive|define
name|FRF_AB_MAC_SPEED_1G
value|2
define|#
directive|define
name|FRF_AB_MAC_SPEED_10G
value|3
comment|/*  * FR_BB_GEN_MODE_REG(128bit):  * General Purpose mode register (external interrupt mask)  */
define|#
directive|define
name|FR_BB_GEN_MODE_REG_OFST
value|0x00000c90
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FRF_BB_XFP_PHY_INT_POL_SEL_LBN
value|3
define|#
directive|define
name|FRF_BB_XFP_PHY_INT_POL_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_BB_XG_PHY_INT_POL_SEL_LBN
value|2
define|#
directive|define
name|FRF_BB_XG_PHY_INT_POL_SEL_WIDTH
value|1
define|#
directive|define
name|FRF_BB_XFP_PHY_INT_MASK_LBN
value|1
define|#
directive|define
name|FRF_BB_XFP_PHY_INT_MASK_WIDTH
value|1
define|#
directive|define
name|FRF_BB_XG_PHY_INT_MASK_LBN
value|0
define|#
directive|define
name|FRF_BB_XG_PHY_INT_MASK_WIDTH
value|1
comment|/*  * FR_AB_MAC_MC_HASH_REG0(128bit):  * Multicast address hash table  */
define|#
directive|define
name|FR_AB_MAC_MC_HASH0_REG_OFST
value|0x00000ca0
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_WIDTH
value|128
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW0_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW1_LBN
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW2_LBN
value|64
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW2_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW3_LBN
value|96
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH0_DW3_WIDTH
value|32
comment|/*  * FR_AB_MAC_MC_HASH_REG1(128bit):  * Multicast address hash table  */
define|#
directive|define
name|FR_AB_MAC_MC_HASH1_REG_OFST
value|0x00000cb0
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_WIDTH
value|128
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW0_LBN
value|0
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW1_LBN
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW1_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW2_LBN
value|64
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW2_WIDTH
value|32
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW3_LBN
value|96
define|#
directive|define
name|FRF_AB_MAC_MCAST_HASH1_DW3_WIDTH
value|32
comment|/*  * FR_AB_GM_CFG1_REG(32bit):  * GMAC configuration register 1  */
define|#
directive|define
name|FR_AB_GM_CFG1_REG_OFST
value|0x00000e00
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_SW_RST_LBN
value|31
define|#
directive|define
name|FRF_AB_GM_SW_RST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_SIM_RST_LBN
value|30
define|#
directive|define
name|FRF_AB_GM_SIM_RST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RST_RX_MAC_CTL_LBN
value|19
define|#
directive|define
name|FRF_AB_GM_RST_RX_MAC_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RST_TX_MAC_CTL_LBN
value|18
define|#
directive|define
name|FRF_AB_GM_RST_TX_MAC_CTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RST_RX_FUNC_LBN
value|17
define|#
directive|define
name|FRF_AB_GM_RST_RX_FUNC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RST_TX_FUNC_LBN
value|16
define|#
directive|define
name|FRF_AB_GM_RST_TX_FUNC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_LOOP_LBN
value|8
define|#
directive|define
name|FRF_AB_GM_LOOP_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RX_FC_EN_LBN
value|5
define|#
directive|define
name|FRF_AB_GM_RX_FC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_TX_FC_EN_LBN
value|4
define|#
directive|define
name|FRF_AB_GM_TX_FC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_SYNC_RXEN_LBN
value|3
define|#
directive|define
name|FRF_AB_GM_SYNC_RXEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RX_EN_LBN
value|2
define|#
directive|define
name|FRF_AB_GM_RX_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_SYNC_TXEN_LBN
value|1
define|#
directive|define
name|FRF_AB_GM_SYNC_TXEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_TX_EN_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_TX_EN_WIDTH
value|1
comment|/*  * FR_AB_GM_CFG2_REG(32bit):  * GMAC configuration register 2  */
define|#
directive|define
name|FR_AB_GM_CFG2_REG_OFST
value|0x00000e10
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_PAMBL_LEN_LBN
value|12
define|#
directive|define
name|FRF_AB_GM_PAMBL_LEN_WIDTH
value|4
define|#
directive|define
name|FRF_AB_GM_IF_MODE_LBN
value|8
define|#
directive|define
name|FRF_AB_GM_IF_MODE_WIDTH
value|2
define|#
directive|define
name|FRF_AB_GM_IF_MODE_BYTE_MODE
value|2
define|#
directive|define
name|FRF_AB_GM_IF_MODE_NIBBLE_MODE
value|1
define|#
directive|define
name|FRF_AB_GM_HUGE_FRM_EN_LBN
value|5
define|#
directive|define
name|FRF_AB_GM_HUGE_FRM_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_LEN_CHK_LBN
value|4
define|#
directive|define
name|FRF_AB_GM_LEN_CHK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_PAD_CRC_EN_LBN
value|2
define|#
directive|define
name|FRF_AB_GM_PAD_CRC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_CRC_EN_LBN
value|1
define|#
directive|define
name|FRF_AB_GM_CRC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_FD_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_FD_WIDTH
value|1
comment|/*  * FR_AB_GM_IPG_REG(32bit):  * GMAC IPG register  */
define|#
directive|define
name|FR_AB_GM_IPG_REG_OFST
value|0x00000e20
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_NONB2B_IPG1_LBN
value|24
define|#
directive|define
name|FRF_AB_GM_NONB2B_IPG1_WIDTH
value|7
define|#
directive|define
name|FRF_AB_GM_NONB2B_IPG2_LBN
value|16
define|#
directive|define
name|FRF_AB_GM_NONB2B_IPG2_WIDTH
value|7
define|#
directive|define
name|FRF_AB_GM_MIN_IPG_ENF_LBN
value|8
define|#
directive|define
name|FRF_AB_GM_MIN_IPG_ENF_WIDTH
value|8
define|#
directive|define
name|FRF_AB_GM_B2B_IPG_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_B2B_IPG_WIDTH
value|7
comment|/*  * FR_AB_GM_HD_REG(32bit):  * GMAC half duplex register  */
define|#
directive|define
name|FR_AB_GM_HD_REG_OFST
value|0x00000e30
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_ALT_BOFF_VAL_LBN
value|20
define|#
directive|define
name|FRF_AB_GM_ALT_BOFF_VAL_WIDTH
value|4
define|#
directive|define
name|FRF_AB_GM_ALT_BOFF_EN_LBN
value|19
define|#
directive|define
name|FRF_AB_GM_ALT_BOFF_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_BP_NO_BOFF_LBN
value|18
define|#
directive|define
name|FRF_AB_GM_BP_NO_BOFF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_DIS_BOFF_LBN
value|17
define|#
directive|define
name|FRF_AB_GM_DIS_BOFF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_EXDEF_TX_EN_LBN
value|16
define|#
directive|define
name|FRF_AB_GM_EXDEF_TX_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_RTRY_LIMIT_LBN
value|12
define|#
directive|define
name|FRF_AB_GM_RTRY_LIMIT_WIDTH
value|4
define|#
directive|define
name|FRF_AB_GM_COL_WIN_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_COL_WIN_WIDTH
value|10
comment|/*  * FR_AB_GM_MAX_FLEN_REG(32bit):  * GMAC maximum frame length register  */
define|#
directive|define
name|FR_AB_GM_MAX_FLEN_REG_OFST
value|0x00000e40
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_MAX_FLEN_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_MAX_FLEN_WIDTH
value|16
comment|/*  * FR_AB_GM_TEST_REG(32bit):  * GMAC test register  */
define|#
directive|define
name|FR_AB_GM_TEST_REG_OFST
value|0x00000e70
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_MAX_BOFF_LBN
value|3
define|#
directive|define
name|FRF_AB_GM_MAX_BOFF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_REG_TX_FLOW_EN_LBN
value|2
define|#
directive|define
name|FRF_AB_GM_REG_TX_FLOW_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_TEST_PAUSE_LBN
value|1
define|#
directive|define
name|FRF_AB_GM_TEST_PAUSE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GM_SHORT_SLOT_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_SHORT_SLOT_WIDTH
value|1
comment|/*  * FR_AB_GM_ADR1_REG(32bit):  * GMAC station address register 1  */
define|#
directive|define
name|FR_AB_GM_ADR1_REG_OFST
value|0x00000f00
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_ADR_B0_LBN
value|24
define|#
directive|define
name|FRF_AB_GM_ADR_B0_WIDTH
value|8
define|#
directive|define
name|FRF_AB_GM_ADR_B1_LBN
value|16
define|#
directive|define
name|FRF_AB_GM_ADR_B1_WIDTH
value|8
define|#
directive|define
name|FRF_AB_GM_ADR_B2_LBN
value|8
define|#
directive|define
name|FRF_AB_GM_ADR_B2_WIDTH
value|8
define|#
directive|define
name|FRF_AB_GM_ADR_B3_LBN
value|0
define|#
directive|define
name|FRF_AB_GM_ADR_B3_WIDTH
value|8
comment|/*  * FR_AB_GM_ADR2_REG(32bit):  * GMAC station address register 2  */
define|#
directive|define
name|FR_AB_GM_ADR2_REG_OFST
value|0x00000f10
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GM_ADR_B4_LBN
value|24
define|#
directive|define
name|FRF_AB_GM_ADR_B4_WIDTH
value|8
define|#
directive|define
name|FRF_AB_GM_ADR_B5_LBN
value|16
define|#
directive|define
name|FRF_AB_GM_ADR_B5_WIDTH
value|8
comment|/*  * FR_AB_GMF_CFG0_REG(32bit):  * GMAC FIFO configuration register 0  */
define|#
directive|define
name|FR_AB_GMF_CFG0_REG_OFST
value|0x00000f20
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_FTFENRPLY_LBN
value|20
define|#
directive|define
name|FRF_AB_GMF_FTFENRPLY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_STFENRPLY_LBN
value|19
define|#
directive|define
name|FRF_AB_GMF_STFENRPLY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_FRFENRPLY_LBN
value|18
define|#
directive|define
name|FRF_AB_GMF_FRFENRPLY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_SRFENRPLY_LBN
value|17
define|#
directive|define
name|FRF_AB_GMF_SRFENRPLY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_WTMENRPLY_LBN
value|16
define|#
directive|define
name|FRF_AB_GMF_WTMENRPLY_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_FTFENREQ_LBN
value|12
define|#
directive|define
name|FRF_AB_GMF_FTFENREQ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_STFENREQ_LBN
value|11
define|#
directive|define
name|FRF_AB_GMF_STFENREQ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_FRFENREQ_LBN
value|10
define|#
directive|define
name|FRF_AB_GMF_FRFENREQ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_SRFENREQ_LBN
value|9
define|#
directive|define
name|FRF_AB_GMF_SRFENREQ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_WTMENREQ_LBN
value|8
define|#
directive|define
name|FRF_AB_GMF_WTMENREQ_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTFT_LBN
value|4
define|#
directive|define
name|FRF_AB_GMF_HSTRSTFT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTST_LBN
value|3
define|#
directive|define
name|FRF_AB_GMF_HSTRSTST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTFR_LBN
value|2
define|#
directive|define
name|FRF_AB_GMF_HSTRSTFR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTSR_LBN
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTSR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTRSTWT_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_HSTRSTWT_WIDTH
value|1
comment|/*  * FR_AB_GMF_CFG1_REG(32bit):  * GMAC FIFO configuration register 1  */
define|#
directive|define
name|FR_AB_GMF_CFG1_REG_OFST
value|0x00000f30
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_CFGFRTH_LBN
value|16
define|#
directive|define
name|FRF_AB_GMF_CFGFRTH_WIDTH
value|5
define|#
directive|define
name|FRF_AB_GMF_CFGXOFFRTX_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_CFGXOFFRTX_WIDTH
value|16
comment|/*  * FR_AB_GMF_CFG2_REG(32bit):  * GMAC FIFO configuration register 2  */
define|#
directive|define
name|FR_AB_GMF_CFG2_REG_OFST
value|0x00000f40
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_CFGHWM_LBN
value|16
define|#
directive|define
name|FRF_AB_GMF_CFGHWM_WIDTH
value|6
define|#
directive|define
name|FRF_AB_GMF_CFGLWM_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_CFGLWM_WIDTH
value|6
comment|/*  * FR_AB_GMF_CFG3_REG(32bit):  * GMAC FIFO configuration register 3  */
define|#
directive|define
name|FR_AB_GMF_CFG3_REG_OFST
value|0x00000f50
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_CFGHWMFT_LBN
value|16
define|#
directive|define
name|FRF_AB_GMF_CFGHWMFT_WIDTH
value|6
define|#
directive|define
name|FRF_AB_GMF_CFGFTTH_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_CFGFTTH_WIDTH
value|6
comment|/*  * FR_AB_GMF_CFG4_REG(32bit):  * GMAC FIFO configuration register 4  */
define|#
directive|define
name|FR_AB_GMF_CFG4_REG_OFST
value|0x00000f60
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_HSTFLTRFRM_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_HSTFLTRFRM_WIDTH
value|18
comment|/*  * FR_AB_GMF_CFG5_REG(32bit):  * GMAC FIFO configuration register 5  */
define|#
directive|define
name|FR_AB_GMF_CFG5_REG_OFST
value|0x00000f70
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_GMF_CFGHDPLX_LBN
value|22
define|#
directive|define
name|FRF_AB_GMF_CFGHDPLX_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_SRFULL_LBN
value|21
define|#
directive|define
name|FRF_AB_GMF_SRFULL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTSRFULLCLR_LBN
value|20
define|#
directive|define
name|FRF_AB_GMF_HSTSRFULLCLR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_CFGBYTMODE_LBN
value|19
define|#
directive|define
name|FRF_AB_GMF_CFGBYTMODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTDRPLT64_LBN
value|18
define|#
directive|define
name|FRF_AB_GMF_HSTDRPLT64_WIDTH
value|1
define|#
directive|define
name|FRF_AB_GMF_HSTFLTRFRMDC_LBN
value|0
define|#
directive|define
name|FRF_AB_GMF_HSTFLTRFRMDC_WIDTH
value|18
comment|/*  * FR_BB_TX_SRC_MAC_TBL(128bit):  * Transmit IP source address filter table  */
define|#
directive|define
name|FR_BB_TX_SRC_MAC_TBL_OFST
value|0x00001000
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FR_BB_TX_SRC_MAC_TBL_STEP
value|16
define|#
directive|define
name|FR_BB_TX_SRC_MAC_TBL_ROWS
value|16
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_LBN
value|64
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_WIDTH
value|48
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_DW0_LBN
value|64
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_DW1_LBN
value|96
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_1_DW1_WIDTH
value|16
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_LBN
value|0
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_WIDTH
value|48
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_DW0_LBN
value|0
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_DW1_LBN
value|32
define|#
directive|define
name|FRF_BB_TX_SRC_MAC_ADR_0_DW1_WIDTH
value|16
comment|/*  * FR_BB_TX_SRC_MAC_CTL_REG(128bit):  * Transmit MAC source address filter control  */
define|#
directive|define
name|FR_BB_TX_SRC_MAC_CTL_REG_OFST
value|0x00001100
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FRF_BB_TX_SRC_DROP_CTR_LBN
value|16
define|#
directive|define
name|FRF_BB_TX_SRC_DROP_CTR_WIDTH
value|16
define|#
directive|define
name|FRF_BB_TX_SRC_FLTR_EN_LBN
value|15
define|#
directive|define
name|FRF_BB_TX_SRC_FLTR_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BB_TX_DROP_CTR_CLR_LBN
value|12
define|#
directive|define
name|FRF_BB_TX_DROP_CTR_CLR_WIDTH
value|1
define|#
directive|define
name|FRF_BB_TX_MAC_QID_SEL_LBN
value|0
define|#
directive|define
name|FRF_BB_TX_MAC_QID_SEL_WIDTH
value|3
comment|/*  * FR_AB_XM_ADR_LO_REG(128bit):  * XGMAC address register low  */
define|#
directive|define
name|FR_AB_XM_ADR_LO_REG_OFST
value|0x00001200
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_ADR_LO_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_ADR_LO_WIDTH
value|32
comment|/*  * FR_AB_XM_ADR_HI_REG(128bit):  * XGMAC address register high  */
define|#
directive|define
name|FR_AB_XM_ADR_HI_REG_OFST
value|0x00001210
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_ADR_HI_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_ADR_HI_WIDTH
value|16
comment|/*  * FR_AB_XM_GLB_CFG_REG(128bit):  * XGMAC global configuration  */
define|#
directive|define
name|FR_AB_XM_GLB_CFG_REG_OFST
value|0x00001220
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_RMTFLT_GEN_LBN
value|17
define|#
directive|define
name|FRF_AB_XM_RMTFLT_GEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_DEBUG_MODE_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_DEBUG_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RX_STAT_EN_LBN
value|11
define|#
directive|define
name|FRF_AB_XM_RX_STAT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TX_STAT_EN_LBN
value|10
define|#
directive|define
name|FRF_AB_XM_TX_STAT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RX_JUMBO_MODE_LBN
value|6
define|#
directive|define
name|FRF_AB_XM_RX_JUMBO_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_WAN_MODE_LBN
value|5
define|#
directive|define
name|FRF_AB_XM_WAN_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_INTCLR_MODE_LBN
value|3
define|#
directive|define
name|FRF_AB_XM_INTCLR_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_CORE_RST_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_CORE_RST_WIDTH
value|1
comment|/*  * FR_AB_XM_TX_CFG_REG(128bit):  * XGMAC transmit configuration  */
define|#
directive|define
name|FR_AB_XM_TX_CFG_REG_OFST
value|0x00001230
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_TX_PROG_LBN
value|24
define|#
directive|define
name|FRF_AB_XM_TX_PROG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_IPG_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_IPG_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XM_FCNTL_LBN
value|10
define|#
directive|define
name|FRF_AB_XM_FCNTL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TXCRC_LBN
value|8
define|#
directive|define
name|FRF_AB_XM_TXCRC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_EDRC_LBN
value|6
define|#
directive|define
name|FRF_AB_XM_EDRC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_AUTO_PAD_LBN
value|5
define|#
directive|define
name|FRF_AB_XM_AUTO_PAD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TX_PRMBL_LBN
value|2
define|#
directive|define
name|FRF_AB_XM_TX_PRMBL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TXEN_LBN
value|1
define|#
directive|define
name|FRF_AB_XM_TXEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TX_RST_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_TX_RST_WIDTH
value|1
comment|/*  * FR_AB_XM_RX_CFG_REG(128bit):  * XGMAC receive configuration  */
define|#
directive|define
name|FR_AB_XM_RX_CFG_REG_OFST
value|0x00001240
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_PASS_LENERR_LBN
value|26
define|#
directive|define
name|FRF_AB_XM_PASS_LENERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_PASS_CRC_ERR_LBN
value|25
define|#
directive|define
name|FRF_AB_XM_PASS_CRC_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_PASS_PRMBLE_ERR_LBN
value|24
define|#
directive|define
name|FRF_AB_XM_PASS_PRMBLE_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_REJ_BCAST_LBN
value|20
define|#
directive|define
name|FRF_AB_XM_REJ_BCAST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_ACPT_ALL_MCAST_LBN
value|11
define|#
directive|define
name|FRF_AB_XM_ACPT_ALL_MCAST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_ACPT_ALL_UCAST_LBN
value|9
define|#
directive|define
name|FRF_AB_XM_ACPT_ALL_UCAST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_AUTO_DEPAD_LBN
value|8
define|#
directive|define
name|FRF_AB_XM_AUTO_DEPAD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RXCRC_LBN
value|3
define|#
directive|define
name|FRF_AB_XM_RXCRC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RX_PRMBL_LBN
value|2
define|#
directive|define
name|FRF_AB_XM_RX_PRMBL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RXEN_LBN
value|1
define|#
directive|define
name|FRF_AB_XM_RXEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RX_RST_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_RX_RST_WIDTH
value|1
comment|/*  * FR_AB_XM_MGT_INT_MASK(128bit):  * documentation to be written for sum_XM_MGT_INT_MASK  */
define|#
directive|define
name|FR_AB_XM_MGT_INT_MASK_OFST
value|0x00001250
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_MSK_STA_INTR_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_MSK_STA_INTR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_STAT_CNTR_HF_LBN
value|9
define|#
directive|define
name|FRF_AB_XM_MSK_STAT_CNTR_HF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_STAT_CNTR_OF_LBN
value|8
define|#
directive|define
name|FRF_AB_XM_MSK_STAT_CNTR_OF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_PRMBLE_ERR_LBN
value|2
define|#
directive|define
name|FRF_AB_XM_MSK_PRMBLE_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_RMTFLT_LBN
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_RMTFLT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MSK_LCLFLT_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_MSK_LCLFLT_WIDTH
value|1
comment|/*  * FR_AB_XM_FC_REG(128bit):  * XGMAC flow control register  */
define|#
directive|define
name|FR_AB_XM_FC_REG_OFST
value|0x00001270
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_PAUSE_TIME_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_PAUSE_TIME_WIDTH
value|16
define|#
directive|define
name|FRF_AB_XM_RX_MAC_STAT_LBN
value|11
define|#
directive|define
name|FRF_AB_XM_RX_MAC_STAT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_TX_MAC_STAT_LBN
value|10
define|#
directive|define
name|FRF_AB_XM_TX_MAC_STAT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MCNTL_PASS_LBN
value|8
define|#
directive|define
name|FRF_AB_XM_MCNTL_PASS_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XM_REJ_CNTL_UCAST_LBN
value|6
define|#
directive|define
name|FRF_AB_XM_REJ_CNTL_UCAST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_REJ_CNTL_MCAST_LBN
value|5
define|#
directive|define
name|FRF_AB_XM_REJ_CNTL_MCAST_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_ZPAUSE_LBN
value|2
define|#
directive|define
name|FRF_AB_XM_ZPAUSE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_XMIT_PAUSE_LBN
value|1
define|#
directive|define
name|FRF_AB_XM_XMIT_PAUSE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_DIS_FCNTL_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_DIS_FCNTL_WIDTH
value|1
comment|/*  * FR_AB_XM_PAUSE_TIME_REG(128bit):  * XGMAC pause time register  */
define|#
directive|define
name|FR_AB_XM_PAUSE_TIME_REG_OFST
value|0x00001290
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_TX_PAUSE_CNT_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_TX_PAUSE_CNT_WIDTH
value|16
define|#
directive|define
name|FRF_AB_XM_RX_PAUSE_CNT_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_RX_PAUSE_CNT_WIDTH
value|16
comment|/*  * FR_AB_XM_TX_PARAM_REG(128bit):  * XGMAC transmit parameter register  */
define|#
directive|define
name|FR_AB_XM_TX_PARAM_REG_OFST
value|0x000012d0
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_TX_JUMBO_MODE_LBN
value|31
define|#
directive|define
name|FRF_AB_XM_TX_JUMBO_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_MAX_TX_FRM_SIZE_HI_LBN
value|19
define|#
directive|define
name|FRF_AB_XM_MAX_TX_FRM_SIZE_HI_WIDTH
value|11
define|#
directive|define
name|FRF_AB_XM_MAX_TX_FRM_SIZE_LO_LBN
value|16
define|#
directive|define
name|FRF_AB_XM_MAX_TX_FRM_SIZE_LO_WIDTH
value|3
define|#
directive|define
name|FRF_AB_XM_PAD_CHAR_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_PAD_CHAR_WIDTH
value|8
comment|/*  * FR_AB_XM_RX_PARAM_REG(128bit):  * XGMAC receive parameter register  */
define|#
directive|define
name|FR_AB_XM_RX_PARAM_REG_OFST
value|0x000012e0
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_MAX_RX_FRM_SIZE_HI_LBN
value|3
define|#
directive|define
name|FRF_AB_XM_MAX_RX_FRM_SIZE_HI_WIDTH
value|11
define|#
directive|define
name|FRF_AB_XM_MAX_RX_FRM_SIZE_LO_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_MAX_RX_FRM_SIZE_LO_WIDTH
value|3
comment|/*  * FR_AB_XM_MGT_INT_MSK_REG(128bit):  * XGMAC management interrupt mask register  */
define|#
directive|define
name|FR_AB_XM_MGT_INT_REG_OFST
value|0x000012f0
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XM_STAT_CNTR_OF_LBN
value|9
define|#
directive|define
name|FRF_AB_XM_STAT_CNTR_OF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_STAT_CNTR_HF_LBN
value|8
define|#
directive|define
name|FRF_AB_XM_STAT_CNTR_HF_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_PRMBLE_ERR_LBN
value|2
define|#
directive|define
name|FRF_AB_XM_PRMBLE_ERR_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_RMTFLT_LBN
value|1
define|#
directive|define
name|FRF_AB_XM_RMTFLT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XM_LCLFLT_LBN
value|0
define|#
directive|define
name|FRF_AB_XM_LCLFLT_WIDTH
value|1
comment|/*  * FR_AB_XX_PWR_RST_REG(128bit):  * XGXS/XAUI powerdown/reset register  */
define|#
directive|define
name|FR_AB_XX_PWR_RST_REG_OFST
value|0x00001300
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_PWRDND_SIG_LBN
value|31
define|#
directive|define
name|FRF_AB_XX_PWRDND_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNC_SIG_LBN
value|30
define|#
directive|define
name|FRF_AB_XX_PWRDNC_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNB_SIG_LBN
value|29
define|#
directive|define
name|FRF_AB_XX_PWRDNB_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNA_SIG_LBN
value|28
define|#
directive|define
name|FRF_AB_XX_PWRDNA_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SIM_MODE_LBN
value|27
define|#
directive|define
name|FRF_AB_XX_SIM_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTPLLCD_SIG_LBN
value|25
define|#
directive|define
name|FRF_AB_XX_RSTPLLCD_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTPLLAB_SIG_LBN
value|24
define|#
directive|define
name|FRF_AB_XX_RSTPLLAB_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETD_SIG_LBN
value|23
define|#
directive|define
name|FRF_AB_XX_RESETD_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETC_SIG_LBN
value|22
define|#
directive|define
name|FRF_AB_XX_RESETC_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETB_SIG_LBN
value|21
define|#
directive|define
name|FRF_AB_XX_RESETB_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETA_SIG_LBN
value|20
define|#
directive|define
name|FRF_AB_XX_RESETA_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTXGXSRX_SIG_LBN
value|18
define|#
directive|define
name|FRF_AB_XX_RSTXGXSRX_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTXGXSTX_SIG_LBN
value|17
define|#
directive|define
name|FRF_AB_XX_RSTXGXSTX_SIG_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SD_RST_ACT_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_SD_RST_ACT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDND_EN_LBN
value|15
define|#
directive|define
name|FRF_AB_XX_PWRDND_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNC_EN_LBN
value|14
define|#
directive|define
name|FRF_AB_XX_PWRDNC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNB_EN_LBN
value|13
define|#
directive|define
name|FRF_AB_XX_PWRDNB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_PWRDNA_EN_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_PWRDNA_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTPLLCD_EN_LBN
value|9
define|#
directive|define
name|FRF_AB_XX_RSTPLLCD_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTPLLAB_EN_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_RSTPLLAB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETD_EN_LBN
value|7
define|#
directive|define
name|FRF_AB_XX_RESETD_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETC_EN_LBN
value|6
define|#
directive|define
name|FRF_AB_XX_RESETC_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETB_EN_LBN
value|5
define|#
directive|define
name|FRF_AB_XX_RESETB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RESETA_EN_LBN
value|4
define|#
directive|define
name|FRF_AB_XX_RESETA_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTXGXSRX_EN_LBN
value|2
define|#
directive|define
name|FRF_AB_XX_RSTXGXSRX_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RSTXGXSTX_EN_LBN
value|1
define|#
directive|define
name|FRF_AB_XX_RSTXGXSTX_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_RST_XX_EN_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_RST_XX_EN_WIDTH
value|1
comment|/*  * FR_AB_XX_SD_CTL_REG(128bit):  * XGXS/XAUI powerdown/reset control register  */
define|#
directive|define
name|FR_AB_XX_SD_CTL_REG_OFST
value|0x00001310
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_TERMADJ1_LBN
value|17
define|#
directive|define
name|FRF_AB_XX_TERMADJ1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_TERMADJ0_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_TERMADJ0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_HIDRVD_LBN
value|15
define|#
directive|define
name|FRF_AB_XX_HIDRVD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LODRVD_LBN
value|14
define|#
directive|define
name|FRF_AB_XX_LODRVD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_HIDRVC_LBN
value|13
define|#
directive|define
name|FRF_AB_XX_HIDRVC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LODRVC_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_LODRVC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_HIDRVB_LBN
value|11
define|#
directive|define
name|FRF_AB_XX_HIDRVB_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LODRVB_LBN
value|10
define|#
directive|define
name|FRF_AB_XX_LODRVB_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_HIDRVA_LBN
value|9
define|#
directive|define
name|FRF_AB_XX_HIDRVA_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LODRVA_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_LODRVA_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LPBKD_LBN
value|3
define|#
directive|define
name|FRF_AB_XX_LPBKD_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LPBKC_LBN
value|2
define|#
directive|define
name|FRF_AB_XX_LPBKC_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LPBKB_LBN
value|1
define|#
directive|define
name|FRF_AB_XX_LPBKB_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_LPBKA_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_LPBKA_WIDTH
value|1
comment|/*  * FR_AB_XX_TXDRV_CTL_REG(128bit):  * XAUI SerDes transmit drive control register  */
define|#
directive|define
name|FR_AB_XX_TXDRV_CTL_REG_OFST
value|0x00001320
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_DEQD_LBN
value|28
define|#
directive|define
name|FRF_AB_XX_DEQD_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DEQC_LBN
value|24
define|#
directive|define
name|FRF_AB_XX_DEQC_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DEQB_LBN
value|20
define|#
directive|define
name|FRF_AB_XX_DEQB_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DEQA_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_DEQA_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DTXD_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_DTXD_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DTXC_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_DTXC_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DTXB_LBN
value|4
define|#
directive|define
name|FRF_AB_XX_DTXB_WIDTH
value|4
define|#
directive|define
name|FRF_AB_XX_DTXA_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_DTXA_WIDTH
value|4
comment|/*  * FR_AB_XX_PRBS_CTL_REG(128bit):  * documentation to be written for sum_XX_PRBS_CTL_REG  */
define|#
directive|define
name|FR_AB_XX_PRBS_CTL_REG_OFST
value|0x00001330
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_SEL_LBN
value|30
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_INV_LBN
value|29
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_CHKEN_LBN
value|28
define|#
directive|define
name|FRF_AB_XX_CH3_RX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_SEL_LBN
value|26
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_INV_LBN
value|25
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_CHKEN_LBN
value|24
define|#
directive|define
name|FRF_AB_XX_CH2_RX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_SEL_LBN
value|22
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_INV_LBN
value|21
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_CHKEN_LBN
value|20
define|#
directive|define
name|FRF_AB_XX_CH1_RX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_SEL_LBN
value|18
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_INV_LBN
value|17
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_CHKEN_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_CH0_RX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_SEL_LBN
value|14
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_INV_LBN
value|13
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_CHKEN_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_CH3_TX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_SEL_LBN
value|10
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_INV_LBN
value|9
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_CHKEN_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_CH2_TX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_SEL_LBN
value|6
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_INV_LBN
value|5
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_CHKEN_LBN
value|4
define|#
directive|define
name|FRF_AB_XX_CH1_TX_PRBS_CHKEN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_SEL_LBN
value|2
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_SEL_WIDTH
value|2
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_INV_LBN
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_INV_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_CHKEN_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_CH0_TX_PRBS_CHKEN_WIDTH
value|1
comment|/*  * FR_AB_XX_PRBS_CHK_REG(128bit):  * documentation to be written for sum_XX_PRBS_CHK_REG  */
define|#
directive|define
name|FR_AB_XX_PRBS_CHK_REG_OFST
value|0x00001340
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_REV_LB_EN_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_REV_LB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_DEG_DET_LBN
value|15
define|#
directive|define
name|FRF_AB_XX_CH3_DEG_DET_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_LFSR_LOCK_IND_LBN
value|14
define|#
directive|define
name|FRF_AB_XX_CH3_LFSR_LOCK_IND_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_PRBS_FRUN_LBN
value|13
define|#
directive|define
name|FRF_AB_XX_CH3_PRBS_FRUN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH3_ERR_CHK_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_CH3_ERR_CHK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_DEG_DET_LBN
value|11
define|#
directive|define
name|FRF_AB_XX_CH2_DEG_DET_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_LFSR_LOCK_IND_LBN
value|10
define|#
directive|define
name|FRF_AB_XX_CH2_LFSR_LOCK_IND_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_PRBS_FRUN_LBN
value|9
define|#
directive|define
name|FRF_AB_XX_CH2_PRBS_FRUN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH2_ERR_CHK_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_CH2_ERR_CHK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_DEG_DET_LBN
value|7
define|#
directive|define
name|FRF_AB_XX_CH1_DEG_DET_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_LFSR_LOCK_IND_LBN
value|6
define|#
directive|define
name|FRF_AB_XX_CH1_LFSR_LOCK_IND_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_PRBS_FRUN_LBN
value|5
define|#
directive|define
name|FRF_AB_XX_CH1_PRBS_FRUN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH1_ERR_CHK_LBN
value|4
define|#
directive|define
name|FRF_AB_XX_CH1_ERR_CHK_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_DEG_DET_LBN
value|3
define|#
directive|define
name|FRF_AB_XX_CH0_DEG_DET_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_LFSR_LOCK_IND_LBN
value|2
define|#
directive|define
name|FRF_AB_XX_CH0_LFSR_LOCK_IND_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_PRBS_FRUN_LBN
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_PRBS_FRUN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CH0_ERR_CHK_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_CH0_ERR_CHK_WIDTH
value|1
comment|/*  * FR_AB_XX_PRBS_ERR_REG(128bit):  * documentation to be written for sum_XX_PRBS_ERR_REG  */
define|#
directive|define
name|FR_AB_XX_PRBS_ERR_REG_OFST
value|0x00001350
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_CH3_PRBS_ERR_CNT_LBN
value|24
define|#
directive|define
name|FRF_AB_XX_CH3_PRBS_ERR_CNT_WIDTH
value|8
define|#
directive|define
name|FRF_AB_XX_CH2_PRBS_ERR_CNT_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_CH2_PRBS_ERR_CNT_WIDTH
value|8
define|#
directive|define
name|FRF_AB_XX_CH1_PRBS_ERR_CNT_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_CH1_PRBS_ERR_CNT_WIDTH
value|8
define|#
directive|define
name|FRF_AB_XX_CH0_PRBS_ERR_CNT_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_CH0_PRBS_ERR_CNT_WIDTH
value|8
comment|/*  * FR_AB_XX_CORE_STAT_REG(128bit):  * XAUI XGXS core status register  */
define|#
directive|define
name|FR_AB_XX_CORE_STAT_REG_OFST
value|0x00001360
comment|/* falcona0,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG3_LBN
value|31
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG3_VAL_LBN
value|30
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG3_VAL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG2_LBN
value|29
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG2_VAL_LBN
value|28
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG2_VAL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG1_LBN
value|27
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG1_VAL_LBN
value|26
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG1_VAL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG0_LBN
value|25
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG0_VAL_LBN
value|24
define|#
directive|define
name|FRF_AB_XX_FORCE_SIG0_VAL_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_XGXS_LB_EN_LBN
value|23
define|#
directive|define
name|FRF_AB_XX_XGXS_LB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_XGMII_LB_EN_LBN
value|22
define|#
directive|define
name|FRF_AB_XX_XGMII_LB_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_MATCH_FAULT_LBN
value|21
define|#
directive|define
name|FRF_AB_XX_MATCH_FAULT_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_ALIGN_DONE_LBN
value|20
define|#
directive|define
name|FRF_AB_XX_ALIGN_DONE_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT3_LBN
value|19
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT2_LBN
value|18
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT1_LBN
value|17
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT0_LBN
value|16
define|#
directive|define
name|FRF_AB_XX_SYNC_STAT0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH3_LBN
value|15
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH2_LBN
value|14
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH1_LBN
value|13
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH0_LBN
value|12
define|#
directive|define
name|FRF_AB_XX_COMMA_DET_CH0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH3_LBN
value|11
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH2_LBN
value|10
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH1_LBN
value|9
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH0_LBN
value|8
define|#
directive|define
name|FRF_AB_XX_CGRP_ALIGN_CH0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH3_LBN
value|7
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH2_LBN
value|6
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH1_LBN
value|5
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH0_LBN
value|4
define|#
directive|define
name|FRF_AB_XX_CHAR_ERR_CH0_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH3_LBN
value|3
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH3_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH2_LBN
value|2
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH2_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH1_LBN
value|1
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH1_WIDTH
value|1
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH0_LBN
value|0
define|#
directive|define
name|FRF_AB_XX_DISPERR_CH0_WIDTH
value|1
comment|/*  * FR_AA_RX_DESC_PTR_TBL_KER(128bit):  * Receive descriptor pointer table  */
define|#
directive|define
name|FR_AA_RX_DESC_PTR_TBL_KER_OFST
value|0x00011800
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_RX_DESC_PTR_TBL_KER_STEP
value|16
define|#
directive|define
name|FR_AA_RX_DESC_PTR_TBL_KER_ROWS
value|4
comment|/*  * FR_AZ_RX_DESC_PTR_TBL(128bit):  * Receive descriptor pointer table  */
define|#
directive|define
name|FR_AZ_RX_DESC_PTR_TBL_OFST
value|0x00f40000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_RX_DESC_PTR_TBL_STEP
value|16
define|#
directive|define
name|FR_CZ_RX_DESC_PTR_TBL_ROWS
value|1024
define|#
directive|define
name|FR_AB_RX_DESC_PTR_TBL_ROWS
value|4096
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_LBN
value|90
define|#
directive|define
name|FRF_CZ_RX_HDR_SPLIT_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_RESET_LBN
value|89
define|#
directive|define
name|FRF_AZ_RX_RESET_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_ISCSI_DDIG_EN_LBN
value|88
define|#
directive|define
name|FRF_AZ_RX_ISCSI_DDIG_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_ISCSI_HDIG_EN_LBN
value|87
define|#
directive|define
name|FRF_AZ_RX_ISCSI_HDIG_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_DESC_PREF_ACT_LBN
value|86
define|#
directive|define
name|FRF_AZ_RX_DESC_PREF_ACT_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_DC_HW_RPTR_LBN
value|80
define|#
directive|define
name|FRF_AZ_RX_DC_HW_RPTR_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_RX_DESCQ_HW_RPTR_LBN
value|68
define|#
directive|define
name|FRF_AZ_RX_DESCQ_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_RX_DESCQ_SW_WPTR_LBN
value|56
define|#
directive|define
name|FRF_AZ_RX_DESCQ_SW_WPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_RX_DESCQ_BUF_BASE_ID_LBN
value|36
define|#
directive|define
name|FRF_AZ_RX_DESCQ_BUF_BASE_ID_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_RX_DESCQ_EVQ_ID_LBN
value|24
define|#
directive|define
name|FRF_AZ_RX_DESCQ_EVQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_RX_DESCQ_OWNER_ID_LBN
value|10
define|#
directive|define
name|FRF_AZ_RX_DESCQ_OWNER_ID_WIDTH
value|14
define|#
directive|define
name|FRF_AZ_RX_DESCQ_LABEL_LBN
value|5
define|#
directive|define
name|FRF_AZ_RX_DESCQ_LABEL_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_RX_DESCQ_SIZE_LBN
value|3
define|#
directive|define
name|FRF_AZ_RX_DESCQ_SIZE_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_RX_DESCQ_SIZE_4K
value|3
define|#
directive|define
name|FFE_AZ_RX_DESCQ_SIZE_2K
value|2
define|#
directive|define
name|FFE_AZ_RX_DESCQ_SIZE_1K
value|1
define|#
directive|define
name|FFE_AZ_RX_DESCQ_SIZE_512
value|0
define|#
directive|define
name|FRF_AZ_RX_DESCQ_TYPE_LBN
value|2
define|#
directive|define
name|FRF_AZ_RX_DESCQ_TYPE_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_DESCQ_JUMBO_LBN
value|1
define|#
directive|define
name|FRF_AZ_RX_DESCQ_JUMBO_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RX_DESCQ_EN_LBN
value|0
define|#
directive|define
name|FRF_AZ_RX_DESCQ_EN_WIDTH
value|1
comment|/*  * FR_AA_TX_DESC_PTR_TBL_KER(128bit):  * Transmit descriptor pointer  */
define|#
directive|define
name|FR_AA_TX_DESC_PTR_TBL_KER_OFST
value|0x00011900
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_TX_DESC_PTR_TBL_KER_STEP
value|16
define|#
directive|define
name|FR_AA_TX_DESC_PTR_TBL_KER_ROWS
value|8
comment|/*  * FR_AZ_TX_DESC_PTR_TBL(128bit):  * Transmit descriptor pointer  */
define|#
directive|define
name|FR_AZ_TX_DESC_PTR_TBL_OFST
value|0x00f50000
comment|/* falconb0=net_func_bar2,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_TX_DESC_PTR_TBL_STEP
value|16
define|#
directive|define
name|FR_AB_TX_DESC_PTR_TBL_ROWS
value|4096
define|#
directive|define
name|FR_CZ_TX_DESC_PTR_TBL_ROWS
value|1024
define|#
directive|define
name|FRF_CZ_TX_DPT_Q_MASK_WIDTH_LBN
value|94
define|#
directive|define
name|FRF_CZ_TX_DPT_Q_MASK_WIDTH_WIDTH
value|2
define|#
directive|define
name|FRF_CZ_TX_DPT_ETH_FILT_EN_LBN
value|93
define|#
directive|define
name|FRF_CZ_TX_DPT_ETH_FILT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_TX_DPT_IP_FILT_EN_LBN
value|92
define|#
directive|define
name|FRF_CZ_TX_DPT_IP_FILT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_TX_NON_IP_DROP_DIS_LBN
value|91
define|#
directive|define
name|FRF_BZ_TX_NON_IP_DROP_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_TX_IP_CHKSM_DIS_LBN
value|90
define|#
directive|define
name|FRF_BZ_TX_IP_CHKSM_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_TX_TCP_CHKSM_DIS_LBN
value|89
define|#
directive|define
name|FRF_BZ_TX_TCP_CHKSM_DIS_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DESCQ_EN_LBN
value|88
define|#
directive|define
name|FRF_AZ_TX_DESCQ_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_ISCSI_DDIG_EN_LBN
value|87
define|#
directive|define
name|FRF_AZ_TX_ISCSI_DDIG_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_ISCSI_HDIG_EN_LBN
value|86
define|#
directive|define
name|FRF_AZ_TX_ISCSI_HDIG_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TX_DC_HW_RPTR_LBN
value|80
define|#
directive|define
name|FRF_AZ_TX_DC_HW_RPTR_WIDTH
value|6
define|#
directive|define
name|FRF_AZ_TX_DESCQ_HW_RPTR_LBN
value|68
define|#
directive|define
name|FRF_AZ_TX_DESCQ_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_TX_DESCQ_SW_WPTR_LBN
value|56
define|#
directive|define
name|FRF_AZ_TX_DESCQ_SW_WPTR_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_TX_DESCQ_BUF_BASE_ID_LBN
value|36
define|#
directive|define
name|FRF_AZ_TX_DESCQ_BUF_BASE_ID_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_TX_DESCQ_EVQ_ID_LBN
value|24
define|#
directive|define
name|FRF_AZ_TX_DESCQ_EVQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_TX_DESCQ_OWNER_ID_LBN
value|10
define|#
directive|define
name|FRF_AZ_TX_DESCQ_OWNER_ID_WIDTH
value|14
define|#
directive|define
name|FRF_AZ_TX_DESCQ_LABEL_LBN
value|5
define|#
directive|define
name|FRF_AZ_TX_DESCQ_LABEL_WIDTH
value|5
define|#
directive|define
name|FRF_AZ_TX_DESCQ_SIZE_LBN
value|3
define|#
directive|define
name|FRF_AZ_TX_DESCQ_SIZE_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_TX_DESCQ_SIZE_4K
value|3
define|#
directive|define
name|FFE_AZ_TX_DESCQ_SIZE_2K
value|2
define|#
directive|define
name|FFE_AZ_TX_DESCQ_SIZE_1K
value|1
define|#
directive|define
name|FFE_AZ_TX_DESCQ_SIZE_512
value|0
define|#
directive|define
name|FRF_AZ_TX_DESCQ_TYPE_LBN
value|1
define|#
directive|define
name|FRF_AZ_TX_DESCQ_TYPE_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_TX_DESCQ_FLUSH_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_DESCQ_FLUSH_WIDTH
value|1
comment|/*  * FR_AA_EVQ_PTR_TBL_KER(128bit):  * Event queue pointer table  */
define|#
directive|define
name|FR_AA_EVQ_PTR_TBL_KER_OFST
value|0x00011a00
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_EVQ_PTR_TBL_KER_STEP
value|16
define|#
directive|define
name|FR_AA_EVQ_PTR_TBL_KER_ROWS
value|4
comment|/*  * FR_AZ_EVQ_PTR_TBL(128bit):  * Event queue pointer table  */
define|#
directive|define
name|FR_AZ_EVQ_PTR_TBL_OFST
value|0x00f60000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_EVQ_PTR_TBL_STEP
value|16
define|#
directive|define
name|FR_CZ_EVQ_PTR_TBL_ROWS
value|1024
define|#
directive|define
name|FR_AB_EVQ_PTR_TBL_ROWS
value|4096
define|#
directive|define
name|FRF_BZ_EVQ_RPTR_IGN_LBN
value|40
define|#
directive|define
name|FRF_BZ_EVQ_RPTR_IGN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_WKUP_OR_INT_EN_LBN
value|39
define|#
directive|define
name|FRF_AZ_EVQ_WKUP_OR_INT_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_NXT_WPTR_LBN
value|24
define|#
directive|define
name|FRF_AZ_EVQ_NXT_WPTR_WIDTH
value|15
define|#
directive|define
name|FRF_AZ_EVQ_EN_LBN
value|23
define|#
directive|define
name|FRF_AZ_EVQ_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_EVQ_SIZE_LBN
value|20
define|#
directive|define
name|FRF_AZ_EVQ_SIZE_WIDTH
value|3
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_32K
value|6
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_16K
value|5
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_8K
value|4
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_4K
value|3
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_2K
value|2
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_1K
value|1
define|#
directive|define
name|FFE_AZ_EVQ_SIZE_512
value|0
define|#
directive|define
name|FRF_AZ_EVQ_BUF_BASE_ID_LBN
value|0
define|#
directive|define
name|FRF_AZ_EVQ_BUF_BASE_ID_WIDTH
value|20
comment|/*  * FR_AA_BUF_HALF_TBL_KER(64bit):  * Buffer table in half buffer table mode direct access by driver  */
define|#
directive|define
name|FR_AA_BUF_HALF_TBL_KER_OFST
value|0x00018000
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_BUF_HALF_TBL_KER_STEP
value|8
define|#
directive|define
name|FR_AA_BUF_HALF_TBL_KER_ROWS
value|4096
comment|/*  * FR_AZ_BUF_HALF_TBL(64bit):  * Buffer table in half buffer table mode direct access by driver  */
define|#
directive|define
name|FR_AZ_BUF_HALF_TBL_OFST
value|0x00800000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_BUF_HALF_TBL_STEP
value|8
define|#
directive|define
name|FR_CZ_BUF_HALF_TBL_ROWS
value|147456
define|#
directive|define
name|FR_AB_BUF_HALF_TBL_ROWS
value|524288
define|#
directive|define
name|FRF_AZ_BUF_ADR_HBUF_ODD_LBN
value|44
define|#
directive|define
name|FRF_AZ_BUF_ADR_HBUF_ODD_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_HBUF_ODD_LBN
value|32
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_HBUF_ODD_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_BUF_ADR_HBUF_EVEN_LBN
value|12
define|#
directive|define
name|FRF_AZ_BUF_ADR_HBUF_EVEN_WIDTH
value|20
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_HBUF_EVEN_LBN
value|0
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_HBUF_EVEN_WIDTH
value|12
comment|/*  * FR_AA_BUF_FULL_TBL_KER(64bit):  * Buffer table in full buffer table mode direct access by driver  */
define|#
directive|define
name|FR_AA_BUF_FULL_TBL_KER_OFST
value|0x00018000
comment|/* falcona0=net_func_bar2 */
define|#
directive|define
name|FR_AA_BUF_FULL_TBL_KER_STEP
value|8
define|#
directive|define
name|FR_AA_BUF_FULL_TBL_KER_ROWS
value|4096
comment|/*  * FR_AZ_BUF_FULL_TBL(64bit):  * Buffer table in full buffer table mode direct access by driver  */
define|#
directive|define
name|FR_AZ_BUF_FULL_TBL_OFST
value|0x00800000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_BUF_FULL_TBL_STEP
value|8
define|#
directive|define
name|FR_CZ_BUF_FULL_TBL_ROWS
value|147456
define|#
directive|define
name|FR_AB_BUF_FULL_TBL_ROWS
value|917504
define|#
directive|define
name|FRF_AZ_BUF_FULL_UNUSED_LBN
value|51
define|#
directive|define
name|FRF_AZ_BUF_FULL_UNUSED_WIDTH
value|13
define|#
directive|define
name|FRF_AZ_IP_DAT_BUF_SIZE_LBN
value|50
define|#
directive|define
name|FRF_AZ_IP_DAT_BUF_SIZE_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_BUF_ADR_REGION_LBN
value|48
define|#
directive|define
name|FRF_AZ_BUF_ADR_REGION_WIDTH
value|2
define|#
directive|define
name|FFE_AZ_BUF_ADR_REGN3
value|3
define|#
directive|define
name|FFE_AZ_BUF_ADR_REGN2
value|2
define|#
directive|define
name|FFE_AZ_BUF_ADR_REGN1
value|1
define|#
directive|define
name|FFE_AZ_BUF_ADR_REGN0
value|0
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_LBN
value|14
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_WIDTH
value|34
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_DW0_LBN
value|14
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_DW1_LBN
value|46
define|#
directive|define
name|FRF_AZ_BUF_ADR_FBUF_DW1_WIDTH
value|2
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_FBUF_LBN
value|0
define|#
directive|define
name|FRF_AZ_BUF_OWNER_ID_FBUF_WIDTH
value|14
comment|/*  * FR_AZ_RX_FILTER_TBL0(128bit):  * TCP/IPv4 Receive filter table  */
define|#
directive|define
name|FR_AZ_RX_FILTER_TBL0_OFST
value|0x00f00000
comment|/* falconb0,sienaa0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_RX_FILTER_TBL0_STEP
value|32
define|#
directive|define
name|FR_AZ_RX_FILTER_TBL0_ROWS
value|8192
comment|/*  * FR_AB_RX_FILTER_TBL1(128bit):  * TCP/IPv4 Receive filter table  */
define|#
directive|define
name|FR_AB_RX_FILTER_TBL1_OFST
value|0x00f00010
comment|/* falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AB_RX_FILTER_TBL1_STEP
value|32
define|#
directive|define
name|FR_AB_RX_FILTER_TBL1_ROWS
value|8192
define|#
directive|define
name|FRF_BZ_RSS_EN_LBN
value|110
define|#
directive|define
name|FRF_BZ_RSS_EN_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_SCATTER_EN_LBN
value|109
define|#
directive|define
name|FRF_BZ_SCATTER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_TCP_UDP_LBN
value|108
define|#
directive|define
name|FRF_AZ_TCP_UDP_WIDTH
value|1
define|#
directive|define
name|FRF_AZ_RXQ_ID_LBN
value|96
define|#
directive|define
name|FRF_AZ_RXQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_AZ_DEST_IP_LBN
value|64
define|#
directive|define
name|FRF_AZ_DEST_IP_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_DEST_PORT_TCP_LBN
value|48
define|#
directive|define
name|FRF_AZ_DEST_PORT_TCP_WIDTH
value|16
define|#
directive|define
name|FRF_AZ_SRC_IP_LBN
value|16
define|#
directive|define
name|FRF_AZ_SRC_IP_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_SRC_TCP_DEST_UDP_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRC_TCP_DEST_UDP_WIDTH
value|16
comment|/*  * FR_CZ_RX_MAC_FILTER_TBL0(128bit):  * Receive Ethernet filter table  */
define|#
directive|define
name|FR_CZ_RX_MAC_FILTER_TBL0_OFST
value|0x00f00010
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_CZ_RX_MAC_FILTER_TBL0_STEP
value|32
define|#
directive|define
name|FR_CZ_RX_MAC_FILTER_TBL0_ROWS
value|512
define|#
directive|define
name|FRF_CZ_RMFT_RSS_EN_LBN
value|75
define|#
directive|define
name|FRF_CZ_RMFT_RSS_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RMFT_SCATTER_EN_LBN
value|74
define|#
directive|define
name|FRF_CZ_RMFT_SCATTER_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RMFT_IP_OVERRIDE_LBN
value|73
define|#
directive|define
name|FRF_CZ_RMFT_IP_OVERRIDE_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RMFT_RXQ_ID_LBN
value|61
define|#
directive|define
name|FRF_CZ_RMFT_RXQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_CZ_RMFT_WILDCARD_MATCH_LBN
value|60
define|#
directive|define
name|FRF_CZ_RMFT_WILDCARD_MATCH_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_LBN
value|12
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_WIDTH
value|48
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_DW0_LBN
value|12
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_DW1_LBN
value|44
define|#
directive|define
name|FRF_CZ_RMFT_DEST_MAC_DW1_WIDTH
value|16
define|#
directive|define
name|FRF_CZ_RMFT_VLAN_ID_LBN
value|0
define|#
directive|define
name|FRF_CZ_RMFT_VLAN_ID_WIDTH
value|12
comment|/*  * FR_AZ_TIMER_TBL(128bit):  * Timer table  */
define|#
directive|define
name|FR_AZ_TIMER_TBL_OFST
value|0x00f70000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_TIMER_TBL_STEP
value|16
define|#
directive|define
name|FR_CZ_TIMER_TBL_ROWS
value|1024
define|#
directive|define
name|FR_AB_TIMER_TBL_ROWS
value|4096
define|#
directive|define
name|FRF_CZ_TIMER_Q_EN_LBN
value|33
define|#
directive|define
name|FRF_CZ_TIMER_Q_EN_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_INT_ARMD_LBN
value|32
define|#
directive|define
name|FRF_CZ_INT_ARMD_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_INT_PEND_LBN
value|31
define|#
directive|define
name|FRF_CZ_INT_PEND_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_HOST_NOTIFY_MODE_LBN
value|30
define|#
directive|define
name|FRF_CZ_HOST_NOTIFY_MODE_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_RELOAD_TIMER_VAL_LBN
value|16
define|#
directive|define
name|FRF_CZ_RELOAD_TIMER_VAL_WIDTH
value|14
define|#
directive|define
name|FRF_CZ_TIMER_MODE_LBN
value|14
define|#
directive|define
name|FRF_CZ_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|FFE_CZ_TIMER_MODE_INT_HLDOFF
value|3
define|#
directive|define
name|FFE_CZ_TIMER_MODE_TRIG_START
value|2
define|#
directive|define
name|FFE_CZ_TIMER_MODE_IMMED_START
value|1
define|#
directive|define
name|FFE_CZ_TIMER_MODE_DIS
value|0
define|#
directive|define
name|FRF_AB_TIMER_MODE_LBN
value|12
define|#
directive|define
name|FRF_AB_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|FFE_AB_TIMER_MODE_INT_HLDOFF
value|2
define|#
directive|define
name|FFE_AB_TIMER_MODE_TRIG_START
value|2
define|#
directive|define
name|FFE_AB_TIMER_MODE_IMMED_START
value|1
define|#
directive|define
name|FFE_AB_TIMER_MODE_DIS
value|0
define|#
directive|define
name|FRF_CZ_TIMER_VAL_LBN
value|0
define|#
directive|define
name|FRF_CZ_TIMER_VAL_WIDTH
value|14
define|#
directive|define
name|FRF_AB_TIMER_VAL_LBN
value|0
define|#
directive|define
name|FRF_AB_TIMER_VAL_WIDTH
value|12
comment|/*  * FR_BZ_TX_PACE_TBL(128bit):  * Transmit pacing table  */
define|#
directive|define
name|FR_BZ_TX_PACE_TBL_OFST
value|0x00f80000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2 */
define|#
directive|define
name|FR_AZ_TX_PACE_TBL_STEP
value|16
define|#
directive|define
name|FR_CZ_TX_PACE_TBL_ROWS
value|1024
define|#
directive|define
name|FR_BB_TX_PACE_TBL_ROWS
value|4096
comment|/*  * FR_AA_TX_PACE_TBL(128bit):  * Transmit pacing table  */
define|#
directive|define
name|FR_AA_TX_PACE_TBL_OFST
value|0x00f80040
comment|/* falcona0=char_func_bar0 */
comment|/* FR_AZ_TX_PACE_TBL_STEP 16 */
define|#
directive|define
name|FR_AA_TX_PACE_TBL_ROWS
value|4092
define|#
directive|define
name|FRF_AZ_TX_PACE_LBN
value|0
define|#
directive|define
name|FRF_AZ_TX_PACE_WIDTH
value|5
comment|/*  * FR_BZ_RX_INDIRECTION_TBL(7bit):  * RX Indirection Table  */
define|#
directive|define
name|FR_BZ_RX_INDIRECTION_TBL_OFST
value|0x00fb0000
comment|/* falconb0,sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_RX_INDIRECTION_TBL_STEP
value|16
define|#
directive|define
name|FR_BZ_RX_INDIRECTION_TBL_ROWS
value|128
define|#
directive|define
name|FRF_BZ_IT_QUEUE_LBN
value|0
define|#
directive|define
name|FRF_BZ_IT_QUEUE_WIDTH
value|6
comment|/*  * FR_CZ_TX_FILTER_TBL0(128bit):  * TCP/IPv4 Transmit filter table  */
define|#
directive|define
name|FR_CZ_TX_FILTER_TBL0_OFST
value|0x00fc0000
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_CZ_TX_FILTER_TBL0_STEP
value|16
define|#
directive|define
name|FR_CZ_TX_FILTER_TBL0_ROWS
value|8192
define|#
directive|define
name|FRF_CZ_TIFT_TCP_UDP_LBN
value|108
define|#
directive|define
name|FRF_CZ_TIFT_TCP_UDP_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_TIFT_TXQ_ID_LBN
value|96
define|#
directive|define
name|FRF_CZ_TIFT_TXQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_CZ_TIFT_DEST_IP_LBN
value|64
define|#
directive|define
name|FRF_CZ_TIFT_DEST_IP_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_TIFT_DEST_PORT_TCP_LBN
value|48
define|#
directive|define
name|FRF_CZ_TIFT_DEST_PORT_TCP_WIDTH
value|16
define|#
directive|define
name|FRF_CZ_TIFT_SRC_IP_LBN
value|16
define|#
directive|define
name|FRF_CZ_TIFT_SRC_IP_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_TIFT_SRC_TCP_DEST_UDP_LBN
value|0
define|#
directive|define
name|FRF_CZ_TIFT_SRC_TCP_DEST_UDP_WIDTH
value|16
comment|/*  * FR_CZ_TX_MAC_FILTER_TBL0(128bit):  * Transmit Ethernet filter table  */
define|#
directive|define
name|FR_CZ_TX_MAC_FILTER_TBL0_OFST
value|0x00fe0000
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_CZ_TX_MAC_FILTER_TBL0_STEP
value|16
define|#
directive|define
name|FR_CZ_TX_MAC_FILTER_TBL0_ROWS
value|512
define|#
directive|define
name|FRF_CZ_TMFT_TXQ_ID_LBN
value|61
define|#
directive|define
name|FRF_CZ_TMFT_TXQ_ID_WIDTH
value|12
define|#
directive|define
name|FRF_CZ_TMFT_WILDCARD_MATCH_LBN
value|60
define|#
directive|define
name|FRF_CZ_TMFT_WILDCARD_MATCH_WIDTH
value|1
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_LBN
value|12
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_WIDTH
value|48
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_DW0_LBN
value|12
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_DW1_LBN
value|44
define|#
directive|define
name|FRF_CZ_TMFT_SRC_MAC_DW1_WIDTH
value|16
define|#
directive|define
name|FRF_CZ_TMFT_VLAN_ID_LBN
value|0
define|#
directive|define
name|FRF_CZ_TMFT_VLAN_ID_WIDTH
value|12
comment|/*  * FR_CZ_MC_TREG_SMEM(32bit):  * MC Shared Memory  */
define|#
directive|define
name|FR_CZ_MC_TREG_SMEM_OFST
value|0x00ff0000
comment|/* sienaa0=net_func_bar2 */
define|#
directive|define
name|FR_CZ_MC_TREG_SMEM_STEP
value|4
define|#
directive|define
name|FR_CZ_MC_TREG_SMEM_ROWS
value|512
define|#
directive|define
name|FRF_CZ_MC_TREG_SMEM_ROW_LBN
value|0
define|#
directive|define
name|FRF_CZ_MC_TREG_SMEM_ROW_WIDTH
value|32
comment|/*  * FR_BB_MSIX_VECTOR_TABLE(128bit):  * MSIX Vector Table  */
define|#
directive|define
name|FR_BB_MSIX_VECTOR_TABLE_OFST
value|0x00ff0000
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_MSIX_VECTOR_TABLE_STEP
value|16
define|#
directive|define
name|FR_BB_MSIX_VECTOR_TABLE_ROWS
value|64
comment|/*  * FR_CZ_MSIX_VECTOR_TABLE(128bit):  * MSIX Vector Table  */
define|#
directive|define
name|FR_CZ_MSIX_VECTOR_TABLE_OFST
value|0x00000000
comment|/* sienaa0=pci_f0_bar4 */
comment|/* FR_BZ_MSIX_VECTOR_TABLE_STEP 16 */
define|#
directive|define
name|FR_CZ_MSIX_VECTOR_TABLE_ROWS
value|1024
define|#
directive|define
name|FRF_BZ_MSIX_VECTOR_RESERVED_LBN
value|97
define|#
directive|define
name|FRF_BZ_MSIX_VECTOR_RESERVED_WIDTH
value|31
define|#
directive|define
name|FRF_BZ_MSIX_VECTOR_MASK_LBN
value|96
define|#
directive|define
name|FRF_BZ_MSIX_VECTOR_MASK_WIDTH
value|1
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_DATA_LBN
value|64
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_DATA_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_ADDRESS_HI_LBN
value|32
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_ADDRESS_HI_WIDTH
value|32
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_ADDRESS_LO_LBN
value|0
define|#
directive|define
name|FRF_BZ_MSIX_MESSAGE_ADDRESS_LO_WIDTH
value|32
comment|/*  * FR_BB_MSIX_PBA_TABLE(32bit):  * MSIX Pending Bit Array  */
define|#
directive|define
name|FR_BB_MSIX_PBA_TABLE_OFST
value|0x00ff2000
comment|/* falconb0=net_func_bar2 */
define|#
directive|define
name|FR_BZ_MSIX_PBA_TABLE_STEP
value|4
define|#
directive|define
name|FR_BB_MSIX_PBA_TABLE_ROWS
value|2
comment|/*  * FR_CZ_MSIX_PBA_TABLE(32bit):  * MSIX Pending Bit Array  */
define|#
directive|define
name|FR_CZ_MSIX_PBA_TABLE_OFST
value|0x00008000
comment|/* sienaa0=pci_f0_bar4 */
comment|/* FR_BZ_MSIX_PBA_TABLE_STEP 4 */
define|#
directive|define
name|FR_CZ_MSIX_PBA_TABLE_ROWS
value|32
define|#
directive|define
name|FRF_BZ_MSIX_PBA_PEND_DWORD_LBN
value|0
define|#
directive|define
name|FRF_BZ_MSIX_PBA_PEND_DWORD_WIDTH
value|32
comment|/*  * FR_AZ_SRM_DBG_REG(64bit):  * SRAM debug access  */
define|#
directive|define
name|FR_AZ_SRM_DBG_REG_OFST
value|0x03000000
comment|/* sienaa0=net_func_bar2,falconb0=net_func_bar2,falcona0=char_func_bar0 */
define|#
directive|define
name|FR_AZ_SRM_DBG_REG_STEP
value|8
define|#
directive|define
name|FR_CZ_SRM_DBG_REG_ROWS
value|262144
define|#
directive|define
name|FR_AB_SRM_DBG_REG_ROWS
value|2097152
define|#
directive|define
name|FRF_AZ_SRM_DBG_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_DBG_WIDTH
value|64
define|#
directive|define
name|FRF_AZ_SRM_DBG_DW0_LBN
value|0
define|#
directive|define
name|FRF_AZ_SRM_DBG_DW0_WIDTH
value|32
define|#
directive|define
name|FRF_AZ_SRM_DBG_DW1_LBN
value|32
define|#
directive|define
name|FRF_AZ_SRM_DBG_DW1_WIDTH
value|32
comment|/*  * FR_AA_INT_ACK_CHAR(32bit):  * CHAR interrupt acknowledge register  */
define|#
directive|define
name|FR_AA_INT_ACK_CHAR_OFST
value|0x00000060
comment|/* falcona0=char_func_bar0 */
define|#
directive|define
name|FRF_AA_INT_ACK_CHAR_FIELD_LBN
value|0
define|#
directive|define
name|FRF_AA_INT_ACK_CHAR_FIELD_WIDTH
value|32
comment|/* FS_DRIVER_EV */
define|#
directive|define
name|FSF_AZ_DRIVER_EV_SUBCODE_LBN
value|56
define|#
directive|define
name|FSF_AZ_DRIVER_EV_SUBCODE_WIDTH
value|4
define|#
directive|define
name|FSE_AZ_TX_DSC_ERROR_EV
value|15
define|#
directive|define
name|FSE_AZ_RX_DSC_ERROR_EV
value|14
define|#
directive|define
name|FSE_AZ_RX_RECOVER_EV
value|11
define|#
directive|define
name|FSE_AZ_TIMER_EV
value|10
define|#
directive|define
name|FSE_AZ_TX_PKT_NON_TCP_UDP
value|9
define|#
directive|define
name|FSE_AZ_WAKE_UP_EV
value|6
define|#
directive|define
name|FSE_AZ_SRM_UPD_DONE_EV
value|5
define|#
directive|define
name|FSE_AZ_EVQ_NOT_EN_EV
value|3
define|#
directive|define
name|FSE_AZ_EVQ_INIT_DONE_EV
value|2
define|#
directive|define
name|FSE_AZ_RX_DESCQ_FLS_DONE_EV
value|1
define|#
directive|define
name|FSE_AZ_TX_DESCQ_FLS_DONE_EV
value|0
define|#
directive|define
name|FSF_AZ_DRIVER_EV_SUBDATA_LBN
value|0
define|#
directive|define
name|FSF_AZ_DRIVER_EV_SUBDATA_WIDTH
value|14
comment|/* FS_EVENT_ENTRY */
define|#
directive|define
name|FSF_AZ_EV_CODE_LBN
value|60
define|#
directive|define
name|FSF_AZ_EV_CODE_WIDTH
value|4
define|#
directive|define
name|FSE_AZ_EV_CODE_USER_EV
value|8
define|#
directive|define
name|FSE_AZ_EV_CODE_DRV_GEN_EV
value|7
define|#
directive|define
name|FSE_AZ_EV_CODE_GLOBAL_EV
value|6
define|#
directive|define
name|FSE_AZ_EV_CODE_DRIVER_EV
value|5
define|#
directive|define
name|FSE_AZ_EV_CODE_TX_EV
value|2
define|#
directive|define
name|FSE_AZ_EV_CODE_RX_EV
value|0
define|#
directive|define
name|FSF_AZ_EV_DATA_LBN
value|0
define|#
directive|define
name|FSF_AZ_EV_DATA_WIDTH
value|60
define|#
directive|define
name|FSF_AZ_EV_DATA_DW0_LBN
value|0
define|#
directive|define
name|FSF_AZ_EV_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|FSF_AZ_EV_DATA_DW1_LBN
value|32
define|#
directive|define
name|FSF_AZ_EV_DATA_DW1_WIDTH
value|28
comment|/* FS_GLOBAL_EV */
define|#
directive|define
name|FSF_AA_GLB_EV_RX_RECOVERY_LBN
value|12
define|#
directive|define
name|FSF_AA_GLB_EV_RX_RECOVERY_WIDTH
value|1
define|#
directive|define
name|FSF_BZ_GLB_EV_XG_MNT_INTR_LBN
value|11
define|#
directive|define
name|FSF_BZ_GLB_EV_XG_MNT_INTR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_GLB_EV_XFP_PHY0_INTR_LBN
value|10
define|#
directive|define
name|FSF_AZ_GLB_EV_XFP_PHY0_INTR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_GLB_EV_XG_PHY0_INTR_LBN
value|9
define|#
directive|define
name|FSF_AZ_GLB_EV_XG_PHY0_INTR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_GLB_EV_G_PHY0_INTR_LBN
value|7
define|#
directive|define
name|FSF_AZ_GLB_EV_G_PHY0_INTR_WIDTH
value|1
comment|/* FS_RX_EV */
define|#
directive|define
name|FSF_CZ_RX_EV_PKT_NOT_PARSED_LBN
value|58
define|#
directive|define
name|FSF_CZ_RX_EV_PKT_NOT_PARSED_WIDTH
value|1
define|#
directive|define
name|FSF_CZ_RX_EV_IPV6_PKT_LBN
value|57
define|#
directive|define
name|FSF_CZ_RX_EV_IPV6_PKT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_PKT_OK_LBN
value|56
define|#
directive|define
name|FSF_AZ_RX_EV_PKT_OK_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_PAUSE_FRM_ERR_LBN
value|55
define|#
directive|define
name|FSF_AZ_RX_EV_PAUSE_FRM_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_BUF_OWNER_ID_ERR_LBN
value|54
define|#
directive|define
name|FSF_AZ_RX_EV_BUF_OWNER_ID_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_IP_FRAG_ERR_LBN
value|53
define|#
directive|define
name|FSF_AZ_RX_EV_IP_FRAG_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_IP_HDR_CHKSUM_ERR_LBN
value|52
define|#
directive|define
name|FSF_AZ_RX_EV_IP_HDR_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_TCP_UDP_CHKSUM_ERR_LBN
value|51
define|#
directive|define
name|FSF_AZ_RX_EV_TCP_UDP_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_ETH_CRC_ERR_LBN
value|50
define|#
directive|define
name|FSF_AZ_RX_EV_ETH_CRC_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_FRM_TRUNC_LBN
value|49
define|#
directive|define
name|FSF_AZ_RX_EV_FRM_TRUNC_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_TOBE_DISC_LBN
value|47
define|#
directive|define
name|FSF_AZ_RX_EV_TOBE_DISC_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_PKT_TYPE_LBN
value|44
define|#
directive|define
name|FSF_AZ_RX_EV_PKT_TYPE_WIDTH
value|3
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_VLAN_JUMBO
value|5
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_VLAN_LLC
value|4
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_VLAN
value|3
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_JUMBO
value|2
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_LLC
value|1
define|#
directive|define
name|FSE_AZ_RX_EV_PKT_TYPE_ETH
value|0
define|#
directive|define
name|FSF_AZ_RX_EV_HDR_TYPE_LBN
value|42
define|#
directive|define
name|FSF_AZ_RX_EV_HDR_TYPE_WIDTH
value|2
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_OTHER
value|3
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4_OTHER
value|2
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4V6_OTHER
value|2
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4_UDP
value|1
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4V6_UDP
value|1
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4_TCP
value|0
define|#
directive|define
name|FSE_AZ_RX_EV_HDR_TYPE_IPV4V6_TCP
value|0
define|#
directive|define
name|FSF_AZ_RX_EV_DESC_Q_EMPTY_LBN
value|41
define|#
directive|define
name|FSF_AZ_RX_EV_DESC_Q_EMPTY_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_MCAST_HASH_MATCH_LBN
value|40
define|#
directive|define
name|FSF_AZ_RX_EV_MCAST_HASH_MATCH_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_MCAST_PKT_LBN
value|39
define|#
directive|define
name|FSF_AZ_RX_EV_MCAST_PKT_WIDTH
value|1
define|#
directive|define
name|FSF_AA_RX_EV_RECOVERY_FLAG_LBN
value|37
define|#
directive|define
name|FSF_AA_RX_EV_RECOVERY_FLAG_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_Q_LABEL_LBN
value|32
define|#
directive|define
name|FSF_AZ_RX_EV_Q_LABEL_WIDTH
value|5
define|#
directive|define
name|FSF_AZ_RX_EV_JUMBO_CONT_LBN
value|31
define|#
directive|define
name|FSF_AZ_RX_EV_JUMBO_CONT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_PORT_LBN
value|30
define|#
directive|define
name|FSF_AZ_RX_EV_PORT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_BYTE_CNT_LBN
value|16
define|#
directive|define
name|FSF_AZ_RX_EV_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|FSF_AZ_RX_EV_SOP_LBN
value|15
define|#
directive|define
name|FSF_AZ_RX_EV_SOP_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_PKT_OK_LBN
value|14
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_PKT_OK_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_DDIG_ERR_LBN
value|13
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_DDIG_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_HDIG_ERR_LBN
value|12
define|#
directive|define
name|FSF_AZ_RX_EV_ISCSI_HDIG_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_RX_EV_DESC_PTR_LBN
value|0
define|#
directive|define
name|FSF_AZ_RX_EV_DESC_PTR_WIDTH
value|12
comment|/* FS_RX_KER_DESC */
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_SIZE_LBN
value|48
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_SIZE_WIDTH
value|14
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_REGION_LBN
value|46
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_REGION_WIDTH
value|2
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_WIDTH
value|46
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|FSF_AZ_RX_KER_BUF_ADDR_DW1_WIDTH
value|14
comment|/* FS_RX_USER_DESC */
define|#
directive|define
name|FSF_AZ_RX_USER_2BYTE_OFFSET_LBN
value|20
define|#
directive|define
name|FSF_AZ_RX_USER_2BYTE_OFFSET_WIDTH
value|12
define|#
directive|define
name|FSF_AZ_RX_USER_BUF_ID_LBN
value|0
define|#
directive|define
name|FSF_AZ_RX_USER_BUF_ID_WIDTH
value|20
comment|/* FS_TX_EV */
define|#
directive|define
name|FSF_AZ_TX_EV_PKT_ERR_LBN
value|38
define|#
directive|define
name|FSF_AZ_TX_EV_PKT_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_PKT_TOO_BIG_LBN
value|37
define|#
directive|define
name|FSF_AZ_TX_EV_PKT_TOO_BIG_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_Q_LABEL_LBN
value|32
define|#
directive|define
name|FSF_AZ_TX_EV_Q_LABEL_WIDTH
value|5
define|#
directive|define
name|FSF_AZ_TX_EV_PORT_LBN
value|16
define|#
directive|define
name|FSF_AZ_TX_EV_PORT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_WQ_FF_FULL_LBN
value|15
define|#
directive|define
name|FSF_AZ_TX_EV_WQ_FF_FULL_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_BUF_OWNER_ID_ERR_LBN
value|14
define|#
directive|define
name|FSF_AZ_TX_EV_BUF_OWNER_ID_ERR_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_COMP_LBN
value|12
define|#
directive|define
name|FSF_AZ_TX_EV_COMP_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_EV_DESC_PTR_LBN
value|0
define|#
directive|define
name|FSF_AZ_TX_EV_DESC_PTR_WIDTH
value|12
comment|/* FS_TX_KER_DESC */
define|#
directive|define
name|FSF_AZ_TX_KER_CONT_LBN
value|62
define|#
directive|define
name|FSF_AZ_TX_KER_CONT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_KER_BYTE_COUNT_LBN
value|48
define|#
directive|define
name|FSF_AZ_TX_KER_BYTE_COUNT_WIDTH
value|14
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_REGION_LBN
value|46
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_REGION_WIDTH
value|2
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_WIDTH
value|46
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|FSF_AZ_TX_KER_BUF_ADDR_DW1_WIDTH
value|14
comment|/* FS_TX_USER_DESC */
define|#
directive|define
name|FSF_AZ_TX_USER_SW_EV_EN_LBN
value|48
define|#
directive|define
name|FSF_AZ_TX_USER_SW_EV_EN_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_USER_CONT_LBN
value|46
define|#
directive|define
name|FSF_AZ_TX_USER_CONT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_TX_USER_BYTE_CNT_LBN
value|33
define|#
directive|define
name|FSF_AZ_TX_USER_BYTE_CNT_WIDTH
value|13
define|#
directive|define
name|FSF_AZ_TX_USER_BUF_ID_LBN
value|13
define|#
directive|define
name|FSF_AZ_TX_USER_BUF_ID_WIDTH
value|20
define|#
directive|define
name|FSF_AZ_TX_USER_BYTE_OFS_LBN
value|0
define|#
directive|define
name|FSF_AZ_TX_USER_BYTE_OFS_WIDTH
value|13
comment|/* FS_USER_EV */
define|#
directive|define
name|FSF_CZ_USER_QID_LBN
value|32
define|#
directive|define
name|FSF_CZ_USER_QID_WIDTH
value|10
define|#
directive|define
name|FSF_CZ_USER_EV_REG_VALUE_LBN
value|0
define|#
directive|define
name|FSF_CZ_USER_EV_REG_VALUE_WIDTH
value|32
comment|/* FS_NET_IVEC */
define|#
directive|define
name|FSF_AZ_NET_IVEC_FATAL_INT_LBN
value|64
define|#
directive|define
name|FSF_AZ_NET_IVEC_FATAL_INT_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_NET_IVEC_INT_Q_LBN
value|40
define|#
directive|define
name|FSF_AZ_NET_IVEC_INT_Q_WIDTH
value|4
define|#
directive|define
name|FSF_AZ_NET_IVEC_INT_FLAG_LBN
value|32
define|#
directive|define
name|FSF_AZ_NET_IVEC_INT_FLAG_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_NET_IVEC_EVQ_FIFO_HF_LBN
value|1
define|#
directive|define
name|FSF_AZ_NET_IVEC_EVQ_FIFO_HF_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_NET_IVEC_EVQ_FIFO_AF_LBN
value|0
define|#
directive|define
name|FSF_AZ_NET_IVEC_EVQ_FIFO_AF_WIDTH
value|1
comment|/* DRIVER_EV */
comment|/* Sub-fields of an RX flush completion event */
define|#
directive|define
name|FSF_AZ_DRIVER_EV_RX_FLUSH_FAIL_LBN
value|12
define|#
directive|define
name|FSF_AZ_DRIVER_EV_RX_FLUSH_FAIL_WIDTH
value|1
define|#
directive|define
name|FSF_AZ_DRIVER_EV_RX_DESCQ_ID_LBN
value|0
define|#
directive|define
name|FSF_AZ_DRIVER_EV_RX_DESCQ_ID_WIDTH
value|12
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _SYS_EFX_REGS_H */
end_comment

end_unit

