
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DAYALAN1

Implementation : impl1

# Written on Mon May  2 07:49:26 2022

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\counter.fdc"




##### SUMMARY ############################################################

Found 4 issues in 2 out of 6 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
ipClk        ipClk      |     20.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:ipUART_Rx
p:ipnReset
p:opLED[0]
p:opLED[1]
p:opLED[2]
p:opLED[3]
p:opLED[4]
p:opLED[5]
p:opLED[6]
p:opLED[7]
p:opUART_Tx


Inapplicable constraints
************************

set_false_path -from [get_registers *] -to [get_ports bp*]
	@E::"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":9:0:9:0|Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E::"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":9:0:9:0|collection "[get_ports bp*]" is empty
set_false_path -to [get_registers *] -from [get_ports bp*]
	@E::"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":8:0:8:0|Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design
	@E::"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":8:0:8:0|collection "[get_ports bp*]" is empty

Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_registers *] -to [get_ports op*]
	@N:MF891:"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":7:0:7:0|expression "[get_registers *]" applies to objects:
		UART_Inst.clk_cnt2[0]
		UART_Inst.clk_cnt2[1]
		UART_Inst.clk_cnt2[2]
		UART_Inst.clk_cnt2[3]
		UART_Inst.clk_cnt2[4]
		UART_Inst.clk_cnt2[5]
		UART_Inst.clk_cnt2[6]
		UART_Inst.clk_cnt2[7]
		UART_Inst.clk_cnt2[8]
		UART_Inst.clk_cnt2[9]
		UART_Inst.clk_cnt[0]
		UART_Inst.clk_cnt[1]
		UART_Inst.clk_cnt[2]
		UART_Inst.clk_cnt[3]
		UART_Inst.clk_cnt[4]
		UART_Inst.clk_cnt[5]
		UART_Inst.clk_cnt[6]
		UART_Inst.clk_cnt[7]
		UART_Inst.clk_cnt[8]
		UART_Inst.opRxData[0]
		UART_Inst.opRxData[1]
		UART_Inst.opRxData[2]
		UART_Inst.opRxData[3]
		UART_Inst.opRxData[4]
		UART_Inst.opRxData[5]
		UART_Inst.opRxData[6]
		UART_Inst.opRxData[7]
		UART_Inst.opRxValid
		UART_Inst.opTx
		UART_Inst.opTxBusy
		UART_Inst.rst
		UART_Inst.rx
		UART_Inst.rx_cnt[0]
		UART_Inst.rx_cnt[1]
		UART_Inst.rx_cnt[2]
		UART_Inst.rx_cnt[3]
		UART_Inst.rx_state[0]
		UART_Inst.rx_state[1]
		UART_Inst.txData[0]
		UART_Inst.txData[1]
		UART_Inst.txData[2]
		UART_Inst.txData[3]
		UART_Inst.txData[4]
		UART_Inst.txData[5]
		UART_Inst.txData[6]
		UART_Inst.txData[7]
		UART_Inst.tx_cnt[0]
		UART_Inst.tx_cnt[1]
		UART_Inst.tx_cnt[2]
		UART_Inst.tx_cnt[3]
		UART_Inst.tx_state[0]
		UART_Inst.tx_state[1]
		UART_TxData[0]
		UART_TxData[1]
		UART_TxData[2]
		UART_TxData[3]
		UART_TxData[4]
		UART_TxData[5]
		UART_TxData[6]
		UART_TxData[7]
		UART_TxSend
	@N:MF891:"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":7:0:7:0|expression "[get_ports op*]" applies to objects:
		opLED[0]
		opLED[1]
		opLED[2]
		opLED[3]
		opLED[4]
		opLED[5]
		opLED[6]
		opLED[7]
		opUART_Tx
set_false_path -to [get_registers *] -from [get_ports ip*]
	@N:MF891:"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":6:0:6:0|expression "[get_registers *]" applies to objects:
		UART_Inst.clk_cnt2[0]
		UART_Inst.clk_cnt2[1]
		UART_Inst.clk_cnt2[2]
		UART_Inst.clk_cnt2[3]
		UART_Inst.clk_cnt2[4]
		UART_Inst.clk_cnt2[5]
		UART_Inst.clk_cnt2[6]
		UART_Inst.clk_cnt2[7]
		UART_Inst.clk_cnt2[8]
		UART_Inst.clk_cnt2[9]
		UART_Inst.clk_cnt[0]
		UART_Inst.clk_cnt[1]
		UART_Inst.clk_cnt[2]
		UART_Inst.clk_cnt[3]
		UART_Inst.clk_cnt[4]
		UART_Inst.clk_cnt[5]
		UART_Inst.clk_cnt[6]
		UART_Inst.clk_cnt[7]
		UART_Inst.clk_cnt[8]
		UART_Inst.opRxData[0]
		UART_Inst.opRxData[1]
		UART_Inst.opRxData[2]
		UART_Inst.opRxData[3]
		UART_Inst.opRxData[4]
		UART_Inst.opRxData[5]
		UART_Inst.opRxData[6]
		UART_Inst.opRxData[7]
		UART_Inst.opRxValid
		UART_Inst.opTx
		UART_Inst.opTxBusy
		UART_Inst.rst
		UART_Inst.rx
		UART_Inst.rx_cnt[0]
		UART_Inst.rx_cnt[1]
		UART_Inst.rx_cnt[2]
		UART_Inst.rx_cnt[3]
		UART_Inst.rx_state[0]
		UART_Inst.rx_state[1]
		UART_Inst.txData[0]
		UART_Inst.txData[1]
		UART_Inst.txData[2]
		UART_Inst.txData[3]
		UART_Inst.txData[4]
		UART_Inst.txData[5]
		UART_Inst.txData[6]
		UART_Inst.txData[7]
		UART_Inst.tx_cnt[0]
		UART_Inst.tx_cnt[1]
		UART_Inst.tx_cnt[2]
		UART_Inst.tx_cnt[3]
		UART_Inst.tx_state[0]
		UART_Inst.tx_state[1]
		UART_TxData[0]
		UART_TxData[1]
		UART_TxData[2]
		UART_TxData[3]
		UART_TxData[4]
		UART_TxData[5]
		UART_TxData[6]
		UART_TxData[7]
		UART_TxSend
	@N:MF891:"c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc":6:0:6:0|expression "[get_ports ip*]" applies to objects:
		ipClk
		ipUART_Rx
		ipnReset

Library Report
**************


# End of Constraint Checker Report
