#ifndef DECODER_H
#define DECODER_H

#include "utils.h"

#include <stdbool.h>

typedef enum {
    // ========================================
    // RV32I Base Integer Instruction Set
    // ========================================
    // Upper immediate
    IK_LUI, IK_AUIPC,
    // jump-link
    IK_JAL, IK_JALR,
    // Branch operations
    IK_BEQ, IK_BNE, IK_BLT, IK_BGE, IK_BLTU, IK_BGEU,
    // Load operations (memory access)
    IK_LB, IK_LH, IK_LW, IK_LBU, IK_LHU,
    // Store operations (memory access)
    IK_SB, IK_SH, IK_SW,
    // Arithmetic operations (immediate)
    IK_ADDI, IK_SLTI, IK_SLTIU,
    // Logical operations (immediate)
    IK_XORI, IK_ORI, IK_ANDI,
    // Shift operations (immediate)
    IK_SLLI, IK_SRLI, IK_SRAI,
    // Arithmetic operations (register-register)
    IK_ADD, IK_SUB,
    // Shift operations (register-register)
    IK_SLL, IK_SRL, IK_SRA,
    // Comparison operations (register-register)
    IK_SLT, IK_SLTU,
    // Logical operations (register-register)
    IK_XOR, IK_OR, IK_AND,
    // Memory barrier/pause/system calls
    IK_FENCE, IK_FENCE_TSO, IK_PAUSE, IK_ECALL, IK_EBREAK,
    // ========================================
    // RV64I 64-bit Extended Integer ISA
    // ========================================
    // Load operations
    IK_LWU, IK_LD,
    // Store operations
    IK_SD,
    // Arithmetic operations (immediate, 32-bit result)
    IK_ADDIW,
    // Shift operations (immediate, 32-bit result)
    IK_SLLIW, IK_SRLIW, IK_SRAIW,
    // Arithmetic operations (register-register, 32-bit result)
    IK_ADDW, IK_SUBW,
    // Shift operations (register-register, 32-bit result)
    IK_SLLW, IK_SRLW, IK_SRAW,
    // Memory barrier/CSR operations
    IK_FENCE_I, IK_CSRRW, IK_CSRRS, IK_CSRRC, IK_CSRRWI, IK_CSRRSI, IK_CSRRCI,
    // ========================================
    // RV32M 32-bit Multiplication/Division Extension
    // ========================================
    // Multiplication operations
    IK_MUL, IK_MULH, IK_MULHSU, IK_MULHU,
    // Division/remainder operations
    IK_DIV, IK_DIVU, IK_REM, IK_REMU,
    // ========================================
    // RV64M 64-bit Multiplication/Division Extension
    // ========================================
    // Multiplication operations (32-bit operands)
    IK_MULW,
    // Division/remainder operations (32-bit operands)
    IK_DIVW, IK_DIVUW, IK_REMW, IK_REMUW,
    // ========================================
    // RV32A 32-bit Atomic Operations Extension
    // ========================================
    IK_LR_W, IK_SC_W, IK_AMOSWAP_W, IK_AMOADD_W, IK_AMOXOR_W, IK_AMOAND_W, IK_AMOOR_W, IK_AMOMIN_W, IK_AMOMAX_W, IK_AMOMINU_W, IK_AMOMAXU_W,
    // ========================================
    // RV64A 64-bit Atomic Operations Extension
    // ========================================
    IK_LR_D, IK_SC_D, IK_AMOSWAP_D, IK_AMOADD_D, IK_AMOXOR_D, IK_AMOAND_D, IK_AMOOR_D, IK_AMOMIN_D, IK_AMOMAX_D, IK_AMOMINU_D, IK_AMOMAXU_D,
    // ========================================
    // RV32F 32-bit Floating-Point Extension
    // ========================================
    // Load/store operations
    IK_FLW, IK_FSW,
    // Fused multiply-add/subtract
    IK_FMADD_S, IK_FMSUB_S, IK_FNMSUB_S, IK_FNMADD_S,
    // Basic FP arithmetic
    IK_FADD_S, IK_FSUB_S, IK_FMUL_S, IK_FDIV_S, IK_FSQRT_S,
    // FP sign manipulation
    IK_FSGNJ_S, IK_FSGNJN_S, IK_FSGNJX_S,
    // FP min/max
    IK_FMIN_S, IK_FMAX_S,
    // FP <-> integer conversion (32-bit)
    IK_FCVT_W_S, IK_FCVT_WU_S, IK_FCVT_S_W, IK_FCVT_S_WU,
    // FP <-> integer move
    IK_FMV_X_W, IK_FMV_W_X,
    // FP comparison/classification
    IK_FEQ_S, IK_FLT_S, IK_FLE_S, IK_FCLASS_S,
    // ========================================
    // RV64F 64-bit Floating-Point Extension (32-bit FP ops)
    // ========================================
    // FP <-> integer conversion (64-bit)
    IK_FCVT_L_S, IK_FCVT_LU_S, IK_FCVT_S_L, IK_FCVT_S_LU,
    // ========================================
    // RV32D 32-bit Double-Precision FP Extension
    // ========================================
    // Load/store operations
    IK_FLD, IK_FSD,
    // Fused multiply-add/subtract
    IK_FMADD_D, IK_FMSUB_D, IK_FNMSUB_D, IK_FNMADD_D,
    // Basic FP arithmetic
    IK_FADD_D, IK_FSUB_D, IK_FMUL_D, IK_FDIV_D, IK_FSQRT_D,
    // FP sign manipulation
    IK_FSGNJ_D, IK_FSGNJN_D, IK_FSGNJX_D,
    // FP min/max
    IK_FMIN_D, IK_FMAX_D,
    // FP <-> FP conversion (single <-> double)
    IK_FCVT_S_D, IK_FCVT_D_S,
    // FP comparison/classification
    IK_FEQ_D, IK_FLT_D, IK_FLE_D, IK_FCLASS_D,
    // FP <-> integer conversion (32-bit)
    IK_FCVT_W_D, IK_FCVT_WU_D, IK_FCVT_D_W, IK_FCVT_D_WU,
    // ========================================
    // RV64D 64-bit Double-Precision FP Extension
    // ========================================
    // FP <-> integer conversion (64-bit)
    IK_FCVT_L_D, IK_FCVT_LU_D, IK_FCVT_D_L, IK_FCVT_D_LU,
    // FP <-> integer move
    IK_FMV_X_D, IK_FMV_D_X,
    // ========================================
    // RVC - Compressed Instructions Extension
    // ========================================
    // Integer Register-Immediate Operations
    IK_C_ADDI, IK_C_ADDIW, IK_C_LI, IK_C_LUI, IK_C_SLLI, IK_C_SRLI, IK_C_SRAI,
    // Integer Register-Register Operations
    IK_C_ADD, IK_C_SUB, IK_C_XOR, IK_C_OR, IK_C_AND, IK_C_ADDW, IK_C_SUBW,
    // Stack-Pointer Based Load/Store
    IK_C_LWSP, IK_C_SWSP, IK_C_LDSP, IK_C_SDSP,
    // Register Based Load/Store
    IK_C_LW, IK_C_SW, IK_C_LD, IK_C_SD,
    // Branch & Jump
    IK_C_J, IK_C_JAL, IK_C_JR, IK_C_JALR, IK_C_BEQZ, IK_C_BNEZ,
    // System & NOP
    IK_C_EBREAK, IK_C_NOP,

    num_insts,
} InstKind;

typedef struct {
    i8 rd;
    i8 rs1;
    i8 rs2;
    i32 imm;
    InstKind kind;
    bool rvc;   // Is RISCV compression extension?
    bool brk;   // Break out of current block (control flow changed)
} Instruction;

typedef enum {
    RI_ZERO, RI_RA, RI_SP, RI_GP, RI_TP,
    RI_T0, RI_T1, RI_T2,
    RI_S0, RI_S1,
    RI_A0, RI_A1, RI_A2, RI_A3, RI_A4, RI_A5, RI_A6, RI_A7,
    RI_S2, RI_S3, RI_S4, RI_S5, RI_S6, RI_S7, RI_S8, RI_S9, RI_S10, RI_S11,
    RI_T3, RI_T4, RI_T5, RI_T6,
    num_regs,
} RegIndex;

void inst_decode(Instruction *instp, u32 data);
void inst_print(Instruction inst);

#endif // DECODER_H
