// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/30/2019 12:12:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module micro (
	clk,
	reset,
	i_pins,
	o_reg,
	pm_data,
	pc,
	from_PS,
	pm_address,
	ir,
	from_ID,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	register_enables,
	from_CU,
	x0,
	x1,
	y0,
	y1,
	r,
	m,
	i,
	zero_flag,
	hold_out,
	hold,
	start_hold,
	end_hold,
	hold_count,
	cache_q);
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	[3:0] o_reg;
output 	[7:0] pm_data;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] pm_address;
output 	[7:0] ir;
output 	[7:0] from_ID;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	[8:0] register_enables;
output 	[7:0] from_CU;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] r;
output 	[3:0] m;
output 	[3:0] i;
output 	zero_flag;
output 	hold_out;
output 	hold;
output 	start_hold;
output 	end_hold;
output 	[2:0] hold_count;
output 	[7:0] cache_q;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[1]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[5]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[6]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[8]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_out	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_hold	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_hold	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[0]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[0]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[4]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[5]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[6]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_q[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("micro_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \register_enables[0]~output_o ;
wire \register_enables[1]~output_o ;
wire \register_enables[2]~output_o ;
wire \register_enables[3]~output_o ;
wire \register_enables[4]~output_o ;
wire \register_enables[5]~output_o ;
wire \register_enables[6]~output_o ;
wire \register_enables[7]~output_o ;
wire \register_enables[8]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \zero_flag~output_o ;
wire \hold_out~output_o ;
wire \hold~output_o ;
wire \start_hold~output_o ;
wire \end_hold~output_o ;
wire \hold_count[0]~output_o ;
wire \hold_count[1]~output_o ;
wire \hold_count[2]~output_o ;
wire \cache_q[0]~output_o ;
wire \cache_q[1]~output_o ;
wire \cache_q[2]~output_o ;
wire \cache_q[3]~output_o ;
wire \cache_q[4]~output_o ;
wire \cache_q[5]~output_o ;
wire \cache_q[6]~output_o ;
wire \cache_q[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~q ;
wire \i_pins[0]~input_o ;
wire \prog_sequencer|sync_reset_1~q ;
wire \prog_sequencer|always6~0_combout ;
wire \prog_sequencer|hold_count~0_combout ;
wire \prog_sequencer|Add1~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~0_combout ;
wire \prog_sequencer|cache_rdoffset[2]~4_combout ;
wire \prog_sequencer|Add1~1 ;
wire \prog_sequencer|Add1~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~3_combout ;
wire \prog_sequencer|Add1~3 ;
wire \prog_sequencer|Add1~4_combout ;
wire \prog_sequencer|cache_rdoffset[2]~5_combout ;
wire \prog_sequencer|cache_rdline[0]~0_combout ;
wire \prog_sequencer|Add1~5 ;
wire \prog_sequencer|Add1~6_combout ;
wire \prog_sequencer|cache_rdline[0]~2_combout ;
wire \prog_sequencer|last_used~3_combout ;
wire \prog_sequencer|last_used~4_combout ;
wire \prog_sequencer|last_used~5_combout ;
wire \multi_line_cache_set_assoc|comb~0_combout ;
wire \prog_sequencer|rom_address[0]~2_combout ;
wire \prog_sequencer|rom_address[1]~3_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|hold_count~2_combout ;
wire \prog_sequencer|rom_address[2]~19_combout ;
wire \prog_sequencer|rom_address[3]~4_combout ;
wire \multi_line_cache_set_assoc|comb~1_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~6_combout ;
wire \prog_sequencer|rom_address~6_combout ;
wire \prog_sequencer|cache_wrentry~0_combout ;
wire \prog_sequencer|tagID[1][0][3]~0_combout ;
wire \prog_sequencer|tagID[1][0][1]~q ;
wire \prog_sequencer|tagID[0][0][1]~0_combout ;
wire \prog_sequencer|tagID[0][0][1]~q ;
wire \prog_sequencer|tagID[0][1][3]~1_combout ;
wire \prog_sequencer|tagID[0][1][1]~q ;
wire \prog_sequencer|tagID[1][1][1]~q ;
wire \prog_sequencer|rom_address[5]~10_combout ;
wire \prog_sequencer|rom_address[5]~11_combout ;
wire \prog_sequencer|cache_rdline[0]~3_combout ;
wire \prog_sequencer|Add1~7 ;
wire \prog_sequencer|Add1~9 ;
wire \prog_sequencer|Add1~10_combout ;
wire \prog_sequencer|pm_addr[5]~4_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~2_combout ;
wire \prog_sequencer|Add1~11 ;
wire \prog_sequencer|Add1~12_combout ;
wire \prog_sequencer|pm_addr[6]~6_combout ;
wire \prog_sequencer|pm_addr[6]~7_combout ;
wire \prog_sequencer|Add1~13 ;
wire \prog_sequencer|Add1~14_combout ;
wire \prog_sequencer|pm_addr[7]~13_combout ;
wire \prog_sequencer|pm_addr[7]~14_combout ;
wire \prog_sequencer|tagID[0][1][3]~q ;
wire \prog_sequencer|tagID[1][1][3]~q ;
wire \prog_sequencer|rom_address[7]~16_combout ;
wire \prog_sequencer|tagID[0][0][3]~q ;
wire \prog_sequencer|tagID[1][0][3]~q ;
wire \prog_sequencer|rom_address[7]~17_combout ;
wire \prog_sequencer|rom_address[7]~18_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~0_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~1_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~3_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~5_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~4_combout ;
wire \multi_line_cache_set_assoc|ShiftLeft0~7_combout ;
wire \multi_line_cache_set_assoc|q[2]~20_combout ;
wire \multi_line_cache_set_assoc|q[2]~21_combout ;
wire \multi_line_cache_set_assoc|q[2]~27_combout ;
wire \multi_line_cache_set_assoc|q[2]~28_combout ;
wire \multi_line_cache_set_assoc|q[2]~24_combout ;
wire \multi_line_cache_set_assoc|q[2]~25_combout ;
wire \multi_line_cache_set_assoc|q[2]~22_combout ;
wire \multi_line_cache_set_assoc|q[2]~23_combout ;
wire \multi_line_cache_set_assoc|q[2]~26_combout ;
wire \multi_line_cache_set_assoc|q[2]~29_combout ;
wire \pm_data_or_NOP[2]~6_combout ;
wire \prog_sequencer|pm_addr[6]~12_combout ;
wire \prog_sequencer|tagID[1][0][2]~q ;
wire \prog_sequencer|tagID[0][0][2]~q ;
wire \prog_sequencer|tagID[1][1][2]~q ;
wire \prog_sequencer|tagID[0][1][2]~q ;
wire \prog_sequencer|rom_address[6]~13_combout ;
wire \prog_sequencer|rom_address[6]~14_combout ;
wire \prog_sequencer|rom_address[6]~15_combout ;
wire \multi_line_cache_set_assoc|q[1]~17_combout ;
wire \multi_line_cache_set_assoc|q[1]~18_combout ;
wire \multi_line_cache_set_assoc|q[1]~10_combout ;
wire \multi_line_cache_set_assoc|q[1]~11_combout ;
wire \multi_line_cache_set_assoc|q[1]~12_combout ;
wire \multi_line_cache_set_assoc|q[1]~13_combout ;
wire \multi_line_cache_set_assoc|q[1]~14_combout ;
wire \multi_line_cache_set_assoc|q[1]~15_combout ;
wire \multi_line_cache_set_assoc|q[1]~16_combout ;
wire \multi_line_cache_set_assoc|q[1]~19_combout ;
wire \pm_data_or_NOP[1]~5_combout ;
wire \prog_sequencer|pm_addr[5]~11_combout ;
wire \prog_sequencer|rom_address[5]~12_combout ;
wire \multi_line_cache_set_assoc|q[4]~47_combout ;
wire \multi_line_cache_set_assoc|q[4]~48_combout ;
wire \multi_line_cache_set_assoc|q[4]~40_combout ;
wire \multi_line_cache_set_assoc|q[4]~41_combout ;
wire \multi_line_cache_set_assoc|q[4]~44_combout ;
wire \multi_line_cache_set_assoc|q[4]~45_combout ;
wire \multi_line_cache_set_assoc|q[4]~42_combout ;
wire \multi_line_cache_set_assoc|q[4]~43_combout ;
wire \multi_line_cache_set_assoc|q[4]~46_combout ;
wire \multi_line_cache_set_assoc|q[4]~49_combout ;
wire \pm_data_or_NOP[4]~2_combout ;
wire \multi_line_cache_set_assoc|q[6]~60_combout ;
wire \multi_line_cache_set_assoc|q[6]~61_combout ;
wire \multi_line_cache_set_assoc|q[6]~67_combout ;
wire \multi_line_cache_set_assoc|q[6]~68_combout ;
wire \multi_line_cache_set_assoc|q[6]~62_combout ;
wire \multi_line_cache_set_assoc|q[6]~63_combout ;
wire \multi_line_cache_set_assoc|q[6]~64_combout ;
wire \multi_line_cache_set_assoc|q[6]~65_combout ;
wire \multi_line_cache_set_assoc|q[6]~66_combout ;
wire \multi_line_cache_set_assoc|q[6]~69_combout ;
wire \pm_data_or_NOP[6]~1_combout ;
wire \intr_decoder|from_ID[4]~12_combout ;
wire \comp_unit|alu_out[1]~0_combout ;
wire \comp_unit|alu_out[1]~7_combout ;
wire \comp_unit|alu_out[1]~1_combout ;
wire \intr_decoder|always9~2_combout ;
wire \intr_decoder|always9~0_combout ;
wire \intr_decoder|Equal9~0_combout ;
wire \intr_decoder|always9~1_combout ;
wire \intr_decoder|source_sel[0]~0_combout ;
wire \intr_decoder|source_sel[2]~3_combout ;
wire \comp_unit|Mux3~2_combout ;
wire \i_pins[2]~input_o ;
wire \intr_decoder|source_sel[1]~2_combout ;
wire \comp_unit|y0[2]~feeder_combout ;
wire \intr_decoder|from_ID[2]~3_combout ;
wire \intr_decoder|from_ID[2]~20_combout ;
wire \comp_unit|from_CU[6]~feeder_combout ;
wire \intr_decoder|from_ID[1]~8_combout ;
wire \intr_decoder|from_ID[1]~9_combout ;
wire \intr_decoder|from_ID[0]~6_combout ;
wire \intr_decoder|from_ID[0]~7_combout ;
wire \intr_decoder|source_sel[0]~1_combout ;
wire \comp_unit|Mux1~2_combout ;
wire \comp_unit|Mux1~3_combout ;
wire \comp_unit|Mux1~4_combout ;
wire \intr_decoder|from_ID[5]~13_combout ;
wire \intr_decoder|from_ID[5]~14_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|alu_out[1]~5_combout ;
wire \comp_unit|y0[1]~feeder_combout ;
wire \comp_unit|y1[1]~feeder_combout ;
wire \intr_decoder|from_ID[3]~10_combout ;
wire \intr_decoder|from_ID[3]~11_combout ;
wire \intr_decoder|Equal0~0_combout ;
wire \intr_decoder|x_sel~0_combout ;
wire \comp_unit|x[0]~2_combout ;
wire \comp_unit|x[1]~1_combout ;
wire \comp_unit|alu_out[1]~15_combout ;
wire \comp_unit|y[0]~2_combout ;
wire \comp_unit|Add3~1 ;
wire \comp_unit|Add3~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~16_combout ;
wire \comp_unit|alu_out[1]~17_combout ;
wire \comp_unit|alu_out[1]~18_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~2_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|Mux0~2_combout ;
wire \comp_unit|Mux0~3_combout ;
wire \comp_unit|x[3]~3_combout ;
wire \comp_unit|x[2]~0_combout ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|alu_out[3]~26_combout ;
wire \comp_unit|alu_out[3]~27_combout ;
wire \comp_unit|Add3~3 ;
wire \comp_unit|Add3~5 ;
wire \comp_unit|Add3~6_combout ;
wire \comp_unit|alu_out~23_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|Add1~1_combout ;
wire \comp_unit|alu_out[3]~22_combout ;
wire \comp_unit|alu_out[3]~24_combout ;
wire \comp_unit|alu_out[3]~25_combout ;
wire \comp_unit|alu_out[3]~28_combout ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \intr_decoder|i_sel~0_combout ;
wire \intr_decoder|i_sel~1_combout ;
wire \intr_decoder|from_ID[6]~16_combout ;
wire \intr_decoder|Equal1~0_combout ;
wire \intr_decoder|from_ID[6]~15_combout ;
wire \intr_decoder|from_ID[6]~17_combout ;
wire \comp_unit|Mux0~0_combout ;
wire \intr_decoder|from_ID[7]~18_combout ;
wire \intr_decoder|from_ID[7]~19_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \comp_unit|Mux0~1_combout ;
wire \comp_unit|Mux0~4_combout ;
wire \comp_unit|Mux0~5_combout ;
wire \comp_unit|Mux0~6_combout ;
wire \comp_unit|y1[3]~feeder_combout ;
wire \comp_unit|y[3]~3_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|alu_out[1]~19_combout ;
wire \comp_unit|alu_out[1]~20_combout ;
wire \comp_unit|alu_out[1]~21_combout ;
wire \comp_unit|Mux2~0_combout ;
wire \comp_unit|Mux2~1_combout ;
wire \comp_unit|Mux2~2_combout ;
wire \comp_unit|Mux2~3_combout ;
wire \comp_unit|Mux2~4_combout ;
wire \comp_unit|Mux2~5_combout ;
wire \comp_unit|Mux2~6_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|Mux1~0_combout ;
wire \comp_unit|Mux1~1_combout ;
wire \comp_unit|Mux1~5_combout ;
wire \comp_unit|Mux1~6_combout ;
wire \comp_unit|y[2]~0_combout ;
wire \comp_unit|Add3~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|alu_out[2]~2_combout ;
wire \comp_unit|alu_out~3_combout ;
wire \comp_unit|alu_out[2]~4_combout ;
wire \comp_unit|alu_out[2]~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~8_combout ;
wire \comp_unit|alu_out[2]~9_combout ;
wire \comp_unit|alu_out[2]~10_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|alu_out~30_combout ;
wire \comp_unit|Add3~0_combout ;
wire \comp_unit|alu_out~31_combout ;
wire \comp_unit|alu_out[0]~29_combout ;
wire \comp_unit|alu_out~11_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|alu_out~12_combout ;
wire \comp_unit|alu_out~13_combout ;
wire \comp_unit|alu_out~14_combout ;
wire \comp_unit|r_eq_0~0_combout ;
wire \comp_unit|r_eq_0~1_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|cache_rdline[0]~1_combout ;
wire \prog_sequencer|pm_addr[4]~2_combout ;
wire \prog_sequencer|pm_addr[5]~5_combout ;
wire \prog_sequencer|tagID[0][1][0]~q ;
wire \prog_sequencer|tagID[1][0][0]~q ;
wire \prog_sequencer|tagID[0][0][0]~q ;
wire \prog_sequencer|always0~5_combout ;
wire \prog_sequencer|always0~6_combout ;
wire \prog_sequencer|always0~3_combout ;
wire \prog_sequencer|always0~4_combout ;
wire \prog_sequencer|start_hold~0_combout ;
wire \prog_sequencer|tagID[0][1][3]~0_combout ;
wire \prog_sequencer|tagID[1][1][3]~0_combout ;
wire \prog_sequencer|tagID[1][1][0]~q ;
wire \prog_sequencer|rom_address[4]~7_combout ;
wire \prog_sequencer|rom_address[4]~8_combout ;
wire \prog_sequencer|Add1~8_combout ;
wire \prog_sequencer|pm_addr[4]~1_combout ;
wire \prog_sequencer|pm_addr[4]~10_combout ;
wire \prog_sequencer|rom_address[4]~9_combout ;
wire \multi_line_cache_set_assoc|q[3]~30_combout ;
wire \multi_line_cache_set_assoc|q[3]~31_combout ;
wire \multi_line_cache_set_assoc|q[3]~37_combout ;
wire \multi_line_cache_set_assoc|q[3]~38_combout ;
wire \multi_line_cache_set_assoc|q[3]~32_combout ;
wire \multi_line_cache_set_assoc|q[3]~33_combout ;
wire \multi_line_cache_set_assoc|q[3]~34_combout ;
wire \multi_line_cache_set_assoc|q[3]~35_combout ;
wire \multi_line_cache_set_assoc|q[3]~36_combout ;
wire \multi_line_cache_set_assoc|q[3]~39_combout ;
wire \pm_data_or_NOP[3]~7_combout ;
wire \prog_sequencer|pm_addr[7]~8_combout ;
wire \prog_sequencer|pm_addr[7]~9_combout ;
wire \prog_sequencer|always0~7_combout ;
wire \prog_sequencer|always0~8_combout ;
wire \prog_sequencer|always0~9_combout ;
wire \prog_sequencer|always0~10_combout ;
wire \prog_sequencer|start_hold~1_combout ;
wire \prog_sequencer|start_hold~3_combout ;
wire \prog_sequencer|rom_address[3]~5_combout ;
wire \multi_line_cache_set_assoc|q[5]~50_combout ;
wire \multi_line_cache_set_assoc|q[5]~51_combout ;
wire \multi_line_cache_set_assoc|q[5]~57_combout ;
wire \multi_line_cache_set_assoc|q[5]~58_combout ;
wire \multi_line_cache_set_assoc|q[5]~54_combout ;
wire \multi_line_cache_set_assoc|q[5]~55_combout ;
wire \multi_line_cache_set_assoc|q[5]~52_combout ;
wire \multi_line_cache_set_assoc|q[5]~53_combout ;
wire \multi_line_cache_set_assoc|q[5]~56_combout ;
wire \multi_line_cache_set_assoc|q[5]~59_combout ;
wire \pm_data_or_NOP[5]~3_combout ;
wire \prog_sequencer|pm_addr[4]~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~1_combout ;
wire \multi_line_cache_set_assoc|q[0]~0_combout ;
wire \multi_line_cache_set_assoc|q[0]~1_combout ;
wire \multi_line_cache_set_assoc|q[0]~7_combout ;
wire \multi_line_cache_set_assoc|q[0]~8_combout ;
wire \multi_line_cache_set_assoc|q[0]~4_combout ;
wire \multi_line_cache_set_assoc|q[0]~5_combout ;
wire \multi_line_cache_set_assoc|q[0]~2_combout ;
wire \multi_line_cache_set_assoc|q[0]~3_combout ;
wire \multi_line_cache_set_assoc|q[0]~6_combout ;
wire \multi_line_cache_set_assoc|q[0]~9_combout ;
wire \pm_data_or_NOP[0]~4_combout ;
wire \prog_sequencer|pm_addr[4]~3_combout ;
wire \prog_sequencer|currentry~0_combout ;
wire \prog_sequencer|currentry~1_combout ;
wire \prog_sequencer|currentry~3_combout ;
wire \prog_sequencer|currentry~2_combout ;
wire \prog_sequencer|currentry~combout ;
wire \prog_sequencer|last_used~1_combout ;
wire \prog_sequencer|last_used~0_combout ;
wire \prog_sequencer|last_used~2_combout ;
wire \prog_sequencer|valid~0_combout ;
wire \prog_sequencer|valid~1_combout ;
wire \prog_sequencer|valid[0][1]~q ;
wire \prog_sequencer|always14~0_combout ;
wire \prog_sequencer|valid~2_combout ;
wire \prog_sequencer|valid[1][1]~q ;
wire \prog_sequencer|always0~0_combout ;
wire \prog_sequencer|valid~4_combout ;
wire \prog_sequencer|valid[0][0]~q ;
wire \prog_sequencer|valid~3_combout ;
wire \prog_sequencer|valid[1][0]~q ;
wire \prog_sequencer|always0~1_combout ;
wire \prog_sequencer|always0~2_combout ;
wire \prog_sequencer|start_hold~2_combout ;
wire \prog_sequencer|hold~0_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \prog_sequencer|cache_wroffset[1]~0_combout ;
wire \prog_sequencer|hold_count~1_combout ;
wire \prog_sequencer|end_hold~combout ;
wire \multi_line_cache_set_assoc|q[7]~70_combout ;
wire \multi_line_cache_set_assoc|q[7]~71_combout ;
wire \multi_line_cache_set_assoc|q[7]~77_combout ;
wire \multi_line_cache_set_assoc|q[7]~78_combout ;
wire \multi_line_cache_set_assoc|q[7]~74_combout ;
wire \multi_line_cache_set_assoc|q[7]~75_combout ;
wire \multi_line_cache_set_assoc|q[7]~72_combout ;
wire \multi_line_cache_set_assoc|q[7]~73_combout ;
wire \multi_line_cache_set_assoc|q[7]~76_combout ;
wire \multi_line_cache_set_assoc|q[7]~79_combout ;
wire \pm_data_or_NOP[7]~0_combout ;
wire \intr_decoder|source_sel[3]~4_combout ;
wire \comp_unit|Mux3~3_combout ;
wire \comp_unit|Mux3~4_combout ;
wire \comp_unit|Mux3~5_combout ;
wire \comp_unit|Mux3~0_combout ;
wire \comp_unit|Mux3~1_combout ;
wire \comp_unit|Mux3~6_combout ;
wire \comp_unit|Mux3~7_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \intr_decoder|reg_en[8]~0_combout ;
wire \intr_decoder|reg_en[8]~1_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \intr_decoder|Equal0~1_combout ;
wire \intr_decoder|Equal0~2_combout ;
wire \intr_decoder|Equal1~1_combout ;
wire \intr_decoder|Equal2~0_combout ;
wire \intr_decoder|Equal3~0_combout ;
wire \prog_sequencer|hold_out~0_combout ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [3:0] \comp_unit|m ;
wire [3:0] \comp_unit|y1 ;
wire [7:0] \intr_decoder|ir ;
wire [7:0] \prog_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \comp_unit|from_CU ;
wire [63:0] \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b ;
wire [3:0] \comp_unit|i ;
wire [63:0] \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b ;
wire [7:0] \prog_sequencer|from_PS ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|y0 ;
wire [0:1] \prog_sequencer|last_used ;
wire [3:0] \comp_unit|o_reg ;
wire [0:0] \prog_sequencer|cache_wrline ;
wire [3:0] \comp_unit|r ;
wire [2:0] \prog_sequencer|cache_wroffset ;

wire [17:0] \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \prog_mem|altsyncram_component|auto_generated|q_a [0] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_mem|altsyncram_component|auto_generated|q_a [1] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_mem|altsyncram_component|auto_generated|q_a [2] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_mem|altsyncram_component|auto_generated|q_a [3] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_mem|altsyncram_component|auto_generated|q_a [4] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_mem|altsyncram_component|auto_generated|q_a [5] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_mem|altsyncram_component|auto_generated|q_a [6] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_mem|altsyncram_component|auto_generated|q_a [7] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31] = \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63] = \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|from_PS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|from_PS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|from_PS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|from_PS [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|from_PS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|from_PS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|from_PS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \from_PS[0]~output (
	.i(\prog_sequencer|from_PS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \from_PS[1]~output (
	.i(\prog_sequencer|from_PS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \from_PS[2]~output (
	.i(\prog_sequencer|from_PS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \from_PS[3]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \from_PS[4]~output (
	.i(\prog_sequencer|from_PS [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \from_PS[5]~output (
	.i(\prog_sequencer|from_PS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \from_PS[6]~output (
	.i(\prog_sequencer|from_PS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \from_PS[7]~output (
	.i(\prog_sequencer|from_PS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|rom_address[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|rom_address[6]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|rom_address[7]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \ir[0]~output (
	.i(\intr_decoder|ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \ir[1]~output (
	.i(\intr_decoder|ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \ir[2]~output (
	.i(\intr_decoder|ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \ir[3]~output (
	.i(\intr_decoder|ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \ir[4]~output (
	.i(\intr_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \ir[5]~output (
	.i(\intr_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \ir[6]~output (
	.i(\intr_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \ir[7]~output (
	.i(\intr_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \from_ID[0]~output (
	.i(\intr_decoder|from_ID[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \from_ID[1]~output (
	.i(\intr_decoder|from_ID[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(\intr_decoder|from_ID[2]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \from_ID[3]~output (
	.i(\intr_decoder|from_ID[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \from_ID[4]~output (
	.i(\intr_decoder|from_ID[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \from_ID[5]~output (
	.i(\intr_decoder|from_ID[5]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \from_ID[6]~output (
	.i(\intr_decoder|from_ID[6]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \from_ID[7]~output (
	.i(\intr_decoder|from_ID[7]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \NOPC8~output (
	.i(\intr_decoder|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \NOPCF~output (
	.i(\intr_decoder|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \NOPD8~output (
	.i(\intr_decoder|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \NOPDF~output (
	.i(\intr_decoder|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \register_enables[0]~output (
	.i(\intr_decoder|from_ID[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[0]~output .bus_hold = "false";
defparam \register_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \register_enables[1]~output (
	.i(\intr_decoder|from_ID[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[1]~output .bus_hold = "false";
defparam \register_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \register_enables[2]~output (
	.i(\intr_decoder|from_ID[2]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[2]~output .bus_hold = "false";
defparam \register_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \register_enables[3]~output (
	.i(\intr_decoder|from_ID[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[3]~output .bus_hold = "false";
defparam \register_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \register_enables[4]~output (
	.i(\intr_decoder|from_ID[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[4]~output .bus_hold = "false";
defparam \register_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \register_enables[5]~output (
	.i(\intr_decoder|from_ID[5]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[5]~output .bus_hold = "false";
defparam \register_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \register_enables[6]~output (
	.i(\intr_decoder|from_ID[6]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[6]~output .bus_hold = "false";
defparam \register_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \register_enables[7]~output (
	.i(\intr_decoder|from_ID[7]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[7]~output .bus_hold = "false";
defparam \register_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \register_enables[8]~output (
	.i(\intr_decoder|reg_en[8]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[8]~output .bus_hold = "false";
defparam \register_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \from_CU[0]~output (
	.i(\comp_unit|from_CU [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \from_CU[1]~output (
	.i(\comp_unit|from_CU [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \from_CU[2]~output (
	.i(\comp_unit|from_CU [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \from_CU[3]~output (
	.i(\comp_unit|from_CU [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \from_CU[4]~output (
	.i(\comp_unit|from_CU [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \from_CU[5]~output (
	.i(\comp_unit|from_CU [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \from_CU[6]~output (
	.i(\comp_unit|from_CU [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \from_CU[7]~output (
	.i(\comp_unit|from_CU [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|from_CU [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|from_CU [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|from_CU [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|from_CU [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|from_CU [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|from_CU [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|from_CU [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|from_CU [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \hold_out~output (
	.i(!\prog_sequencer|hold_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_out~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_out~output .bus_hold = "false";
defparam \hold_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \hold~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold~output_o ),
	.obar());
// synopsys translate_off
defparam \hold~output .bus_hold = "false";
defparam \hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \start_hold~output (
	.i(\prog_sequencer|start_hold~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \start_hold~output .bus_hold = "false";
defparam \start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \end_hold~output (
	.i(!\prog_sequencer|end_hold~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \end_hold~output .bus_hold = "false";
defparam \end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \hold_count[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[0]~output .bus_hold = "false";
defparam \hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \hold_count[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[1]~output .bus_hold = "false";
defparam \hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \hold_count[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[2]~output .bus_hold = "false";
defparam \hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \cache_q[0]~output (
	.i(\multi_line_cache_set_assoc|q[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[0]~output .bus_hold = "false";
defparam \cache_q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \cache_q[1]~output (
	.i(\multi_line_cache_set_assoc|q[1]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[1]~output .bus_hold = "false";
defparam \cache_q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \cache_q[2]~output (
	.i(\multi_line_cache_set_assoc|q[2]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[2]~output .bus_hold = "false";
defparam \cache_q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \cache_q[3]~output (
	.i(\multi_line_cache_set_assoc|q[3]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[3]~output .bus_hold = "false";
defparam \cache_q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \cache_q[4]~output (
	.i(\multi_line_cache_set_assoc|q[4]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[4]~output .bus_hold = "false";
defparam \cache_q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \cache_q[5]~output (
	.i(\multi_line_cache_set_assoc|q[5]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[5]~output .bus_hold = "false";
defparam \cache_q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \cache_q[6]~output (
	.i(\multi_line_cache_set_assoc|q[6]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[6]~output .bus_hold = "false";
defparam \cache_q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \cache_q[7]~output (
	.i(\multi_line_cache_set_assoc|q[7]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_q[7]~output .bus_hold = "false";
defparam \cache_q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y5_N5
dffeas sync_reset(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_reset.is_wysiwyg = "true";
defparam sync_reset.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y5_N29
dffeas \prog_sequencer|sync_reset_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sync_reset~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1 .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N24
cycloneive_lcell_comb \prog_sequencer|always6~0 (
// Equation(s):
// \prog_sequencer|always6~0_combout  = (\sync_reset~q  & !\prog_sequencer|sync_reset_1~q )

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\prog_sequencer|sync_reset_1~q ),
	.cin(gnd),
	.combout(\prog_sequencer|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always6~0 .lut_mask = 16'h00CC;
defparam \prog_sequencer|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \prog_sequencer|hold_count~0 (
// Equation(s):
// \prog_sequencer|hold_count~0_combout  = (!\prog_sequencer|cache_wroffset [0] & ((\prog_sequencer|sync_reset_1~q ) # (!\sync_reset~q )))

	.dataa(gnd),
	.datab(\prog_sequencer|sync_reset_1~q ),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~0 .lut_mask = 16'h0C0F;
defparam \prog_sequencer|hold_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \prog_sequencer|from_PS[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[0] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N4
cycloneive_lcell_comb \prog_sequencer|Add1~0 (
// Equation(s):
// \prog_sequencer|Add1~0_combout  = \prog_sequencer|from_PS [0] $ (VCC)
// \prog_sequencer|Add1~1  = CARRY(\prog_sequencer|from_PS [0])

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~0_combout ),
	.cout(\prog_sequencer|Add1~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~0 .lut_mask = 16'h33CC;
defparam \prog_sequencer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N6
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~0 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~0_combout  = (\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [0])

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|from_PS [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~0 .lut_mask = 16'hC0C0;
defparam \prog_sequencer|cache_rdoffset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N9
dffeas \prog_sequencer|from_PS[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[2] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N24
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~4 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~4_combout  = (\prog_sequencer|from_PS [2] & \prog_sequencer|cache_wren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|from_PS [2]),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~4 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N6
cycloneive_lcell_comb \prog_sequencer|Add1~2 (
// Equation(s):
// \prog_sequencer|Add1~2_combout  = (\prog_sequencer|from_PS [1] & (!\prog_sequencer|Add1~1 )) # (!\prog_sequencer|from_PS [1] & ((\prog_sequencer|Add1~1 ) # (GND)))
// \prog_sequencer|Add1~3  = CARRY((!\prog_sequencer|Add1~1 ) # (!\prog_sequencer|from_PS [1]))

	.dataa(\prog_sequencer|from_PS [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~1 ),
	.combout(\prog_sequencer|Add1~2_combout ),
	.cout(\prog_sequencer|Add1~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~2 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N16
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~2 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~2_combout  = (\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [1])

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|from_PS [1]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~2 .lut_mask = 16'hAA00;
defparam \prog_sequencer|cache_rdoffset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N12
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~3 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~3_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\prog_sequencer|Add1~2_combout  & \prog_sequencer|pm_addr[4]~0_combout ))))

	.dataa(\prog_sequencer|Add1~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~3 .lut_mask = 16'h0E0C;
defparam \prog_sequencer|cache_rdoffset[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N7
dffeas \prog_sequencer|from_PS[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[1] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N8
cycloneive_lcell_comb \prog_sequencer|Add1~4 (
// Equation(s):
// \prog_sequencer|Add1~4_combout  = (\prog_sequencer|from_PS [2] & (\prog_sequencer|Add1~3  $ (GND))) # (!\prog_sequencer|from_PS [2] & (!\prog_sequencer|Add1~3  & VCC))
// \prog_sequencer|Add1~5  = CARRY((\prog_sequencer|from_PS [2] & !\prog_sequencer|Add1~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~3 ),
	.combout(\prog_sequencer|Add1~4_combout ),
	.cout(\prog_sequencer|Add1~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N4
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~5 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[2]~4_combout ) # ((\prog_sequencer|Add1~4_combout  & \prog_sequencer|pm_addr[4]~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~4_combout ),
	.datab(\prog_sequencer|Add1~4_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~5 .lut_mask = 16'h0E0A;
defparam \prog_sequencer|cache_rdoffset[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N11
dffeas \prog_sequencer|cache_wrline[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdline[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N20
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~0 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~0_combout  = (\prog_sequencer|cache_wren~q  & (!\sync_reset~q  & \prog_sequencer|cache_wrline [0]))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~0 .lut_mask = 16'h0A00;
defparam \prog_sequencer|cache_rdline[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N10
cycloneive_lcell_comb \prog_sequencer|Add1~6 (
// Equation(s):
// \prog_sequencer|Add1~6_combout  = (\prog_sequencer|cache_wrline [0] & (!\prog_sequencer|Add1~5 )) # (!\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|Add1~5 ) # (GND)))
// \prog_sequencer|Add1~7  = CARRY((!\prog_sequencer|Add1~5 ) # (!\prog_sequencer|cache_wrline [0]))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~5 ),
	.combout(\prog_sequencer|Add1~6_combout ),
	.cout(\prog_sequencer|Add1~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~6 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N10
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~2 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~2_combout  = (\prog_sequencer|cache_rdline[0]~0_combout ) # ((!\sync_reset~q  & (\prog_sequencer|Add1~6_combout  & \prog_sequencer|pm_addr[4]~0_combout )))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datac(\prog_sequencer|Add1~6_combout ),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~2 .lut_mask = 16'hDCCC;
defparam \prog_sequencer|cache_rdline[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N28
cycloneive_lcell_comb \prog_sequencer|last_used~3 (
// Equation(s):
// \prog_sequencer|last_used~3_combout  = \prog_sequencer|last_used [1] $ (((\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|end_hold~combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|last_used [1]),
	.datad(\prog_sequencer|end_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~3 .lut_mask = 16'hF03C;
defparam \prog_sequencer|last_used~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N18
cycloneive_lcell_comb \prog_sequencer|last_used~4 (
// Equation(s):
// \prog_sequencer|last_used~4_combout  = (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|start_hold~2_combout ))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~4 .lut_mask = 16'h0404;
defparam \prog_sequencer|last_used~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N14
cycloneive_lcell_comb \prog_sequencer|last_used~5 (
// Equation(s):
// \prog_sequencer|last_used~5_combout  = (\prog_sequencer|always6~0_combout ) # ((\prog_sequencer|last_used~4_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|last_used~4_combout  & ((\prog_sequencer|last_used~3_combout ))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|last_used~3_combout ),
	.datad(\prog_sequencer|last_used~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~5 .lut_mask = 16'hEEFA;
defparam \prog_sequencer|last_used~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N15
dffeas \prog_sequencer|last_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|last_used~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|last_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|last_used[1] .is_wysiwyg = "true";
defparam \prog_sequencer|last_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|comb~0 (
// Equation(s):
// \multi_line_cache_set_assoc|comb~0_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|cache_rdline[0]~2_combout  & (\prog_sequencer|last_used [1])) # (!\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|last_used [0])))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|last_used [1]),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|last_used [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|comb~0 .lut_mask = 16'h8A80;
defparam \multi_line_cache_set_assoc|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~2 (
// Equation(s):
// \prog_sequencer|rom_address[0]~2_combout  = (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|start_hold~2_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~2 .lut_mask = 16'h0033;
defparam \prog_sequencer|rom_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~3 (
// Equation(s):
// \prog_sequencer|rom_address[1]~3_combout  = (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|cache_wroffset [1] $ (\prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(gnd),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~3 .lut_mask = 16'h0066;
defparam \prog_sequencer|rom_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N16
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = (\prog_sequencer|cache_wroffset [1] & \prog_sequencer|cache_wroffset [0])

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'hAA00;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N30
cycloneive_lcell_comb \prog_sequencer|hold_count~2 (
// Equation(s):
// \prog_sequencer|hold_count~2_combout  = (!\prog_sequencer|always6~0_combout  & (\prog_sequencer|end_hold~combout  & (\prog_sequencer|cache_wroffset [2] $ (\prog_sequencer|Add0~0_combout ))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|end_hold~combout ),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|Add0~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~2 .lut_mask = 16'h0440;
defparam \prog_sequencer|hold_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N31
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~19 (
// Equation(s):
// \prog_sequencer|rom_address[2]~19_combout  = (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|cache_wroffset [2] $ (((\prog_sequencer|cache_wroffset [1] & \prog_sequencer|cache_wroffset [0])))))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~19 .lut_mask = 16'h0078;
defparam \prog_sequencer|rom_address[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~4 (
// Equation(s):
// \prog_sequencer|rom_address[3]~4_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|cache_wren~q ) # ((\prog_sequencer|Add1~6_combout  & \prog_sequencer|pm_addr[4]~0_combout )))) # (!\prog_sequencer|cache_wrline [0] & 
// (\prog_sequencer|Add1~6_combout  & ((\prog_sequencer|pm_addr[4]~0_combout ))))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(\prog_sequencer|Add1~6_combout ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~4 .lut_mask = 16'hECA0;
defparam \prog_sequencer|rom_address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|comb~1 (
// Equation(s):
// \multi_line_cache_set_assoc|comb~1_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|last_used [1])) # (!\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|last_used [0])))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|last_used [1]),
	.datad(\prog_sequencer|last_used [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|comb~1 .lut_mask = 16'h082A;
defparam \multi_line_cache_set_assoc|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N10
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~6 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~6_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~6 .lut_mask = 16'h0005;
defparam \multi_line_cache_set_assoc|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N8
cycloneive_lcell_comb \prog_sequencer|rom_address~6 (
// Equation(s):
// \prog_sequencer|rom_address~6_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|last_used [1]))) # (!\prog_sequencer|cache_wrline [0] & (\prog_sequencer|last_used [0]))

	.dataa(\prog_sequencer|last_used [0]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wrline [0]),
	.datad(\prog_sequencer|last_used [1]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address~6 .lut_mask = 16'hFA0A;
defparam \prog_sequencer|rom_address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N6
cycloneive_lcell_comb \prog_sequencer|cache_wrentry~0 (
// Equation(s):
// \prog_sequencer|cache_wrentry~0_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|last_used [1]))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (\prog_sequencer|last_used [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|last_used [0]),
	.datad(\prog_sequencer|last_used [1]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wrentry~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wrentry~0 .lut_mask = 16'hFC30;
defparam \prog_sequencer|cache_wrentry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N12
cycloneive_lcell_comb \prog_sequencer|tagID[1][0][3]~0 (
// Equation(s):
// \prog_sequencer|tagID[1][0][3]~0_combout  = (\prog_sequencer|always6~0_combout ) # ((\prog_sequencer|cache_wrentry~0_combout  & (\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|tagID[0][1][3]~0_combout )))

	.dataa(\prog_sequencer|cache_wrentry~0_combout ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|always6~0_combout ),
	.datad(\prog_sequencer|tagID[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][3]~0 .lut_mask = 16'hF0F8;
defparam \prog_sequencer|tagID[1][0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \prog_sequencer|tagID[1][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N18
cycloneive_lcell_comb \prog_sequencer|tagID[0][0][1]~0 (
// Equation(s):
// \prog_sequencer|tagID[0][0][1]~0_combout  = (\prog_sequencer|always6~0_combout ) # ((\prog_sequencer|cache_wrentry~0_combout  & (!\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|tagID[0][1][3]~0_combout )))

	.dataa(\prog_sequencer|cache_wrentry~0_combout ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|always6~0_combout ),
	.datad(\prog_sequencer|tagID[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][1]~0 .lut_mask = 16'hF0F2;
defparam \prog_sequencer|tagID[0][0][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N23
dffeas \prog_sequencer|tagID[0][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N4
cycloneive_lcell_comb \prog_sequencer|tagID[0][1][3]~1 (
// Equation(s):
// \prog_sequencer|tagID[0][1][3]~1_combout  = (\prog_sequencer|always6~0_combout ) # ((!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|last_used [0] & !\prog_sequencer|tagID[0][1][3]~0_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|last_used [0]),
	.datac(\prog_sequencer|always6~0_combout ),
	.datad(\prog_sequencer|tagID[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][3]~1 .lut_mask = 16'hF0F1;
defparam \prog_sequencer|tagID[0][1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N21
dffeas \prog_sequencer|tagID[0][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N23
dffeas \prog_sequencer|tagID[1][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N22
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~10 (
// Equation(s):
// \prog_sequencer|rom_address[5]~10_combout  = (\prog_sequencer|cache_wrline [0] & (((\prog_sequencer|tagID[1][1][1]~q ) # (\prog_sequencer|rom_address~6_combout )))) # (!\prog_sequencer|cache_wrline [0] & (\prog_sequencer|tagID[0][1][1]~q  & 
// ((!\prog_sequencer|rom_address~6_combout ))))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(\prog_sequencer|tagID[0][1][1]~q ),
	.datac(\prog_sequencer|tagID[1][1][1]~q ),
	.datad(\prog_sequencer|rom_address~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~10 .lut_mask = 16'hAAE4;
defparam \prog_sequencer|rom_address[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N0
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~11 (
// Equation(s):
// \prog_sequencer|rom_address[5]~11_combout  = (\prog_sequencer|rom_address[5]~10_combout  & ((\prog_sequencer|tagID[1][0][1]~q ) # ((!\prog_sequencer|rom_address~6_combout )))) # (!\prog_sequencer|rom_address[5]~10_combout  & 
// (((\prog_sequencer|tagID[0][0][1]~q  & \prog_sequencer|rom_address~6_combout ))))

	.dataa(\prog_sequencer|tagID[1][0][1]~q ),
	.datab(\prog_sequencer|tagID[0][0][1]~q ),
	.datac(\prog_sequencer|rom_address[5]~10_combout ),
	.datad(\prog_sequencer|rom_address~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~11 .lut_mask = 16'hACF0;
defparam \prog_sequencer|rom_address[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N28
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~3 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~3_combout  = (\intr_decoder|ir [5] & (!\sync_reset~q  & \prog_sequencer|cache_rdline[0]~1_combout ))

	.dataa(gnd),
	.datab(\intr_decoder|ir [5]),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_rdline[0]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~3 .lut_mask = 16'h0C00;
defparam \prog_sequencer|cache_rdline[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N31
dffeas \prog_sequencer|from_PS[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[5] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N25
dffeas \prog_sequencer|from_PS[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[4] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N12
cycloneive_lcell_comb \prog_sequencer|Add1~8 (
// Equation(s):
// \prog_sequencer|Add1~8_combout  = (\prog_sequencer|from_PS [4] & (\prog_sequencer|Add1~7  $ (GND))) # (!\prog_sequencer|from_PS [4] & (!\prog_sequencer|Add1~7  & VCC))
// \prog_sequencer|Add1~9  = CARRY((\prog_sequencer|from_PS [4] & !\prog_sequencer|Add1~7 ))

	.dataa(\prog_sequencer|from_PS [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~7 ),
	.combout(\prog_sequencer|Add1~8_combout ),
	.cout(\prog_sequencer|Add1~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~8 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N14
cycloneive_lcell_comb \prog_sequencer|Add1~10 (
// Equation(s):
// \prog_sequencer|Add1~10_combout  = (\prog_sequencer|from_PS [5] & (!\prog_sequencer|Add1~9 )) # (!\prog_sequencer|from_PS [5] & ((\prog_sequencer|Add1~9 ) # (GND)))
// \prog_sequencer|Add1~11  = CARRY((!\prog_sequencer|Add1~9 ) # (!\prog_sequencer|from_PS [5]))

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~9 ),
	.combout(\prog_sequencer|Add1~10_combout ),
	.cout(\prog_sequencer|Add1~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~10 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N30
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~4 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~4_combout  = (\prog_sequencer|cache_wren~q  & ((\prog_sequencer|from_PS [5]) # ((\prog_sequencer|Add1~10_combout  & \prog_sequencer|pm_addr[4]~0_combout )))) # (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|Add1~10_combout  
// & ((\prog_sequencer|pm_addr[4]~0_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|Add1~10_combout ),
	.datac(\prog_sequencer|from_PS [5]),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~4 .lut_mask = 16'hECA0;
defparam \prog_sequencer|pm_addr[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~2 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~2_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~2 .lut_mask = 16'h0050;
defparam \multi_line_cache_set_assoc|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N3
dffeas \prog_sequencer|from_PS[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[7] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N16
cycloneive_lcell_comb \prog_sequencer|Add1~12 (
// Equation(s):
// \prog_sequencer|Add1~12_combout  = (\prog_sequencer|from_PS [6] & (\prog_sequencer|Add1~11  $ (GND))) # (!\prog_sequencer|from_PS [6] & (!\prog_sequencer|Add1~11  & VCC))
// \prog_sequencer|Add1~13  = CARRY((\prog_sequencer|from_PS [6] & !\prog_sequencer|Add1~11 ))

	.dataa(\prog_sequencer|from_PS [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~11 ),
	.combout(\prog_sequencer|Add1~12_combout ),
	.cout(\prog_sequencer|Add1~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~12 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N20
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~6 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~6_combout  = (\prog_sequencer|cache_wren~q  & (((\prog_sequencer|from_PS [6])))) # (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|Add1~12_combout  & ((!\prog_sequencer|cache_rdline[0]~3_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|Add1~12_combout ),
	.datac(\prog_sequencer|from_PS [6]),
	.datad(\prog_sequencer|cache_rdline[0]~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~6 .lut_mask = 16'hA0E4;
defparam \prog_sequencer|pm_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N28
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~7 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~7_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[6]~6_combout ) # ((\intr_decoder|ir [2] & \prog_sequencer|pm_addr[4]~2_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[6]~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~7 .lut_mask = 16'h3320;
defparam \prog_sequencer|pm_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N21
dffeas \prog_sequencer|from_PS[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\prog_sequencer|cache_wren~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[6] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N18
cycloneive_lcell_comb \prog_sequencer|Add1~14 (
// Equation(s):
// \prog_sequencer|Add1~14_combout  = \prog_sequencer|from_PS [7] $ (\prog_sequencer|Add1~13 )

	.dataa(\prog_sequencer|from_PS [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|Add1~13 ),
	.combout(\prog_sequencer|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~14 .lut_mask = 16'h5A5A;
defparam \prog_sequencer|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N18
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~13 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~13_combout  = (\prog_sequencer|cache_wren~q  & (((\prog_sequencer|from_PS [7])))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|cache_rdline[0]~3_combout  & ((\prog_sequencer|Add1~14_combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~3_combout ),
	.datab(\prog_sequencer|from_PS [7]),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|Add1~14_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~13 .lut_mask = 16'hC5C0;
defparam \prog_sequencer|pm_addr[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N12
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~14 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~14_combout  = (\prog_sequencer|pm_addr[7]~13_combout ) # ((\intr_decoder|ir [3] & \prog_sequencer|pm_addr[4]~2_combout ))

	.dataa(\intr_decoder|ir [3]),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[7]~13_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~14 .lut_mask = 16'hFFA0;
defparam \prog_sequencer|pm_addr[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N15
dffeas \prog_sequencer|tagID[0][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N27
dffeas \prog_sequencer|tagID[1][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~16 (
// Equation(s):
// \prog_sequencer|rom_address[7]~16_combout  = (\prog_sequencer|cache_wrline [0] & (((\prog_sequencer|tagID[1][1][3]~q ) # (\prog_sequencer|rom_address~6_combout )))) # (!\prog_sequencer|cache_wrline [0] & (\prog_sequencer|tagID[0][1][3]~q  & 
// ((!\prog_sequencer|rom_address~6_combout ))))

	.dataa(\prog_sequencer|tagID[0][1][3]~q ),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(\prog_sequencer|tagID[1][1][3]~q ),
	.datad(\prog_sequencer|rom_address~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~16 .lut_mask = 16'hCCE2;
defparam \prog_sequencer|rom_address[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N27
dffeas \prog_sequencer|tagID[0][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N29
dffeas \prog_sequencer|tagID[1][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][3] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N24
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~17 (
// Equation(s):
// \prog_sequencer|rom_address[7]~17_combout  = (\prog_sequencer|rom_address[7]~16_combout  & (((\prog_sequencer|tagID[1][0][3]~q )) # (!\prog_sequencer|rom_address~6_combout ))) # (!\prog_sequencer|rom_address[7]~16_combout  & 
// (\prog_sequencer|rom_address~6_combout  & (\prog_sequencer|tagID[0][0][3]~q )))

	.dataa(\prog_sequencer|rom_address[7]~16_combout ),
	.datab(\prog_sequencer|rom_address~6_combout ),
	.datac(\prog_sequencer|tagID[0][0][3]~q ),
	.datad(\prog_sequencer|tagID[1][0][3]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~17 .lut_mask = 16'hEA62;
defparam \prog_sequencer|rom_address[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~18 (
// Equation(s):
// \prog_sequencer|rom_address[7]~18_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~3_combout  & ((\prog_sequencer|rom_address[7]~17_combout ))) # (!\prog_sequencer|start_hold~3_combout  & (\prog_sequencer|pm_addr[7]~14_combout ))))

	.dataa(\prog_sequencer|pm_addr[7]~14_combout ),
	.datab(\prog_sequencer|rom_address[7]~17_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|start_hold~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~18 .lut_mask = 16'h0C0A;
defparam \prog_sequencer|rom_address[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \prog_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|rom_address[7]~18_combout ,\prog_sequencer|rom_address[6]~15_combout ,\prog_sequencer|rom_address[5]~12_combout ,\prog_sequencer|rom_address[4]~9_combout ,\prog_sequencer|rom_address[3]~5_combout ,\prog_sequencer|rom_address[2]~19_combout ,
\prog_sequencer|rom_address[1]~3_combout ,\prog_sequencer|rom_address[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_for_cache_Lab5.hex";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_plc1:auto_generated|ALTSYNCRAM";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000EA003DC00C90027800200000000000000000000000000000000000000000000000000000000000000000000000E90000000000000000000000000000000000000000000000000000E80000000F90;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0344008E0000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~0 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~0_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~0 .lut_mask = 16'h5000;
defparam \multi_line_cache_set_assoc|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~1 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~1_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~1 .lut_mask = 16'h00A0;
defparam \multi_line_cache_set_assoc|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~3 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~3_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~3 .lut_mask = 16'hA000;
defparam \multi_line_cache_set_assoc|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\multi_line_cache_set_assoc|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\multi_line_cache_set_assoc|ShiftLeft0~3_combout ,\multi_line_cache_set_assoc|ShiftLeft0~1_combout ,\multi_line_cache_set_assoc|ShiftLeft0~0_combout ,\multi_line_cache_set_assoc|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_set_assoc:multi_line_cache_set_assoc|dual_port_ram:cache_ram_inst_1|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~5 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~5_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~5 .lut_mask = 16'h0500;
defparam \multi_line_cache_set_assoc|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~4 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~4_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~4 .lut_mask = 16'h000A;
defparam \multi_line_cache_set_assoc|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|ShiftLeft0~7 (
// Equation(s):
// \multi_line_cache_set_assoc|ShiftLeft0~7_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|ShiftLeft0~7 .lut_mask = 16'h0A00;
defparam \multi_line_cache_set_assoc|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\multi_line_cache_set_assoc|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\multi_line_cache_set_assoc|ShiftLeft0~7_combout ,\multi_line_cache_set_assoc|ShiftLeft0~4_combout ,\multi_line_cache_set_assoc|ShiftLeft0~5_combout ,\multi_line_cache_set_assoc|ShiftLeft0~6_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_set_assoc:multi_line_cache_set_assoc|dual_port_ram:cache_ram_inst_1|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~20 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~20_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\prog_sequencer|cache_rdoffset[0]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10]))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [2]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [10]),
	.datad(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~20 .lut_mask = 16'hFC22;
defparam \multi_line_cache_set_assoc|q[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N0
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~21 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~21_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[2]~20_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42]))) # 
// (!\multi_line_cache_set_assoc|q[2]~20_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[2]~20_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [34]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|q[2]~20_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [42]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~21 .lut_mask = 16'hF838;
defparam \multi_line_cache_set_assoc|q[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N10
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~27 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~27_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [18]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [50]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~27 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~28 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~28_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[2]~27_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58]))) # 
// (!\multi_line_cache_set_assoc|q[2]~27_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[2]~27_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [26]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [58]),
	.datad(\multi_line_cache_set_assoc|q[2]~27_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~28 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\multi_line_cache_set_assoc|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\multi_line_cache_set_assoc|ShiftLeft0~3_combout ,\multi_line_cache_set_assoc|ShiftLeft0~1_combout ,\multi_line_cache_set_assoc|ShiftLeft0~0_combout ,\multi_line_cache_set_assoc|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_set_assoc:multi_line_cache_set_assoc|dual_port_ram:cache_ram_inst_0|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\multi_line_cache_set_assoc|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\multi_line_cache_set_assoc|ShiftLeft0~7_combout ,\multi_line_cache_set_assoc|ShiftLeft0~4_combout ,\multi_line_cache_set_assoc|ShiftLeft0~5_combout ,\multi_line_cache_set_assoc|ShiftLeft0~6_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_set_assoc:multi_line_cache_set_assoc|dual_port_ram:cache_ram_inst_0|altsyncram:altsyncram_component|altsyncram_54q1:auto_generated|ALTSYNCRAM";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N0
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~24 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~24_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [10]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~24 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~25 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~25_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[2]~24_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42]))) # 
// (!\multi_line_cache_set_assoc|q[2]~24_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[2]~24_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [34]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [42]),
	.datad(\multi_line_cache_set_assoc|q[2]~24_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~25 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~22 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~22_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [50]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~22 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~23 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~23_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[2]~22_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58])) # 
// (!\multi_line_cache_set_assoc|q[2]~22_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[2]~22_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [58]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|q[2]~22_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~23 .lut_mask = 16'hBCB0;
defparam \multi_line_cache_set_assoc|q[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~26 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~26_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|currentry~combout ) # ((\multi_line_cache_set_assoc|q[2]~23_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|q[2]~25_combout )))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|q[2]~25_combout ),
	.datad(\multi_line_cache_set_assoc|q[2]~23_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~26 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[2]~29 (
// Equation(s):
// \multi_line_cache_set_assoc|q[2]~29_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[2]~26_combout  & ((\multi_line_cache_set_assoc|q[2]~28_combout ))) # (!\multi_line_cache_set_assoc|q[2]~26_combout  & 
// (\multi_line_cache_set_assoc|q[2]~21_combout )))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[2]~26_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|q[2]~21_combout ),
	.datac(\multi_line_cache_set_assoc|q[2]~28_combout ),
	.datad(\multi_line_cache_set_assoc|q[2]~26_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[2]~29 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneive_lcell_comb \pm_data_or_NOP[2]~6 (
// Equation(s):
// \pm_data_or_NOP[2]~6_combout  = (\multi_line_cache_set_assoc|q[2]~29_combout  & (((!\prog_sequencer|cache_wren~q  & !\prog_sequencer|start_hold~2_combout )) # (!\prog_sequencer|end_hold~combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|end_hold~combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\multi_line_cache_set_assoc|q[2]~29_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[2]~6 .lut_mask = 16'h3700;
defparam \pm_data_or_NOP[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \intr_decoder|ir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[2] .is_wysiwyg = "true";
defparam \intr_decoder|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N16
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~12 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~12_combout  = (\prog_sequencer|pm_addr[6]~6_combout ) # ((\intr_decoder|ir [2] & \prog_sequencer|pm_addr[4]~2_combout ))

	.dataa(gnd),
	.datab(\intr_decoder|ir [2]),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[6]~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~12 .lut_mask = 16'hFFC0;
defparam \prog_sequencer|pm_addr[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N27
dffeas \prog_sequencer|tagID[1][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N29
dffeas \prog_sequencer|tagID[0][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N9
dffeas \prog_sequencer|tagID[1][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N13
dffeas \prog_sequencer|tagID[0][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N8
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~13 (
// Equation(s):
// \prog_sequencer|rom_address[6]~13_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|rom_address~6_combout ) # ((\prog_sequencer|tagID[1][1][2]~q )))) # (!\prog_sequencer|cache_wrline [0] & (!\prog_sequencer|rom_address~6_combout  & 
// ((\prog_sequencer|tagID[0][1][2]~q ))))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(\prog_sequencer|rom_address~6_combout ),
	.datac(\prog_sequencer|tagID[1][1][2]~q ),
	.datad(\prog_sequencer|tagID[0][1][2]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~13 .lut_mask = 16'hB9A8;
defparam \prog_sequencer|rom_address[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N30
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~14 (
// Equation(s):
// \prog_sequencer|rom_address[6]~14_combout  = (\prog_sequencer|rom_address[6]~13_combout  & ((\prog_sequencer|tagID[1][0][2]~q ) # ((!\prog_sequencer|rom_address~6_combout )))) # (!\prog_sequencer|rom_address[6]~13_combout  & 
// (((\prog_sequencer|tagID[0][0][2]~q  & \prog_sequencer|rom_address~6_combout ))))

	.dataa(\prog_sequencer|tagID[1][0][2]~q ),
	.datab(\prog_sequencer|tagID[0][0][2]~q ),
	.datac(\prog_sequencer|rom_address[6]~13_combout ),
	.datad(\prog_sequencer|rom_address~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~14 .lut_mask = 16'hACF0;
defparam \prog_sequencer|rom_address[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N0
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~15 (
// Equation(s):
// \prog_sequencer|rom_address[6]~15_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~3_combout  & ((\prog_sequencer|rom_address[6]~14_combout ))) # (!\prog_sequencer|start_hold~3_combout  & (\prog_sequencer|pm_addr[6]~12_combout ))))

	.dataa(\prog_sequencer|pm_addr[6]~12_combout ),
	.datab(\prog_sequencer|rom_address[6]~14_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|start_hold~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~15 .lut_mask = 16'h0C0A;
defparam \prog_sequencer|rom_address[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~17 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~17_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9])))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [25]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~17 .lut_mask = 16'hE3E0;
defparam \multi_line_cache_set_assoc|q[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~18 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~18_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[1]~17_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57]))) # 
// (!\multi_line_cache_set_assoc|q[1]~17_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[1]~17_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [41]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [57]),
	.datad(\multi_line_cache_set_assoc|q[1]~17_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~18 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N2
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~10 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~10_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [25]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~10 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N26
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~11 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~11_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[1]~10_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57]))) # 
// (!\multi_line_cache_set_assoc|q[1]~10_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[1]~10_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [41]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [57]),
	.datad(\multi_line_cache_set_assoc|q[1]~10_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~11 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~12 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~12_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1])))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [1]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~12 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~13 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~13_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[1]~12_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49]))) # 
// (!\multi_line_cache_set_assoc|q[1]~12_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[1]~12_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [33]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [49]),
	.datad(\multi_line_cache_set_assoc|q[1]~12_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~13 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~14 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~14_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [17]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~14 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~15 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~15_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[1]~14_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49]))) # 
// (!\multi_line_cache_set_assoc|q[1]~14_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[1]~14_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [33]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [49]),
	.datad(\multi_line_cache_set_assoc|q[1]~14_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~15 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N16
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~16 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~16_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|q[1]~13_combout )))) # (!\prog_sequencer|currentry~combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[1]~15_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|q[1]~13_combout ),
	.datad(\multi_line_cache_set_assoc|q[1]~15_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~16 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[1]~19 (
// Equation(s):
// \multi_line_cache_set_assoc|q[1]~19_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[1]~16_combout  & (\multi_line_cache_set_assoc|q[1]~18_combout )) # (!\multi_line_cache_set_assoc|q[1]~16_combout  & 
// ((\multi_line_cache_set_assoc|q[1]~11_combout ))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[1]~16_combout ))))

	.dataa(\multi_line_cache_set_assoc|q[1]~18_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|q[1]~11_combout ),
	.datad(\multi_line_cache_set_assoc|q[1]~16_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[1]~19 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneive_lcell_comb \pm_data_or_NOP[1]~5 (
// Equation(s):
// \pm_data_or_NOP[1]~5_combout  = (\multi_line_cache_set_assoc|q[1]~19_combout  & (((!\prog_sequencer|cache_wren~q  & !\prog_sequencer|start_hold~2_combout )) # (!\prog_sequencer|end_hold~combout )))

	.dataa(\prog_sequencer|end_hold~combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\multi_line_cache_set_assoc|q[1]~19_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[1]~5 .lut_mask = 16'h5700;
defparam \pm_data_or_NOP[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \intr_decoder|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[1] .is_wysiwyg = "true";
defparam \intr_decoder|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~11 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~11_combout  = (\prog_sequencer|pm_addr[5]~4_combout ) # ((\prog_sequencer|cache_rdline[0]~3_combout  & (!\prog_sequencer|cache_wren~q  & \intr_decoder|ir [1])))

	.dataa(\prog_sequencer|cache_rdline[0]~3_combout ),
	.datab(\prog_sequencer|pm_addr[5]~4_combout ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\intr_decoder|ir [1]),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~11 .lut_mask = 16'hCECC;
defparam \prog_sequencer|pm_addr[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~12 (
// Equation(s):
// \prog_sequencer|rom_address[5]~12_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~3_combout  & (\prog_sequencer|rom_address[5]~11_combout )) # (!\prog_sequencer|start_hold~3_combout  & ((\prog_sequencer|pm_addr[5]~11_combout )))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|rom_address[5]~11_combout ),
	.datac(\prog_sequencer|pm_addr[5]~11_combout ),
	.datad(\prog_sequencer|start_hold~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~12 .lut_mask = 16'h4450;
defparam \prog_sequencer|rom_address[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~47 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~47_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\prog_sequencer|currentry~combout ) # (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28] & (!\prog_sequencer|currentry~combout )))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [28]),
	.datac(\prog_sequencer|currentry~combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [60]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~47 .lut_mask = 16'hAEA4;
defparam \multi_line_cache_set_assoc|q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~48 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~48_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[4]~47_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60]))) # 
// (!\multi_line_cache_set_assoc|q[4]~47_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28])))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[4]~47_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [28]),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|q[4]~47_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [60]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~48 .lut_mask = 16'hF838;
defparam \multi_line_cache_set_assoc|q[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~40 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~40_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\prog_sequencer|currentry~combout ) # (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12] & (!\prog_sequencer|currentry~combout )))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [12]),
	.datac(\prog_sequencer|currentry~combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [44]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~40 .lut_mask = 16'hAEA4;
defparam \multi_line_cache_set_assoc|q[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~41 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~41_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[4]~40_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44])) # 
// (!\multi_line_cache_set_assoc|q[4]~40_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12]))))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[4]~40_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [44]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [12]),
	.datad(\multi_line_cache_set_assoc|q[4]~40_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~41 .lut_mask = 16'hDDA0;
defparam \multi_line_cache_set_assoc|q[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~44 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~44_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (!\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [36]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~44 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~45 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~45_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[4]~44_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36]))) # 
// (!\multi_line_cache_set_assoc|q[4]~44_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4])))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[4]~44_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [4]),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [36]),
	.datad(\multi_line_cache_set_assoc|q[4]~44_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~45 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~42 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~42_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20])) # (!\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20])))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [20]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~42 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N0
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~43 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~43_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[4]~42_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52]))) # 
// (!\multi_line_cache_set_assoc|q[4]~42_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[4]~42_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [52]),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [52]),
	.datad(\multi_line_cache_set_assoc|q[4]~42_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~43 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~46 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~46_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\multi_line_cache_set_assoc|q[4]~43_combout ))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\multi_line_cache_set_assoc|q[4]~45_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|q[4]~45_combout ),
	.datad(\multi_line_cache_set_assoc|q[4]~43_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~46 .lut_mask = 16'hDC98;
defparam \multi_line_cache_set_assoc|q[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N2
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[4]~49 (
// Equation(s):
// \multi_line_cache_set_assoc|q[4]~49_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[4]~46_combout  & (\multi_line_cache_set_assoc|q[4]~48_combout )) # (!\multi_line_cache_set_assoc|q[4]~46_combout  & 
// ((\multi_line_cache_set_assoc|q[4]~41_combout ))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[4]~46_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\multi_line_cache_set_assoc|q[4]~48_combout ),
	.datac(\multi_line_cache_set_assoc|q[4]~41_combout ),
	.datad(\multi_line_cache_set_assoc|q[4]~46_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[4]~49 .lut_mask = 16'hDDA0;
defparam \multi_line_cache_set_assoc|q[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N14
cycloneive_lcell_comb \pm_data_or_NOP[4]~2 (
// Equation(s):
// \pm_data_or_NOP[4]~2_combout  = (\multi_line_cache_set_assoc|q[4]~49_combout  & (((!\prog_sequencer|start_hold~2_combout  & !\prog_sequencer|cache_wren~q )) # (!\prog_sequencer|end_hold~combout )))

	.dataa(\prog_sequencer|start_hold~2_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|end_hold~combout ),
	.datad(\multi_line_cache_set_assoc|q[4]~49_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[4]~2 .lut_mask = 16'h1F00;
defparam \pm_data_or_NOP[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N15
dffeas \intr_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[4] .is_wysiwyg = "true";
defparam \intr_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~60 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~60_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [22]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [54]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~60 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~61 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~61_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[6]~60_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54]))) # 
// (!\multi_line_cache_set_assoc|q[6]~60_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22])))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[6]~60_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [22]),
	.datac(\multi_line_cache_set_assoc|q[6]~60_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [54]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~61 .lut_mask = 16'hF858;
defparam \multi_line_cache_set_assoc|q[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N18
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~67 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~67_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30]))) # (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [30]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~67 .lut_mask = 16'hDC98;
defparam \multi_line_cache_set_assoc|q[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~68 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~68_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[6]~67_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62]))) # 
// (!\multi_line_cache_set_assoc|q[6]~67_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[6]~67_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [62]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [62]),
	.datad(\multi_line_cache_set_assoc|q[6]~67_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~68 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~62 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~62_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14]))) # (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [14]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~62 .lut_mask = 16'hDC98;
defparam \multi_line_cache_set_assoc|q[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~63 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~63_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[6]~62_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46]))) # 
// (!\multi_line_cache_set_assoc|q[6]~62_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46])))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[6]~62_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [46]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [46]),
	.datad(\multi_line_cache_set_assoc|q[6]~62_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~63 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N24
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~64 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~64_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38])))) # 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6])))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [6]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~64 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~65 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~65_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[6]~64_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38])) # 
// (!\multi_line_cache_set_assoc|q[6]~64_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6]))))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[6]~64_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [38]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [6]),
	.datad(\multi_line_cache_set_assoc|q[6]~64_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~65 .lut_mask = 16'hDDA0;
defparam \multi_line_cache_set_assoc|q[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N16
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~66 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~66_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|q[6]~63_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[6]~65_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|q[6]~63_combout ),
	.datad(\multi_line_cache_set_assoc|q[6]~65_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~66 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N26
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[6]~69 (
// Equation(s):
// \multi_line_cache_set_assoc|q[6]~69_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[6]~66_combout  & ((\multi_line_cache_set_assoc|q[6]~68_combout ))) # (!\multi_line_cache_set_assoc|q[6]~66_combout  & 
// (\multi_line_cache_set_assoc|q[6]~61_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[6]~66_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\multi_line_cache_set_assoc|q[6]~61_combout ),
	.datac(\multi_line_cache_set_assoc|q[6]~68_combout ),
	.datad(\multi_line_cache_set_assoc|q[6]~66_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[6]~69 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N22
cycloneive_lcell_comb \pm_data_or_NOP[6]~1 (
// Equation(s):
// \pm_data_or_NOP[6]~1_combout  = (\multi_line_cache_set_assoc|q[6]~69_combout ) # ((\prog_sequencer|end_hold~combout  & ((\prog_sequencer|cache_wren~q ) # (\prog_sequencer|start_hold~2_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|end_hold~combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\multi_line_cache_set_assoc|q[6]~69_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[6]~1 .lut_mask = 16'hFFC8;
defparam \pm_data_or_NOP[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \intr_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[6] .is_wysiwyg = "true";
defparam \intr_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N0
cycloneive_lcell_comb \intr_decoder|from_ID[4]~12 (
// Equation(s):
// \intr_decoder|from_ID[4]~12_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [6] & (!\intr_decoder|ir [5] & \intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [5]),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[4]~12 .lut_mask = 16'hF2F0;
defparam \intr_decoder|from_ID[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \comp_unit|alu_out[1]~0 (
// Equation(s):
// \comp_unit|alu_out[1]~0_combout  = (\intr_decoder|ir [3] & ((\intr_decoder|ir [2] & (\intr_decoder|ir [0] & \intr_decoder|ir [1])) # (!\intr_decoder|ir [2] & (!\intr_decoder|ir [0] & !\intr_decoder|ir [1]))))

	.dataa(\intr_decoder|ir [3]),
	.datab(\intr_decoder|ir [2]),
	.datac(\intr_decoder|ir [0]),
	.datad(\intr_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~0 .lut_mask = 16'h8002;
defparam \comp_unit|alu_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~7 (
// Equation(s):
// \comp_unit|alu_out[1]~7_combout  = (!\comp_unit|alu_out[1]~0_combout  & (\intr_decoder|ir [0] & !\sync_reset~q ))

	.dataa(\comp_unit|alu_out[1]~0_combout ),
	.datab(gnd),
	.datac(\intr_decoder|ir [0]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~7 .lut_mask = 16'h0050;
defparam \comp_unit|alu_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N4
cycloneive_lcell_comb \comp_unit|alu_out[1]~1 (
// Equation(s):
// \comp_unit|alu_out[1]~1_combout  = (!\comp_unit|alu_out[1]~0_combout  & (!\intr_decoder|ir [0] & !\sync_reset~q ))

	.dataa(\comp_unit|alu_out[1]~0_combout ),
	.datab(gnd),
	.datac(\intr_decoder|ir [0]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~1 .lut_mask = 16'h0005;
defparam \comp_unit|alu_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N1
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N30
cycloneive_lcell_comb \intr_decoder|always9~2 (
// Equation(s):
// \intr_decoder|always9~2_combout  = (\intr_decoder|ir [2] & (!\intr_decoder|ir [1] & !\intr_decoder|ir [0]))

	.dataa(gnd),
	.datab(\intr_decoder|ir [2]),
	.datac(\intr_decoder|ir [1]),
	.datad(\intr_decoder|ir [0]),
	.cin(gnd),
	.combout(\intr_decoder|always9~2_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|always9~2 .lut_mask = 16'h000C;
defparam \intr_decoder|always9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N14
cycloneive_lcell_comb \intr_decoder|always9~0 (
// Equation(s):
// \intr_decoder|always9~0_combout  = (\intr_decoder|ir [4] & (\intr_decoder|ir [1] & (\intr_decoder|ir [3] $ (!\intr_decoder|ir [0])))) # (!\intr_decoder|ir [4] & (!\intr_decoder|ir [1] & (\intr_decoder|ir [3] $ (!\intr_decoder|ir [0]))))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|ir [3]),
	.datac(\intr_decoder|ir [1]),
	.datad(\intr_decoder|ir [0]),
	.cin(gnd),
	.combout(\intr_decoder|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|always9~0 .lut_mask = 16'h8421;
defparam \intr_decoder|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N12
cycloneive_lcell_comb \intr_decoder|Equal9~0 (
// Equation(s):
// \intr_decoder|Equal9~0_combout  = (!\intr_decoder|ir [6] & \intr_decoder|ir [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intr_decoder|ir [6]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal9~0 .lut_mask = 16'h0F00;
defparam \intr_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N20
cycloneive_lcell_comb \intr_decoder|always9~1 (
// Equation(s):
// \intr_decoder|always9~1_combout  = (\intr_decoder|always9~0_combout  & (\intr_decoder|Equal9~0_combout  & (\intr_decoder|ir [5] $ (!\intr_decoder|ir [2]))))

	.dataa(\intr_decoder|ir [5]),
	.datab(\intr_decoder|ir [2]),
	.datac(\intr_decoder|always9~0_combout ),
	.datad(\intr_decoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|always9~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|always9~1 .lut_mask = 16'h9000;
defparam \intr_decoder|always9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N24
cycloneive_lcell_comb \intr_decoder|source_sel[0]~0 (
// Equation(s):
// \intr_decoder|source_sel[0]~0_combout  = (\intr_decoder|ir [7] & ((\intr_decoder|always9~1_combout  & ((!\intr_decoder|always9~2_combout ))) # (!\intr_decoder|always9~1_combout  & (\intr_decoder|ir [0]))))

	.dataa(\intr_decoder|ir [7]),
	.datab(\intr_decoder|ir [0]),
	.datac(\intr_decoder|always9~2_combout ),
	.datad(\intr_decoder|always9~1_combout ),
	.cin(gnd),
	.combout(\intr_decoder|source_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|source_sel[0]~0 .lut_mask = 16'h0A88;
defparam \intr_decoder|source_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N10
cycloneive_lcell_comb \intr_decoder|source_sel[2]~3 (
// Equation(s):
// \intr_decoder|source_sel[2]~3_combout  = (\intr_decoder|always9~1_combout  & (((\intr_decoder|always9~2_combout )))) # (!\intr_decoder|always9~1_combout  & (\intr_decoder|ir [7] & (\intr_decoder|ir [2])))

	.dataa(\intr_decoder|ir [7]),
	.datab(\intr_decoder|ir [2]),
	.datac(\intr_decoder|always9~2_combout ),
	.datad(\intr_decoder|always9~1_combout ),
	.cin(gnd),
	.combout(\intr_decoder|source_sel[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|source_sel[2]~3 .lut_mask = 16'hF088;
defparam \intr_decoder|source_sel[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N26
cycloneive_lcell_comb \comp_unit|Mux3~2 (
// Equation(s):
// \comp_unit|Mux3~2_combout  = (!\sync_reset~q  & ((\intr_decoder|source_sel[3]~4_combout  & (\intr_decoder|source_sel[0]~0_combout )) # (!\intr_decoder|source_sel[3]~4_combout  & ((\intr_decoder|source_sel[2]~3_combout )))))

	.dataa(\sync_reset~q ),
	.datab(\intr_decoder|source_sel[0]~0_combout ),
	.datac(\intr_decoder|source_sel[2]~3_combout ),
	.datad(\intr_decoder|source_sel[3]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~2 .lut_mask = 16'h4450;
defparam \comp_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N0
cycloneive_lcell_comb \intr_decoder|source_sel[1]~2 (
// Equation(s):
// \intr_decoder|source_sel[1]~2_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [7] & (\intr_decoder|ir [1] & !\intr_decoder|always9~1_combout )))

	.dataa(\sync_reset~q ),
	.datab(\intr_decoder|ir [7]),
	.datac(\intr_decoder|ir [1]),
	.datad(\intr_decoder|always9~1_combout ),
	.cin(gnd),
	.combout(\intr_decoder|source_sel[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|source_sel[1]~2 .lut_mask = 16'hAAEA;
defparam \intr_decoder|source_sel[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N26
cycloneive_lcell_comb \comp_unit|y0[2]~feeder (
// Equation(s):
// \comp_unit|y0[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|y0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y0[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N16
cycloneive_lcell_comb \intr_decoder|from_ID[2]~3 (
// Equation(s):
// \intr_decoder|from_ID[2]~3_combout  = (\intr_decoder|ir [5] & (!\intr_decoder|ir [7] & ((!\intr_decoder|ir [4])))) # (!\intr_decoder|ir [5] & (\intr_decoder|ir [7] & (!\intr_decoder|ir [3] & \intr_decoder|ir [4])))

	.dataa(\intr_decoder|ir [5]),
	.datab(\intr_decoder|ir [7]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[2]~3 .lut_mask = 16'h0422;
defparam \intr_decoder|from_ID[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N6
cycloneive_lcell_comb \intr_decoder|from_ID[2]~20 (
// Equation(s):
// \intr_decoder|from_ID[2]~20_combout  = (\sync_reset~q ) # ((!\intr_decoder|ir [6] & \intr_decoder|from_ID[2]~3_combout ))

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\intr_decoder|ir [6]),
	.datad(\intr_decoder|from_ID[2]~3_combout ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[2]~20 .lut_mask = 16'hCFCC;
defparam \intr_decoder|from_ID[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N27
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N20
cycloneive_lcell_comb \comp_unit|from_CU[6]~feeder (
// Equation(s):
// \comp_unit|from_CU[6]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|from_CU[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|from_CU[6]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|from_CU[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N0
cycloneive_lcell_comb \intr_decoder|from_ID[1]~8 (
// Equation(s):
// \intr_decoder|from_ID[1]~8_combout  = (!\intr_decoder|ir [6] & ((\intr_decoder|ir [7] & (\intr_decoder|ir [3] & !\intr_decoder|ir [4])) # (!\intr_decoder|ir [7] & ((\intr_decoder|ir [4])))))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [7]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[1]~8 .lut_mask = 16'h1140;
defparam \intr_decoder|from_ID[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N22
cycloneive_lcell_comb \intr_decoder|from_ID[1]~9 (
// Equation(s):
// \intr_decoder|from_ID[1]~9_combout  = (\sync_reset~q ) # ((!\intr_decoder|ir [5] & \intr_decoder|from_ID[1]~8_combout ))

	.dataa(\intr_decoder|ir [5]),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\intr_decoder|from_ID[1]~8_combout ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[1]~9 .lut_mask = 16'hDDCC;
defparam \intr_decoder|from_ID[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N21
dffeas \comp_unit|from_CU[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|from_CU[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[6] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N24
cycloneive_lcell_comb \intr_decoder|from_ID[0]~6 (
// Equation(s):
// \intr_decoder|from_ID[0]~6_combout  = (!\intr_decoder|ir [6] & (!\intr_decoder|ir [5] & ((!\intr_decoder|ir [7]) # (!\intr_decoder|ir [3]))))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [5]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[0]~6 .lut_mask = 16'h0111;
defparam \intr_decoder|from_ID[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N12
cycloneive_lcell_comb \intr_decoder|from_ID[0]~7 (
// Equation(s):
// \intr_decoder|from_ID[0]~7_combout  = (\sync_reset~q ) # ((!\intr_decoder|ir [4] & \intr_decoder|from_ID[0]~6_combout ))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|from_ID[0]~6_combout ),
	.datac(gnd),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[0]~7 .lut_mask = 16'hFF44;
defparam \intr_decoder|from_ID[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N11
dffeas \comp_unit|from_CU[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[2] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N6
cycloneive_lcell_comb \intr_decoder|source_sel[0]~1 (
// Equation(s):
// \intr_decoder|source_sel[0]~1_combout  = (!\sync_reset~q  & \intr_decoder|source_sel[0]~0_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\intr_decoder|source_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|source_sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|source_sel[0]~1 .lut_mask = 16'h5500;
defparam \intr_decoder|source_sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N10
cycloneive_lcell_comb \comp_unit|Mux1~2 (
// Equation(s):
// \comp_unit|Mux1~2_combout  = (\intr_decoder|source_sel[1]~2_combout  & (((\intr_decoder|source_sel[0]~1_combout )))) # (!\intr_decoder|source_sel[1]~2_combout  & ((\intr_decoder|source_sel[0]~1_combout  & (\comp_unit|from_CU [6])) # 
// (!\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|from_CU [2])))))

	.dataa(\intr_decoder|source_sel[1]~2_combout ),
	.datab(\comp_unit|from_CU [6]),
	.datac(\comp_unit|from_CU [2]),
	.datad(\intr_decoder|source_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~2 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N20
cycloneive_lcell_comb \comp_unit|Mux1~3 (
// Equation(s):
// \comp_unit|Mux1~3_combout  = (\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|Mux1~2_combout  & ((\comp_unit|y1 [2]))) # (!\comp_unit|Mux1~2_combout  & (\comp_unit|y0 [2])))) # (!\intr_decoder|source_sel[1]~2_combout  & (((\comp_unit|Mux1~2_combout 
// ))))

	.dataa(\intr_decoder|source_sel[1]~2_combout ),
	.datab(\comp_unit|y0 [2]),
	.datac(\comp_unit|y1 [2]),
	.datad(\comp_unit|Mux1~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~3 .lut_mask = 16'hF588;
defparam \comp_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N4
cycloneive_lcell_comb \comp_unit|Mux1~4 (
// Equation(s):
// \comp_unit|Mux1~4_combout  = (\intr_decoder|source_sel[3]~4_combout  & ((\intr_decoder|ir [2]) # ((\comp_unit|Mux3~2_combout )))) # (!\intr_decoder|source_sel[3]~4_combout  & (((!\comp_unit|Mux3~2_combout  & \comp_unit|Mux1~3_combout ))))

	.dataa(\intr_decoder|source_sel[3]~4_combout ),
	.datab(\intr_decoder|ir [2]),
	.datac(\comp_unit|Mux3~2_combout ),
	.datad(\comp_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~4 .lut_mask = 16'hADA8;
defparam \comp_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N14
cycloneive_lcell_comb \intr_decoder|from_ID[5]~13 (
// Equation(s):
// \intr_decoder|from_ID[5]~13_combout  = (\intr_decoder|ir [6] & ((\intr_decoder|ir [5]) # ((\intr_decoder|ir [7])))) # (!\intr_decoder|ir [6] & (\intr_decoder|ir [5] & (\intr_decoder|ir [3] & \intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [5]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[5]~13 .lut_mask = 16'hEA88;
defparam \intr_decoder|from_ID[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N8
cycloneive_lcell_comb \intr_decoder|from_ID[5]~14 (
// Equation(s):
// \intr_decoder|from_ID[5]~14_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [6] & (!\intr_decoder|from_ID[5]~13_combout  & \intr_decoder|ir [4])) # (!\intr_decoder|ir [6] & (\intr_decoder|from_ID[5]~13_combout  & !\intr_decoder|ir [4])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\sync_reset~q ),
	.datac(\intr_decoder|from_ID[5]~13_combout ),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[5]~14 .lut_mask = 16'hCEDC;
defparam \intr_decoder|from_ID[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N21
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N22
cycloneive_lcell_comb \comp_unit|alu_out[1]~5 (
// Equation(s):
// \comp_unit|alu_out[1]~5_combout  = (\comp_unit|alu_out[1]~0_combout  & !\sync_reset~q )

	.dataa(\comp_unit|alu_out[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~5 .lut_mask = 16'h00AA;
defparam \comp_unit|alu_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N12
cycloneive_lcell_comb \comp_unit|y0[1]~feeder (
// Equation(s):
// \comp_unit|y0[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y0[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N13
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N6
cycloneive_lcell_comb \comp_unit|y1[1]~feeder (
// Equation(s):
// \comp_unit|y1[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N22
cycloneive_lcell_comb \intr_decoder|from_ID[3]~10 (
// Equation(s):
// \intr_decoder|from_ID[3]~10_combout  = (!\intr_decoder|ir [6] & ((\intr_decoder|ir [5] & ((!\intr_decoder|ir [7]))) # (!\intr_decoder|ir [5] & (\intr_decoder|ir [3] & \intr_decoder|ir [7]))))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [5]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[3]~10 .lut_mask = 16'h1044;
defparam \intr_decoder|from_ID[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N30
cycloneive_lcell_comb \intr_decoder|from_ID[3]~11 (
// Equation(s):
// \intr_decoder|from_ID[3]~11_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [4] & \intr_decoder|from_ID[3]~10_combout ))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|from_ID[3]~10_combout ),
	.datac(gnd),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[3]~11 .lut_mask = 16'hFF88;
defparam \intr_decoder|from_ID[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N7
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N28
cycloneive_lcell_comb \intr_decoder|Equal0~0 (
// Equation(s):
// \intr_decoder|Equal0~0_combout  = (!\intr_decoder|ir [5] & (\intr_decoder|ir [6] & (\intr_decoder|ir [3] & \intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [5]),
	.datab(\intr_decoder|ir [6]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal0~0 .lut_mask = 16'h4000;
defparam \intr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~q  & (\comp_unit|y0 [1])) # (!\sync_reset~q  & ((\intr_decoder|Equal0~0_combout  & ((\comp_unit|y1 [1]))) # (!\intr_decoder|Equal0~0_combout  & (\comp_unit|y0 [1]))))

	.dataa(\comp_unit|y0 [1]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y1 [1]),
	.datad(\intr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hB8AA;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N1
dffeas \comp_unit|from_CU[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[0] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N14
cycloneive_lcell_comb \intr_decoder|x_sel~0 (
// Equation(s):
// \intr_decoder|x_sel~0_combout  = (!\intr_decoder|ir [5] & (\intr_decoder|ir [6] & (!\sync_reset~q  & \intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [5]),
	.datab(\intr_decoder|ir [6]),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|x_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|x_sel~0 .lut_mask = 16'h0400;
defparam \intr_decoder|x_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \comp_unit|from_CU[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[4] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N30
cycloneive_lcell_comb \comp_unit|x[0]~2 (
// Equation(s):
// \comp_unit|x[0]~2_combout  = (\intr_decoder|x_sel~0_combout  & ((\intr_decoder|ir [4] & ((\comp_unit|from_CU [4]))) # (!\intr_decoder|ir [4] & (\comp_unit|from_CU [0])))) # (!\intr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [0]))

	.dataa(\comp_unit|from_CU [0]),
	.datab(\intr_decoder|x_sel~0_combout ),
	.datac(\comp_unit|from_CU [4]),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~2 .lut_mask = 16'hE2AA;
defparam \comp_unit|x[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N31
dffeas \comp_unit|from_CU[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[1] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y3_N1
dffeas \comp_unit|from_CU[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[5] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N0
cycloneive_lcell_comb \comp_unit|x[1]~1 (
// Equation(s):
// \comp_unit|x[1]~1_combout  = (\intr_decoder|ir [4] & ((\intr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [5]))) # (!\intr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [1])))) # (!\intr_decoder|ir [4] & (\comp_unit|from_CU [1]))

	.dataa(\intr_decoder|ir [4]),
	.datab(\comp_unit|from_CU [1]),
	.datac(\comp_unit|from_CU [5]),
	.datad(\intr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~1 .lut_mask = 16'hE4CC;
defparam \comp_unit|x[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N8
cycloneive_lcell_comb \comp_unit|alu_out[1]~15 (
// Equation(s):
// \comp_unit|alu_out[1]~15_combout  = (\intr_decoder|ir [1] & (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~1_combout )))) # (!\intr_decoder|ir [1] & ((\comp_unit|x[0]~2_combout  $ (\comp_unit|x[1]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|x[0]~2_combout ),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~15 .lut_mask = 16'h8B30;
defparam \comp_unit|alu_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N23
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N18
cycloneive_lcell_comb \comp_unit|y[0]~2 (
// Equation(s):
// \comp_unit|y[0]~2_combout  = (\sync_reset~q  & (\comp_unit|y0 [0])) # (!\sync_reset~q  & ((\intr_decoder|Equal0~0_combout  & ((\comp_unit|y1 [0]))) # (!\intr_decoder|Equal0~0_combout  & (\comp_unit|y0 [0]))))

	.dataa(\comp_unit|y0 [0]),
	.datab(\comp_unit|y1 [0]),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~2 .lut_mask = 16'hACAA;
defparam \comp_unit|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \comp_unit|Add3~0 (
// Equation(s):
// \comp_unit|Add3~0_combout  = (\comp_unit|x[0]~2_combout  & (\comp_unit|y[0]~2_combout  $ (VCC))) # (!\comp_unit|x[0]~2_combout  & (\comp_unit|y[0]~2_combout  & VCC))
// \comp_unit|Add3~1  = CARRY((\comp_unit|x[0]~2_combout  & \comp_unit|y[0]~2_combout ))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|y[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add3~0_combout ),
	.cout(\comp_unit|Add3~1 ));
// synopsys translate_off
defparam \comp_unit|Add3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N14
cycloneive_lcell_comb \comp_unit|Add3~2 (
// Equation(s):
// \comp_unit|Add3~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add3~1  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add3~1 ) # (GND)))))
// \comp_unit|Add3~3  = CARRY((\comp_unit|x[1]~1_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add3~1 )) # (!\comp_unit|x[1]~1_combout  & ((!\comp_unit|Add3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~1 ),
	.combout(\comp_unit|Add3~2_combout ),
	.cout(\comp_unit|Add3~3 ));
// synopsys translate_off
defparam \comp_unit|Add3~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~2_combout  & (\comp_unit|x[1]~1_combout  $ ((\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~2_combout  & (((\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|x[0]~2_combout 
// ))))

	.dataa(\comp_unit|y[0]~2_combout ),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h2878;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[0]~2_combout  & \comp_unit|y[0]~2_combout )))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~2_combout ),
	.datad(\comp_unit|y[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h3CCC;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|Mult0|auto_generated|le3a [0]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~16 (
// Equation(s):
// \comp_unit|alu_out[1]~16_combout  = (\intr_decoder|ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~2_combout ))) # (!\intr_decoder|ir [2] & (\comp_unit|Add3~2_combout ))

	.dataa(\intr_decoder|ir [2]),
	.datab(gnd),
	.datac(\comp_unit|Add3~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~16 .lut_mask = 16'hFA50;
defparam \comp_unit|alu_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N0
cycloneive_lcell_comb \comp_unit|alu_out[1]~17 (
// Equation(s):
// \comp_unit|alu_out[1]~17_combout  = (\intr_decoder|ir [2] & ((\intr_decoder|ir [1] & (\comp_unit|alu_out[1]~15_combout )) # (!\intr_decoder|ir [1] & ((\comp_unit|alu_out[1]~16_combout ))))) # (!\intr_decoder|ir [2] & ((\intr_decoder|ir [1] & 
// ((\comp_unit|alu_out[1]~16_combout ))) # (!\intr_decoder|ir [1] & (\comp_unit|alu_out[1]~15_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|alu_out[1]~15_combout ),
	.datad(\comp_unit|alu_out[1]~16_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~17 .lut_mask = 16'hF690;
defparam \comp_unit|alu_out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \comp_unit|alu_out[1]~18 (
// Equation(s):
// \comp_unit|alu_out[1]~18_combout  = (\comp_unit|alu_out[1]~1_combout  & ((\comp_unit|alu_out[1]~17_combout ) # ((\comp_unit|alu_out[1]~5_combout  & \comp_unit|r [1])))) # (!\comp_unit|alu_out[1]~1_combout  & (\comp_unit|alu_out[1]~5_combout  & 
// ((\comp_unit|r [1]))))

	.dataa(\comp_unit|alu_out[1]~1_combout ),
	.datab(\comp_unit|alu_out[1]~5_combout ),
	.datac(\comp_unit|alu_out[1]~17_combout ),
	.datad(\comp_unit|r [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~18 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|x[0]~2_combout  & ((GND) # (!\comp_unit|y[0]~2_combout ))) # (!\comp_unit|x[0]~2_combout  & (\comp_unit|y[0]~2_combout  $ (GND)))
// \comp_unit|Add2~1  = CARRY((\comp_unit|x[0]~2_combout ) # (!\comp_unit|y[0]~2_combout ))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|y[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h66BB;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N26
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~1_combout  & (!\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Add2~1 ) # (GND))))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|x[1]~1_combout  & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|x[1]~1_combout  & (!\comp_unit|Add2~1 ))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|Add2~1 ) # (!\comp_unit|x[1]~1_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|x[1]~1_combout  & !\comp_unit|Add2~1 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h692B;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y3_N15
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N13
dffeas \comp_unit|from_CU[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[3] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y3_N23
dffeas \comp_unit|from_CU[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[7] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
cycloneive_lcell_comb \comp_unit|Mux0~2 (
// Equation(s):
// \comp_unit|Mux0~2_combout  = (\intr_decoder|source_sel[1]~2_combout  & (((\intr_decoder|source_sel[0]~1_combout )))) # (!\intr_decoder|source_sel[1]~2_combout  & ((\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|from_CU [7]))) # 
// (!\intr_decoder|source_sel[0]~1_combout  & (\comp_unit|from_CU [3]))))

	.dataa(\comp_unit|from_CU [3]),
	.datab(\intr_decoder|source_sel[1]~2_combout ),
	.datac(\intr_decoder|source_sel[0]~1_combout ),
	.datad(\comp_unit|from_CU [7]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~2 .lut_mask = 16'hF2C2;
defparam \comp_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N30
cycloneive_lcell_comb \comp_unit|Mux0~3 (
// Equation(s):
// \comp_unit|Mux0~3_combout  = (\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|Mux0~2_combout  & ((\comp_unit|y1 [3]))) # (!\comp_unit|Mux0~2_combout  & (\comp_unit|y0 [3])))) # (!\intr_decoder|source_sel[1]~2_combout  & (((\comp_unit|Mux0~2_combout 
// ))))

	.dataa(\comp_unit|y0 [3]),
	.datab(\intr_decoder|source_sel[1]~2_combout ),
	.datac(\comp_unit|y1 [3]),
	.datad(\comp_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~3 .lut_mask = 16'hF388;
defparam \comp_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N22
cycloneive_lcell_comb \comp_unit|x[3]~3 (
// Equation(s):
// \comp_unit|x[3]~3_combout  = (\intr_decoder|ir [4] & ((\intr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [7]))) # (!\intr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [3])))) # (!\intr_decoder|ir [4] & (\comp_unit|from_CU [3]))

	.dataa(\intr_decoder|ir [4]),
	.datab(\comp_unit|from_CU [3]),
	.datac(\comp_unit|from_CU [7]),
	.datad(\intr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~3 .lut_mask = 16'hE4CC;
defparam \comp_unit|x[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N8
cycloneive_lcell_comb \comp_unit|x[2]~0 (
// Equation(s):
// \comp_unit|x[2]~0_combout  = (\intr_decoder|x_sel~0_combout  & ((\intr_decoder|ir [4] & ((\comp_unit|from_CU [6]))) # (!\intr_decoder|ir [4] & (\comp_unit|from_CU [2])))) # (!\intr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [2]))

	.dataa(\comp_unit|from_CU [2]),
	.datab(\comp_unit|from_CU [6]),
	.datac(\intr_decoder|x_sel~0_combout ),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~0 .lut_mask = 16'hCAAA;
defparam \comp_unit|x[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~0_combout  $ (\comp_unit|x[2]~0_combout  $ (\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~0_combout  & (\comp_unit|x[2]~0_combout  & !\comp_unit|Add2~3 )) # (!\comp_unit|y[2]~0_combout  & ((\comp_unit|x[2]~0_combout ) # (!\comp_unit|Add2~3 ))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|x[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h964D;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N30
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|y[3]~3_combout  $ (\comp_unit|Add2~5  $ (!\comp_unit|x[3]~3_combout ))

	.dataa(\comp_unit|y[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'h5AA5;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~3_combout  $ (((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h5AF0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~3_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hF800;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~3_combout  & (\comp_unit|y[2]~0_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~3_combout  $ 
// (((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h6078;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~0_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[2]~0_combout ),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(\comp_unit|y[2]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hA888;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|y[2]~0_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[2]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[2]~0_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[3]~3_combout ),
	.datab(\comp_unit|x[2]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~2_combout ) # (!\comp_unit|x[3]~3_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~2_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hCF00;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[2]~0_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[1]~1_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[2]~0_combout ),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[3]~3_combout )))) # (!\comp_unit|y[0]~2_combout  & (!\comp_unit|x[2]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|x[2]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|y[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h3C44;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~2_combout  & (\comp_unit|x[2]~0_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\comp_unit|y[0]~2_combout  & (((!\comp_unit|x[1]~1_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[2]~0_combout ),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|y[0]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h53A0;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le4a [5] & \comp_unit|Mult0|auto_generated|le3a [2]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le3a [4] $ (\comp_unit|Mult0|auto_generated|le4a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le3a [4] & ((\comp_unit|Mult0|auto_generated|le4a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le3a [4] & 
// (\comp_unit|Mult0|auto_generated|le4a [2] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le4a [4] $ (\comp_unit|Mult0|auto_generated|le5a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le4a [4] & ((\comp_unit|Mult0|auto_generated|le5a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le4a [4] & 
// (\comp_unit|Mult0|auto_generated|le5a [2] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~2_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|x[0]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hCC80;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|x[1]~1_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[0]~2_combout  & (\comp_unit|Mult0|auto_generated|le4a [5])))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h1CD0;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~3_combout  $ (((\comp_unit|x[0]~2_combout  & ((\comp_unit|y[2]~0_combout ) # (\comp_unit|Mult0|auto_generated|le3a [5]))) # (!\comp_unit|x[0]~2_combout  & (\comp_unit|y[2]~0_combout  & 
// \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(\comp_unit|y[2]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h366C;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (\comp_unit|Mult0|auto_generated|le5a [0] $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|op_1~4_combout  & ((\comp_unit|Mult0|auto_generated|le5a [0]) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|op_1~4_combout  & 
// (\comp_unit|Mult0|auto_generated|le5a [0] & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5] $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|op_1~8_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|op_1~8_combout  & 
// (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|op_1~10_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \comp_unit|alu_out[3]~26 (
// Equation(s):
// \comp_unit|alu_out[3]~26_combout  = (\intr_decoder|ir [2] & (\intr_decoder|ir [1])) # (!\intr_decoder|ir [2] & ((\intr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~14_combout ))) # (!\intr_decoder|ir [1] & (\comp_unit|Add2~6_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|Add2~6_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~26 .lut_mask = 16'hDC98;
defparam \comp_unit|alu_out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N6
cycloneive_lcell_comb \comp_unit|alu_out[3]~27 (
// Equation(s):
// \comp_unit|alu_out[3]~27_combout  = (\intr_decoder|ir [2] & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|y[3]~3_combout ) # (\comp_unit|alu_out[3]~26_combout ))))) # (!\intr_decoder|ir [2] & (((\comp_unit|alu_out[3]~26_combout ))))

	.dataa(\comp_unit|y[3]~3_combout ),
	.datab(\intr_decoder|ir [2]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|alu_out[3]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~27 .lut_mask = 16'h3F48;
defparam \comp_unit|alu_out[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \comp_unit|Add3~4 (
// Equation(s):
// \comp_unit|Add3~4_combout  = ((\comp_unit|y[2]~0_combout  $ (\comp_unit|x[2]~0_combout  $ (!\comp_unit|Add3~3 )))) # (GND)
// \comp_unit|Add3~5  = CARRY((\comp_unit|y[2]~0_combout  & ((\comp_unit|x[2]~0_combout ) # (!\comp_unit|Add3~3 ))) # (!\comp_unit|y[2]~0_combout  & (\comp_unit|x[2]~0_combout  & !\comp_unit|Add3~3 )))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|x[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~3 ),
	.combout(\comp_unit|Add3~4_combout ),
	.cout(\comp_unit|Add3~5 ));
// synopsys translate_off
defparam \comp_unit|Add3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \comp_unit|Add3~6 (
// Equation(s):
// \comp_unit|Add3~6_combout  = \comp_unit|y[3]~3_combout  $ (\comp_unit|Add3~5  $ (\comp_unit|x[3]~3_combout ))

	.dataa(gnd),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(\comp_unit|Add3~5 ),
	.combout(\comp_unit|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add3~6 .lut_mask = 16'hC33C;
defparam \comp_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N8
cycloneive_lcell_comb \comp_unit|alu_out~23 (
// Equation(s):
// \comp_unit|alu_out~23_combout  = (\comp_unit|y[3]~3_combout  & \comp_unit|x[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[3]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~23 .lut_mask = 16'hF000;
defparam \comp_unit|alu_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N2
cycloneive_lcell_comb \comp_unit|Add1~1 (
// Equation(s):
// \comp_unit|Add1~1_combout  = \comp_unit|x[3]~3_combout  $ (((\comp_unit|x[0]~2_combout ) # ((\comp_unit|x[2]~0_combout ) # (\comp_unit|x[1]~1_combout ))))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|x[2]~0_combout ),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~1 .lut_mask = 16'h01FE;
defparam \comp_unit|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \comp_unit|alu_out[3]~22 (
// Equation(s):
// \comp_unit|alu_out[3]~22_combout  = (\intr_decoder|ir [2] & ((\intr_decoder|ir [1]) # ((\comp_unit|Mult0|auto_generated|op_3~6_combout )))) # (!\intr_decoder|ir [2] & (!\intr_decoder|ir [1] & ((\comp_unit|Add1~1_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datad(\comp_unit|Add1~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~22 .lut_mask = 16'hB9A8;
defparam \comp_unit|alu_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~24 (
// Equation(s):
// \comp_unit|alu_out[3]~24_combout  = (\intr_decoder|ir [1] & ((\comp_unit|alu_out[3]~22_combout  & ((\comp_unit|alu_out~23_combout ))) # (!\comp_unit|alu_out[3]~22_combout  & (\comp_unit|Add3~6_combout )))) # (!\intr_decoder|ir [1] & 
// (((\comp_unit|alu_out[3]~22_combout ))))

	.dataa(\comp_unit|Add3~6_combout ),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|alu_out~23_combout ),
	.datad(\comp_unit|alu_out[3]~22_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~24 .lut_mask = 16'hF388;
defparam \comp_unit|alu_out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~25 (
// Equation(s):
// \comp_unit|alu_out[3]~25_combout  = (\comp_unit|alu_out[1]~1_combout  & ((\comp_unit|alu_out[3]~24_combout ) # ((\comp_unit|alu_out[1]~5_combout  & \comp_unit|r [3])))) # (!\comp_unit|alu_out[1]~1_combout  & (\comp_unit|alu_out[1]~5_combout  & 
// (\comp_unit|r [3])))

	.dataa(\comp_unit|alu_out[1]~1_combout ),
	.datab(\comp_unit|alu_out[1]~5_combout ),
	.datac(\comp_unit|r [3]),
	.datad(\comp_unit|alu_out[3]~24_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~25 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \comp_unit|alu_out[3]~28 (
// Equation(s):
// \comp_unit|alu_out[3]~28_combout  = (\comp_unit|alu_out[3]~25_combout ) # ((\comp_unit|alu_out[1]~7_combout  & \comp_unit|alu_out[3]~27_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~7_combout ),
	.datac(\comp_unit|alu_out[3]~27_combout ),
	.datad(\comp_unit|alu_out[3]~25_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~28 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N15
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N16
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|i [2] $ (\comp_unit|m [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|i [2] & ((\comp_unit|m [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|i [2] & (\comp_unit|m [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|m [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|m [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|i [3]))

	.dataa(gnd),
	.datab(\comp_unit|m [3]),
	.datac(gnd),
	.datad(\comp_unit|i [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hC33C;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N12
cycloneive_lcell_comb \intr_decoder|i_sel~0 (
// Equation(s):
// \intr_decoder|i_sel~0_combout  = (\intr_decoder|ir [6] & ((\intr_decoder|ir [7]) # ((\intr_decoder|ir [4])))) # (!\intr_decoder|ir [6] & (((\intr_decoder|ir [3]) # (!\intr_decoder|ir [4])) # (!\intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [7]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\intr_decoder|i_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|i_sel~0 .lut_mask = 16'hFBDD;
defparam \intr_decoder|i_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N10
cycloneive_lcell_comb \intr_decoder|i_sel~1 (
// Equation(s):
// \intr_decoder|i_sel~1_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [5] & !\intr_decoder|i_sel~0_combout ))

	.dataa(\intr_decoder|ir [5]),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|i_sel~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|i_sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|i_sel~1 .lut_mask = 16'hF0FA;
defparam \intr_decoder|i_sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N28
cycloneive_lcell_comb \intr_decoder|from_ID[6]~16 (
// Equation(s):
// \intr_decoder|from_ID[6]~16_combout  = (\intr_decoder|ir [5] & \intr_decoder|ir [4])

	.dataa(\intr_decoder|ir [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\intr_decoder|ir [4]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[6]~16 .lut_mask = 16'hAA00;
defparam \intr_decoder|from_ID[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N22
cycloneive_lcell_comb \intr_decoder|Equal1~0 (
// Equation(s):
// \intr_decoder|Equal1~0_combout  = (\intr_decoder|ir [1] & (\intr_decoder|ir [0] & \intr_decoder|ir [2]))

	.dataa(\intr_decoder|ir [1]),
	.datab(\intr_decoder|ir [0]),
	.datac(gnd),
	.datad(\intr_decoder|ir [2]),
	.cin(gnd),
	.combout(\intr_decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal1~0 .lut_mask = 16'h8800;
defparam \intr_decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N18
cycloneive_lcell_comb \intr_decoder|from_ID[6]~15 (
// Equation(s):
// \intr_decoder|from_ID[6]~15_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [6] & (!\intr_decoder|ir [7] & \intr_decoder|ir [5])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [7]),
	.datac(\intr_decoder|ir [5]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[6]~15 .lut_mask = 16'hFF20;
defparam \intr_decoder|from_ID[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N8
cycloneive_lcell_comb \intr_decoder|from_ID[6]~17 (
// Equation(s):
// \intr_decoder|from_ID[6]~17_combout  = (\intr_decoder|from_ID[6]~15_combout ) # ((\intr_decoder|Equal9~0_combout  & ((\intr_decoder|from_ID[6]~16_combout ) # (\intr_decoder|Equal1~0_combout ))))

	.dataa(\intr_decoder|Equal9~0_combout ),
	.datab(\intr_decoder|from_ID[6]~16_combout ),
	.datac(\intr_decoder|Equal1~0_combout ),
	.datad(\intr_decoder|from_ID[6]~15_combout ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[6]~17 .lut_mask = 16'hFFA8;
defparam \intr_decoder|from_ID[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intr_decoder|i_sel~1_combout ),
	.ena(\intr_decoder|from_ID[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N8
cycloneive_lcell_comb \comp_unit|Mux0~0 (
// Equation(s):
// \comp_unit|Mux0~0_combout  = (\intr_decoder|source_sel[0]~1_combout  & (((\intr_decoder|source_sel[1]~2_combout )))) # (!\intr_decoder|source_sel[0]~1_combout  & ((\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|i [3]))) # 
// (!\intr_decoder|source_sel[1]~2_combout  & (\comp_unit|r [3]))))

	.dataa(\comp_unit|r [3]),
	.datab(\intr_decoder|source_sel[0]~1_combout ),
	.datac(\intr_decoder|source_sel[1]~2_combout ),
	.datad(\comp_unit|i [3]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~0 .lut_mask = 16'hF2C2;
defparam \comp_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N18
cycloneive_lcell_comb \intr_decoder|from_ID[7]~18 (
// Equation(s):
// \intr_decoder|from_ID[7]~18_combout  = (\intr_decoder|ir [6] & ((!\intr_decoder|ir [7]))) # (!\intr_decoder|ir [6] & (\intr_decoder|ir [3] & \intr_decoder|ir [7]))

	.dataa(gnd),
	.datab(\intr_decoder|ir [6]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[7]~18 .lut_mask = 16'h30CC;
defparam \intr_decoder|from_ID[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N28
cycloneive_lcell_comb \intr_decoder|from_ID[7]~19 (
// Equation(s):
// \intr_decoder|from_ID[7]~19_combout  = (\sync_reset~q ) # ((\intr_decoder|ir [4] & (\intr_decoder|ir [5] & \intr_decoder|from_ID[7]~18_combout )))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|ir [5]),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|from_ID[7]~18_combout ),
	.cin(gnd),
	.combout(\intr_decoder|from_ID[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|from_ID[7]~19 .lut_mask = 16'hF8F0;
defparam \intr_decoder|from_ID[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N12
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|m [0] & (\comp_unit|i [0] $ (VCC))) # (!\comp_unit|m [0] & (\comp_unit|i [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|m [0] & \comp_unit|i [0]))

	.dataa(\comp_unit|m [0]),
	.datab(\comp_unit|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N13
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intr_decoder|i_sel~1_combout ),
	.ena(\intr_decoder|from_ID[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\intr_decoder|from_ID[7]~19_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|Mux0~6_combout ,\comp_unit|Mux1~6_combout ,\comp_unit|Mux2~6_combout ,\comp_unit|Mux3~7_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N10
cycloneive_lcell_comb \comp_unit|Mux0~1 (
// Equation(s):
// \comp_unit|Mux0~1_combout  = (\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|Mux0~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|Mux0~0_combout  & (\comp_unit|m [3])))) # 
// (!\intr_decoder|source_sel[0]~1_combout  & (((\comp_unit|Mux0~0_combout ))))

	.dataa(\comp_unit|m [3]),
	.datab(\intr_decoder|source_sel[0]~1_combout ),
	.datac(\comp_unit|Mux0~0_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~1 .lut_mask = 16'hF838;
defparam \comp_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N24
cycloneive_lcell_comb \comp_unit|Mux0~4 (
// Equation(s):
// \comp_unit|Mux0~4_combout  = (\intr_decoder|source_sel[3]~4_combout  & (\comp_unit|Mux3~2_combout )) # (!\intr_decoder|source_sel[3]~4_combout  & ((\comp_unit|Mux3~2_combout  & ((\comp_unit|Mux0~1_combout ))) # (!\comp_unit|Mux3~2_combout  & 
// (\comp_unit|Mux0~3_combout ))))

	.dataa(\intr_decoder|source_sel[3]~4_combout ),
	.datab(\comp_unit|Mux3~2_combout ),
	.datac(\comp_unit|Mux0~3_combout ),
	.datad(\comp_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~4 .lut_mask = 16'hDC98;
defparam \comp_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N2
cycloneive_lcell_comb \comp_unit|Mux0~5 (
// Equation(s):
// \comp_unit|Mux0~5_combout  = (\intr_decoder|source_sel[3]~4_combout  & ((\comp_unit|Mux0~4_combout  & (\i_pins[3]~input_o )) # (!\comp_unit|Mux0~4_combout  & ((\intr_decoder|ir [3]))))) # (!\intr_decoder|source_sel[3]~4_combout  & 
// (((\comp_unit|Mux0~4_combout ))))

	.dataa(\i_pins[3]~input_o ),
	.datab(\intr_decoder|ir [3]),
	.datac(\intr_decoder|source_sel[3]~4_combout ),
	.datad(\comp_unit|Mux0~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~5 .lut_mask = 16'hAFC0;
defparam \comp_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N22
cycloneive_lcell_comb \comp_unit|Mux0~6 (
// Equation(s):
// \comp_unit|Mux0~6_combout  = (!\sync_reset~q  & \comp_unit|Mux0~5_combout )

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\comp_unit|Mux0~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~6 .lut_mask = 16'h3300;
defparam \comp_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N26
cycloneive_lcell_comb \comp_unit|y1[3]~feeder (
// Equation(s):
// \comp_unit|y1[3]~feeder_combout  = \comp_unit|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|y1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y1[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|y1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N27
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N14
cycloneive_lcell_comb \comp_unit|y[3]~3 (
// Equation(s):
// \comp_unit|y[3]~3_combout  = (\sync_reset~q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~q  & ((\intr_decoder|Equal0~0_combout  & (\comp_unit|y1 [3])) # (!\intr_decoder|Equal0~0_combout  & ((\comp_unit|y0 [3])))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [3]),
	.datad(\intr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~3 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~1_combout  & ((\comp_unit|y[3]~3_combout ) # ((\comp_unit|y[2]~0_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\comp_unit|y[3]~3_combout ),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hE0C0;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \comp_unit|alu_out[1]~19 (
// Equation(s):
// \comp_unit|alu_out[1]~19_combout  = (\intr_decoder|ir [2] & (\intr_decoder|ir [1])) # (!\intr_decoder|ir [2] & ((\intr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~10_combout ))) # (!\intr_decoder|ir [1] & (\comp_unit|Add2~2_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\intr_decoder|ir [1]),
	.datac(\comp_unit|Add2~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~19 .lut_mask = 16'hDC98;
defparam \comp_unit|alu_out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \comp_unit|alu_out[1]~20 (
// Equation(s):
// \comp_unit|alu_out[1]~20_combout  = (\intr_decoder|ir [2] & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|alu_out[1]~19_combout ) # (\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\intr_decoder|ir [2] & (((\comp_unit|alu_out[1]~19_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|alu_out[1]~19_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~20 .lut_mask = 16'h7278;
defparam \comp_unit|alu_out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N30
cycloneive_lcell_comb \comp_unit|alu_out[1]~21 (
// Equation(s):
// \comp_unit|alu_out[1]~21_combout  = (\comp_unit|alu_out[1]~18_combout ) # ((\comp_unit|alu_out[1]~7_combout  & \comp_unit|alu_out[1]~20_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~7_combout ),
	.datac(\comp_unit|alu_out[1]~18_combout ),
	.datad(\comp_unit|alu_out[1]~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~21 .lut_mask = 16'hFCF0;
defparam \comp_unit|alu_out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N31
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N4
cycloneive_lcell_comb \comp_unit|Mux2~0 (
// Equation(s):
// \comp_unit|Mux2~0_combout  = (\intr_decoder|source_sel[0]~1_combout  & (((\intr_decoder|source_sel[1]~2_combout )))) # (!\intr_decoder|source_sel[0]~1_combout  & ((\intr_decoder|source_sel[1]~2_combout  & (\comp_unit|i [1])) # 
// (!\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|r [1])))))

	.dataa(\comp_unit|i [1]),
	.datab(\intr_decoder|source_sel[0]~1_combout ),
	.datac(\intr_decoder|source_sel[1]~2_combout ),
	.datad(\comp_unit|r [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~0 .lut_mask = 16'hE3E0;
defparam \comp_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N26
cycloneive_lcell_comb \comp_unit|Mux2~1 (
// Equation(s):
// \comp_unit|Mux2~1_combout  = (\comp_unit|Mux2~0_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [1]) # (!\intr_decoder|source_sel[0]~1_combout )))) # (!\comp_unit|Mux2~0_combout  & (\comp_unit|m [1] & (\intr_decoder|source_sel[0]~1_combout 
// )))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|Mux2~0_combout ),
	.datac(\intr_decoder|source_sel[0]~1_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~1 .lut_mask = 16'hEC2C;
defparam \comp_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N28
cycloneive_lcell_comb \comp_unit|Mux2~2 (
// Equation(s):
// \comp_unit|Mux2~2_combout  = (\intr_decoder|source_sel[1]~2_combout  & (((\intr_decoder|source_sel[0]~1_combout )))) # (!\intr_decoder|source_sel[1]~2_combout  & ((\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|from_CU [5]))) # 
// (!\intr_decoder|source_sel[0]~1_combout  & (\comp_unit|from_CU [1]))))

	.dataa(\intr_decoder|source_sel[1]~2_combout ),
	.datab(\comp_unit|from_CU [1]),
	.datac(\comp_unit|from_CU [5]),
	.datad(\intr_decoder|source_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~2 .lut_mask = 16'hFA44;
defparam \comp_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N10
cycloneive_lcell_comb \comp_unit|Mux2~3 (
// Equation(s):
// \comp_unit|Mux2~3_combout  = (\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|Mux2~2_combout  & ((\comp_unit|y1 [1]))) # (!\comp_unit|Mux2~2_combout  & (\comp_unit|y0 [1])))) # (!\intr_decoder|source_sel[1]~2_combout  & (((\comp_unit|Mux2~2_combout 
// ))))

	.dataa(\comp_unit|y0 [1]),
	.datab(\comp_unit|y1 [1]),
	.datac(\intr_decoder|source_sel[1]~2_combout ),
	.datad(\comp_unit|Mux2~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~3 .lut_mask = 16'hCFA0;
defparam \comp_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N0
cycloneive_lcell_comb \comp_unit|Mux2~4 (
// Equation(s):
// \comp_unit|Mux2~4_combout  = (\intr_decoder|source_sel[3]~4_combout  & (\comp_unit|Mux3~2_combout )) # (!\intr_decoder|source_sel[3]~4_combout  & ((\comp_unit|Mux3~2_combout  & (\comp_unit|Mux2~1_combout )) # (!\comp_unit|Mux3~2_combout  & 
// ((\comp_unit|Mux2~3_combout )))))

	.dataa(\intr_decoder|source_sel[3]~4_combout ),
	.datab(\comp_unit|Mux3~2_combout ),
	.datac(\comp_unit|Mux2~1_combout ),
	.datad(\comp_unit|Mux2~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~4 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N6
cycloneive_lcell_comb \comp_unit|Mux2~5 (
// Equation(s):
// \comp_unit|Mux2~5_combout  = (\intr_decoder|source_sel[3]~4_combout  & ((\comp_unit|Mux2~4_combout  & ((\i_pins[1]~input_o ))) # (!\comp_unit|Mux2~4_combout  & (\intr_decoder|ir [1])))) # (!\intr_decoder|source_sel[3]~4_combout  & 
// (((\comp_unit|Mux2~4_combout ))))

	.dataa(\intr_decoder|source_sel[3]~4_combout ),
	.datab(\intr_decoder|ir [1]),
	.datac(\i_pins[1]~input_o ),
	.datad(\comp_unit|Mux2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~5 .lut_mask = 16'hF588;
defparam \comp_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N20
cycloneive_lcell_comb \comp_unit|Mux2~6 (
// Equation(s):
// \comp_unit|Mux2~6_combout  = (!\sync_reset~q  & \comp_unit|Mux2~5_combout )

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\comp_unit|Mux2~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~6 .lut_mask = 16'h3300;
defparam \comp_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N21
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N14
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|i [1] & ((\comp_unit|m [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|m [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|i [1] & ((\comp_unit|m [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|i [1] & (!\comp_unit|m [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|m [1]))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|m [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y3_N15
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intr_decoder|i_sel~1_combout ),
	.ena(\intr_decoder|from_ID[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\intr_decoder|i_sel~1_combout ),
	.ena(\intr_decoder|from_ID[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N8
cycloneive_lcell_comb \comp_unit|Mux1~0 (
// Equation(s):
// \comp_unit|Mux1~0_combout  = (\intr_decoder|source_sel[0]~1_combout  & (((\intr_decoder|source_sel[1]~2_combout )))) # (!\intr_decoder|source_sel[0]~1_combout  & ((\intr_decoder|source_sel[1]~2_combout  & (\comp_unit|i [2])) # 
// (!\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|r [2])))))

	.dataa(\comp_unit|i [2]),
	.datab(\intr_decoder|source_sel[0]~1_combout ),
	.datac(\intr_decoder|source_sel[1]~2_combout ),
	.datad(\comp_unit|r [2]),
	.cin(gnd),
	.combout(\comp_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~0 .lut_mask = 16'hE3E0;
defparam \comp_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N18
cycloneive_lcell_comb \comp_unit|Mux1~1 (
// Equation(s):
// \comp_unit|Mux1~1_combout  = (\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|Mux1~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\comp_unit|Mux1~0_combout  & (\comp_unit|m [2])))) # 
// (!\intr_decoder|source_sel[0]~1_combout  & (((\comp_unit|Mux1~0_combout ))))

	.dataa(\comp_unit|m [2]),
	.datab(\intr_decoder|source_sel[0]~1_combout ),
	.datac(\comp_unit|Mux1~0_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\comp_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~1 .lut_mask = 16'hF838;
defparam \comp_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N22
cycloneive_lcell_comb \comp_unit|Mux1~5 (
// Equation(s):
// \comp_unit|Mux1~5_combout  = (\comp_unit|Mux3~2_combout  & ((\comp_unit|Mux1~4_combout  & (\i_pins[2]~input_o )) # (!\comp_unit|Mux1~4_combout  & ((\comp_unit|Mux1~1_combout ))))) # (!\comp_unit|Mux3~2_combout  & (((\comp_unit|Mux1~4_combout ))))

	.dataa(\comp_unit|Mux3~2_combout ),
	.datab(\i_pins[2]~input_o ),
	.datac(\comp_unit|Mux1~4_combout ),
	.datad(\comp_unit|Mux1~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~5 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N20
cycloneive_lcell_comb \comp_unit|Mux1~6 (
// Equation(s):
// \comp_unit|Mux1~6_combout  = (!\sync_reset~q  & \comp_unit|Mux1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux1~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~6 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N21
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\intr_decoder|from_ID[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N24
cycloneive_lcell_comb \comp_unit|y[2]~0 (
// Equation(s):
// \comp_unit|y[2]~0_combout  = (\sync_reset~q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~q  & ((\intr_decoder|Equal0~0_combout  & (\comp_unit|y1 [2])) # (!\intr_decoder|Equal0~0_combout  & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\comp_unit|y0 [2]),
	.datac(\sync_reset~q ),
	.datad(\intr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~0 .lut_mask = 16'hCACC;
defparam \comp_unit|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = \comp_unit|x[2]~0_combout  $ (((\comp_unit|x[0]~2_combout ) # (\comp_unit|x[1]~1_combout )))

	.dataa(gnd),
	.datab(\comp_unit|x[2]~0_combout ),
	.datac(\comp_unit|x[0]~2_combout ),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h333C;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \comp_unit|alu_out[2]~2 (
// Equation(s):
// \comp_unit|alu_out[2]~2_combout  = (\intr_decoder|ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~4_combout ) # ((\intr_decoder|ir [1])))) # (!\intr_decoder|ir [2] & (((!\intr_decoder|ir [1] & \comp_unit|Add1~0_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datab(\intr_decoder|ir [2]),
	.datac(\intr_decoder|ir [1]),
	.datad(\comp_unit|Add1~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~2 .lut_mask = 16'hCBC8;
defparam \comp_unit|alu_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \comp_unit|alu_out~3 (
// Equation(s):
// \comp_unit|alu_out~3_combout  = (\comp_unit|x[2]~0_combout  & \comp_unit|y[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|x[2]~0_combout ),
	.datad(\comp_unit|y[2]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~3 .lut_mask = 16'hF000;
defparam \comp_unit|alu_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \comp_unit|alu_out[2]~4 (
// Equation(s):
// \comp_unit|alu_out[2]~4_combout  = (\intr_decoder|ir [1] & ((\comp_unit|alu_out[2]~2_combout  & ((\comp_unit|alu_out~3_combout ))) # (!\comp_unit|alu_out[2]~2_combout  & (\comp_unit|Add3~4_combout )))) # (!\intr_decoder|ir [1] & 
// (((\comp_unit|alu_out[2]~2_combout ))))

	.dataa(\intr_decoder|ir [1]),
	.datab(\comp_unit|Add3~4_combout ),
	.datac(\comp_unit|alu_out[2]~2_combout ),
	.datad(\comp_unit|alu_out~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~4 .lut_mask = 16'hF858;
defparam \comp_unit|alu_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~6 (
// Equation(s):
// \comp_unit|alu_out[2]~6_combout  = (\comp_unit|alu_out[1]~1_combout  & ((\comp_unit|alu_out[2]~4_combout ) # ((\comp_unit|r [2] & \comp_unit|alu_out[1]~5_combout )))) # (!\comp_unit|alu_out[1]~1_combout  & (\comp_unit|r [2] & 
// ((\comp_unit|alu_out[1]~5_combout ))))

	.dataa(\comp_unit|alu_out[1]~1_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|alu_out[2]~4_combout ),
	.datad(\comp_unit|alu_out[1]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~6 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~8 (
// Equation(s):
// \comp_unit|alu_out[2]~8_combout  = (\intr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~12_combout ) # ((\intr_decoder|ir [2])))) # (!\intr_decoder|ir [1] & (((!\intr_decoder|ir [2] & \comp_unit|Add2~4_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.datab(\intr_decoder|ir [1]),
	.datac(\intr_decoder|ir [2]),
	.datad(\comp_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~8 .lut_mask = 16'hCBC8;
defparam \comp_unit|alu_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \comp_unit|alu_out[2]~9 (
// Equation(s):
// \comp_unit|alu_out[2]~9_combout  = (\intr_decoder|ir [2] & (\comp_unit|x[2]~0_combout  $ (((\comp_unit|y[2]~0_combout ) # (\comp_unit|alu_out[2]~8_combout ))))) # (!\intr_decoder|ir [2] & (((\comp_unit|alu_out[2]~8_combout ))))

	.dataa(\comp_unit|y[2]~0_combout ),
	.datab(\intr_decoder|ir [2]),
	.datac(\comp_unit|x[2]~0_combout ),
	.datad(\comp_unit|alu_out[2]~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~9 .lut_mask = 16'h3F48;
defparam \comp_unit|alu_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N0
cycloneive_lcell_comb \comp_unit|alu_out[2]~10 (
// Equation(s):
// \comp_unit|alu_out[2]~10_combout  = (\comp_unit|alu_out[2]~6_combout ) # ((\comp_unit|alu_out[1]~7_combout  & \comp_unit|alu_out[2]~9_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~7_combout ),
	.datac(\comp_unit|alu_out[2]~6_combout ),
	.datad(\comp_unit|alu_out[2]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~10 .lut_mask = 16'hFCF0;
defparam \comp_unit|alu_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \comp_unit|alu_out~30 (
// Equation(s):
// \comp_unit|alu_out~30_combout  = (\intr_decoder|ir [2] & (\comp_unit|x[0]~2_combout  & ((\comp_unit|y[0]~2_combout )))) # (!\intr_decoder|ir [2] & (((\comp_unit|Add2~0_combout ))))

	.dataa(\comp_unit|x[0]~2_combout ),
	.datab(\comp_unit|Add2~0_combout ),
	.datac(\intr_decoder|ir [2]),
	.datad(\comp_unit|y[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~30 .lut_mask = 16'hAC0C;
defparam \comp_unit|alu_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N6
cycloneive_lcell_comb \comp_unit|alu_out~31 (
// Equation(s):
// \comp_unit|alu_out~31_combout  = (\intr_decoder|ir [2] & ((\intr_decoder|ir [0] & ((\comp_unit|Add3~0_combout ))) # (!\intr_decoder|ir [0] & (\comp_unit|alu_out~30_combout )))) # (!\intr_decoder|ir [2] & ((\intr_decoder|ir [0] & 
// (\comp_unit|alu_out~30_combout )) # (!\intr_decoder|ir [0] & ((\comp_unit|Add3~0_combout )))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\comp_unit|alu_out~30_combout ),
	.datac(\intr_decoder|ir [0]),
	.datad(\comp_unit|Add3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~31 .lut_mask = 16'hED48;
defparam \comp_unit|alu_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \comp_unit|alu_out[0]~29 (
// Equation(s):
// \comp_unit|alu_out[0]~29_combout  = (!\sync_reset~q  & \comp_unit|alu_out~14_combout )

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|alu_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~29 .lut_mask = 16'h3030;
defparam \comp_unit|alu_out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N29
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[0]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|from_ID[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \comp_unit|alu_out~11 (
// Equation(s):
// \comp_unit|alu_out~11_combout  = (\intr_decoder|ir [3] & (\intr_decoder|ir [2] $ (((\comp_unit|r [0]))))) # (!\intr_decoder|ir [3] & (((\comp_unit|x[0]~2_combout ))))

	.dataa(\intr_decoder|ir [3]),
	.datab(\intr_decoder|ir [2]),
	.datac(\comp_unit|x[0]~2_combout ),
	.datad(\comp_unit|r [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~11 .lut_mask = 16'h72D8;
defparam \comp_unit|alu_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N14
cycloneive_lcell_comb \comp_unit|alu_out~12 (
// Equation(s):
// \comp_unit|alu_out~12_combout  = (\intr_decoder|ir [2] & (\comp_unit|Mult0|auto_generated|op_3~0_combout )) # (!\intr_decoder|ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~8_combout )))

	.dataa(\intr_decoder|ir [2]),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~12 .lut_mask = 16'hF5A0;
defparam \comp_unit|alu_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \comp_unit|alu_out~13 (
// Equation(s):
// \comp_unit|alu_out~13_combout  = (\intr_decoder|ir [2] & ((\intr_decoder|ir [0] & (!\comp_unit|alu_out~11_combout )) # (!\intr_decoder|ir [0] & ((\comp_unit|alu_out~12_combout ))))) # (!\intr_decoder|ir [2] & ((\intr_decoder|ir [0] & 
// ((\comp_unit|alu_out~12_combout ))) # (!\intr_decoder|ir [0] & (\comp_unit|alu_out~11_combout ))))

	.dataa(\intr_decoder|ir [2]),
	.datab(\comp_unit|alu_out~11_combout ),
	.datac(\intr_decoder|ir [0]),
	.datad(\comp_unit|alu_out~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~13 .lut_mask = 16'h7E24;
defparam \comp_unit|alu_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \comp_unit|alu_out~14 (
// Equation(s):
// \comp_unit|alu_out~14_combout  = (\comp_unit|alu_out~31_combout  & ((\comp_unit|alu_out~13_combout ) # (\intr_decoder|ir [1] $ (\intr_decoder|ir [0])))) # (!\comp_unit|alu_out~31_combout  & (\comp_unit|alu_out~13_combout  & (\intr_decoder|ir [1] $ 
// (!\intr_decoder|ir [0]))))

	.dataa(\comp_unit|alu_out~31_combout ),
	.datab(\intr_decoder|ir [1]),
	.datac(\intr_decoder|ir [0]),
	.datad(\comp_unit|alu_out~13_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~14 .lut_mask = 16'hEB28;
defparam \comp_unit|alu_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N2
cycloneive_lcell_comb \comp_unit|r_eq_0~0 (
// Equation(s):
// \comp_unit|r_eq_0~0_combout  = (\comp_unit|alu_out[1]~21_combout ) # ((\comp_unit|alu_out[3]~28_combout ) # ((!\sync_reset~q  & \comp_unit|alu_out~14_combout )))

	.dataa(\comp_unit|alu_out[1]~21_combout ),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|alu_out~14_combout ),
	.datad(\comp_unit|alu_out[3]~28_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~0 .lut_mask = 16'hFFBA;
defparam \comp_unit|r_eq_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N16
cycloneive_lcell_comb \comp_unit|r_eq_0~1 (
// Equation(s):
// \comp_unit|r_eq_0~1_combout  = (\intr_decoder|from_ID[4]~12_combout  & (!\comp_unit|alu_out[2]~10_combout  & ((!\comp_unit|r_eq_0~0_combout )))) # (!\intr_decoder|from_ID[4]~12_combout  & (((\comp_unit|r_eq_0~q ))))

	.dataa(\intr_decoder|from_ID[4]~12_combout ),
	.datab(\comp_unit|alu_out[2]~10_combout ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\comp_unit|r_eq_0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~1 .lut_mask = 16'h5072;
defparam \comp_unit|r_eq_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r_eq_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N0
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~1 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~1_combout  = (\intr_decoder|ir [6] & (\intr_decoder|ir [7] & ((!\comp_unit|r_eq_0~q ) # (!\intr_decoder|ir [4]))))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|ir [6]),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~1 .lut_mask = 16'h4C00;
defparam \prog_sequencer|cache_rdline[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N6
cycloneive_lcell_comb \prog_sequencer|pm_addr[4]~2 (
// Equation(s):
// \prog_sequencer|pm_addr[4]~2_combout  = (!\prog_sequencer|cache_wren~q  & (\intr_decoder|ir [5] & (!\sync_reset~q  & \prog_sequencer|cache_rdline[0]~1_combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\intr_decoder|ir [5]),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_rdline[0]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4]~2 .lut_mask = 16'h0400;
defparam \prog_sequencer|pm_addr[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N22
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~5 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[5]~4_combout ) # ((\prog_sequencer|pm_addr[4]~2_combout  & \intr_decoder|ir [1]))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|pm_addr[4]~2_combout ),
	.datac(\prog_sequencer|pm_addr[5]~4_combout ),
	.datad(\intr_decoder|ir [1]),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~5 .lut_mask = 16'h5450;
defparam \prog_sequencer|pm_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N23
dffeas \prog_sequencer|tagID[0][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][1][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N5
dffeas \prog_sequencer|tagID[1][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N1
dffeas \prog_sequencer|tagID[0][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[0][0][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N6
cycloneive_lcell_comb \prog_sequencer|always0~5 (
// Equation(s):
// \prog_sequencer|always0~5_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|tagID[1][0][0]~q ) # ((\prog_sequencer|currentry~combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|tagID[0][0][0]~q  & 
// !\prog_sequencer|currentry~combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|tagID[1][0][0]~q ),
	.datac(\prog_sequencer|tagID[0][0][0]~q ),
	.datad(\prog_sequencer|currentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~5 .lut_mask = 16'hAAD8;
defparam \prog_sequencer|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N22
cycloneive_lcell_comb \prog_sequencer|always0~6 (
// Equation(s):
// \prog_sequencer|always0~6_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|always0~5_combout  & (\prog_sequencer|tagID[1][1][0]~q )) # (!\prog_sequencer|always0~5_combout  & ((\prog_sequencer|tagID[0][1][0]~q ))))) # 
// (!\prog_sequencer|currentry~combout  & (((\prog_sequencer|always0~5_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][0]~q ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|tagID[0][1][0]~q ),
	.datad(\prog_sequencer|always0~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~6 .lut_mask = 16'hBBC0;
defparam \prog_sequencer|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N16
cycloneive_lcell_comb \prog_sequencer|always0~3 (
// Equation(s):
// \prog_sequencer|always0~3_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|tagID[1][0][1]~q ) # (\prog_sequencer|currentry~combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (\prog_sequencer|tagID[0][0][1]~q  & 
// ((!\prog_sequencer|currentry~combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|tagID[0][0][1]~q ),
	.datac(\prog_sequencer|tagID[1][0][1]~q ),
	.datad(\prog_sequencer|currentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~3 .lut_mask = 16'hAAE4;
defparam \prog_sequencer|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N20
cycloneive_lcell_comb \prog_sequencer|always0~4 (
// Equation(s):
// \prog_sequencer|always0~4_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|always0~3_combout  & (\prog_sequencer|tagID[1][1][1]~q )) # (!\prog_sequencer|always0~3_combout  & ((\prog_sequencer|tagID[0][1][1]~q ))))) # 
// (!\prog_sequencer|currentry~combout  & (((\prog_sequencer|always0~3_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][1]~q ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|tagID[0][1][1]~q ),
	.datad(\prog_sequencer|always0~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~4 .lut_mask = 16'hBBC0;
defparam \prog_sequencer|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N24
cycloneive_lcell_comb \prog_sequencer|start_hold~0 (
// Equation(s):
// \prog_sequencer|start_hold~0_combout  = (\prog_sequencer|pm_addr[4]~3_combout  & (\prog_sequencer|always0~6_combout  & (\prog_sequencer|pm_addr[5]~5_combout  $ (!\prog_sequencer|always0~4_combout )))) # (!\prog_sequencer|pm_addr[4]~3_combout  & 
// (!\prog_sequencer|always0~6_combout  & (\prog_sequencer|pm_addr[5]~5_combout  $ (!\prog_sequencer|always0~4_combout ))))

	.dataa(\prog_sequencer|pm_addr[4]~3_combout ),
	.datab(\prog_sequencer|pm_addr[5]~5_combout ),
	.datac(\prog_sequencer|always0~6_combout ),
	.datad(\prog_sequencer|always0~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~0 .lut_mask = 16'h8421;
defparam \prog_sequencer|start_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N10
cycloneive_lcell_comb \prog_sequencer|tagID[0][1][3]~0 (
// Equation(s):
// \prog_sequencer|tagID[0][1][3]~0_combout  = (\prog_sequencer|start_hold~0_combout  & (\prog_sequencer|start_hold~1_combout  & !\prog_sequencer|always0~2_combout ))

	.dataa(gnd),
	.datab(\prog_sequencer|start_hold~0_combout ),
	.datac(\prog_sequencer|start_hold~1_combout ),
	.datad(\prog_sequencer|always0~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][1][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1][3]~0 .lut_mask = 16'h00C0;
defparam \prog_sequencer|tagID[0][1][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N6
cycloneive_lcell_comb \prog_sequencer|tagID[1][1][3]~0 (
// Equation(s):
// \prog_sequencer|tagID[1][1][3]~0_combout  = (\prog_sequencer|always6~0_combout ) # ((\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|cache_wrentry~0_combout  & !\prog_sequencer|tagID[0][1][3]~0_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|cache_wrentry~0_combout ),
	.datac(\prog_sequencer|always6~0_combout ),
	.datad(\prog_sequencer|tagID[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][1][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][3]~0 .lut_mask = 16'hF0F2;
defparam \prog_sequencer|tagID[1][1][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N13
dffeas \prog_sequencer|tagID[1][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~7 (
// Equation(s):
// \prog_sequencer|rom_address[4]~7_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|rom_address~6_combout ) # ((\prog_sequencer|tagID[1][1][0]~q )))) # (!\prog_sequencer|cache_wrline [0] & (!\prog_sequencer|rom_address~6_combout  & 
// ((\prog_sequencer|tagID[0][1][0]~q ))))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(\prog_sequencer|rom_address~6_combout ),
	.datac(\prog_sequencer|tagID[1][1][0]~q ),
	.datad(\prog_sequencer|tagID[0][1][0]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~7 .lut_mask = 16'hB9A8;
defparam \prog_sequencer|rom_address[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N2
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~8 (
// Equation(s):
// \prog_sequencer|rom_address[4]~8_combout  = (\prog_sequencer|rom_address[4]~7_combout  & ((\prog_sequencer|tagID[1][0][0]~q ) # ((!\prog_sequencer|rom_address~6_combout )))) # (!\prog_sequencer|rom_address[4]~7_combout  & 
// (((\prog_sequencer|tagID[0][0][0]~q  & \prog_sequencer|rom_address~6_combout ))))

	.dataa(\prog_sequencer|rom_address[4]~7_combout ),
	.datab(\prog_sequencer|tagID[1][0][0]~q ),
	.datac(\prog_sequencer|tagID[0][0][0]~q ),
	.datad(\prog_sequencer|rom_address~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~8 .lut_mask = 16'hD8AA;
defparam \prog_sequencer|rom_address[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N24
cycloneive_lcell_comb \prog_sequencer|pm_addr[4]~1 (
// Equation(s):
// \prog_sequencer|pm_addr[4]~1_combout  = (\prog_sequencer|Add1~8_combout  & ((\prog_sequencer|pm_addr[4]~0_combout ) # ((\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [4])))) # (!\prog_sequencer|Add1~8_combout  & (\prog_sequencer|cache_wren~q  & 
// (\prog_sequencer|from_PS [4])))

	.dataa(\prog_sequencer|Add1~8_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|from_PS [4]),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4]~1 .lut_mask = 16'hEAC0;
defparam \prog_sequencer|pm_addr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N4
cycloneive_lcell_comb \prog_sequencer|pm_addr[4]~10 (
// Equation(s):
// \prog_sequencer|pm_addr[4]~10_combout  = (\prog_sequencer|pm_addr[4]~1_combout ) # ((\intr_decoder|ir [0] & \prog_sequencer|pm_addr[4]~2_combout ))

	.dataa(gnd),
	.datab(\intr_decoder|ir [0]),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[4]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4]~10 .lut_mask = 16'hFFC0;
defparam \prog_sequencer|pm_addr[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~9 (
// Equation(s):
// \prog_sequencer|rom_address[4]~9_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~3_combout  & (\prog_sequencer|rom_address[4]~8_combout )) # (!\prog_sequencer|start_hold~3_combout  & ((\prog_sequencer|pm_addr[4]~10_combout )))))

	.dataa(\prog_sequencer|rom_address[4]~8_combout ),
	.datab(\prog_sequencer|pm_addr[4]~10_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|start_hold~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~9 .lut_mask = 16'h0A0C;
defparam \prog_sequencer|rom_address[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~30 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~30_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [11]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~30 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N18
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~31 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~31_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[3]~30_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27]))) # 
// (!\multi_line_cache_set_assoc|q[3]~30_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\multi_line_cache_set_assoc|q[3]~30_combout ))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\multi_line_cache_set_assoc|q[3]~30_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [19]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~31 .lut_mask = 16'hEC64;
defparam \multi_line_cache_set_assoc|q[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~37 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~37_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43]) # ((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((!\prog_sequencer|cache_rdoffset[1]~3_combout  & \multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [43]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~37 .lut_mask = 16'hCBC8;
defparam \multi_line_cache_set_assoc|q[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~38 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~38_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[3]~37_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59]))) # 
// (!\multi_line_cache_set_assoc|q[3]~37_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[3]~37_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [51]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|q[3]~37_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [59]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~38 .lut_mask = 16'hF838;
defparam \multi_line_cache_set_assoc|q[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~32 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~32_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [43]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~32 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~33 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~33_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[3]~32_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59])) # 
// (!\multi_line_cache_set_assoc|q[3]~32_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[3]~32_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [59]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [51]),
	.datad(\multi_line_cache_set_assoc|q[3]~32_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~33 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N18
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~34 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~34_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [11]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~34 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~35 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~35_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[3]~34_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27])) # 
// (!\multi_line_cache_set_assoc|q[3]~34_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[3]~34_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [27]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [19]),
	.datad(\multi_line_cache_set_assoc|q[3]~34_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~35 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~36 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~36_combout  = (\prog_sequencer|currentry~combout  & (\prog_sequencer|cache_rdoffset[2]~5_combout )) # (!\prog_sequencer|currentry~combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & 
// (\multi_line_cache_set_assoc|q[3]~33_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[3]~35_combout )))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|q[3]~33_combout ),
	.datad(\multi_line_cache_set_assoc|q[3]~35_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~36 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N2
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[3]~39 (
// Equation(s):
// \multi_line_cache_set_assoc|q[3]~39_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[3]~36_combout  & ((\multi_line_cache_set_assoc|q[3]~38_combout ))) # (!\multi_line_cache_set_assoc|q[3]~36_combout  & 
// (\multi_line_cache_set_assoc|q[3]~31_combout )))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[3]~36_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|q[3]~31_combout ),
	.datac(\multi_line_cache_set_assoc|q[3]~38_combout ),
	.datad(\multi_line_cache_set_assoc|q[3]~36_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[3]~39 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N30
cycloneive_lcell_comb \pm_data_or_NOP[3]~7 (
// Equation(s):
// \pm_data_or_NOP[3]~7_combout  = (\multi_line_cache_set_assoc|q[3]~39_combout ) # ((\prog_sequencer|end_hold~combout  & ((\prog_sequencer|cache_wren~q ) # (\prog_sequencer|start_hold~2_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|end_hold~combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\multi_line_cache_set_assoc|q[3]~39_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[3]~7 .lut_mask = 16'hFFC8;
defparam \pm_data_or_NOP[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N31
dffeas \intr_decoder|ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[3] .is_wysiwyg = "true";
defparam \intr_decoder|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N2
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~8 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~8_combout  = (\prog_sequencer|cache_wren~q  & (((\prog_sequencer|from_PS [7])))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|cache_rdline[0]~3_combout  & ((\prog_sequencer|Add1~14_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_rdline[0]~3_combout ),
	.datac(\prog_sequencer|from_PS [7]),
	.datad(\prog_sequencer|Add1~14_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~8 .lut_mask = 16'hB1A0;
defparam \prog_sequencer|pm_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N26
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~9 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~9_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[7]~8_combout ) # ((\intr_decoder|ir [3] & \prog_sequencer|pm_addr[4]~2_combout ))))

	.dataa(\intr_decoder|ir [3]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[7]~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~9 .lut_mask = 16'h3320;
defparam \prog_sequencer|pm_addr[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N10
cycloneive_lcell_comb \prog_sequencer|always0~7 (
// Equation(s):
// \prog_sequencer|always0~7_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|tagID[1][0][3]~q ) # ((\prog_sequencer|currentry~combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|tagID[0][0][3]~q  & 
// !\prog_sequencer|currentry~combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|tagID[1][0][3]~q ),
	.datac(\prog_sequencer|tagID[0][0][3]~q ),
	.datad(\prog_sequencer|currentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~7 .lut_mask = 16'hAAD8;
defparam \prog_sequencer|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N14
cycloneive_lcell_comb \prog_sequencer|always0~8 (
// Equation(s):
// \prog_sequencer|always0~8_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|always0~7_combout  & (\prog_sequencer|tagID[1][1][3]~q )) # (!\prog_sequencer|always0~7_combout  & ((\prog_sequencer|tagID[0][1][3]~q ))))) # 
// (!\prog_sequencer|currentry~combout  & (((\prog_sequencer|always0~7_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][3]~q ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|tagID[0][1][3]~q ),
	.datad(\prog_sequencer|always0~7_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~8 .lut_mask = 16'hBBC0;
defparam \prog_sequencer|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N0
cycloneive_lcell_comb \prog_sequencer|always0~9 (
// Equation(s):
// \prog_sequencer|always0~9_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|tagID[1][0][2]~q ) # (\prog_sequencer|currentry~combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (\prog_sequencer|tagID[0][0][2]~q  & 
// ((!\prog_sequencer|currentry~combout ))))

	.dataa(\prog_sequencer|tagID[0][0][2]~q ),
	.datab(\prog_sequencer|tagID[1][0][2]~q ),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|currentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~9 .lut_mask = 16'hF0CA;
defparam \prog_sequencer|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N12
cycloneive_lcell_comb \prog_sequencer|always0~10 (
// Equation(s):
// \prog_sequencer|always0~10_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|always0~9_combout  & (\prog_sequencer|tagID[1][1][2]~q )) # (!\prog_sequencer|always0~9_combout  & ((\prog_sequencer|tagID[0][1][2]~q ))))) # 
// (!\prog_sequencer|currentry~combout  & (((\prog_sequencer|always0~9_combout ))))

	.dataa(\prog_sequencer|tagID[1][1][2]~q ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|tagID[0][1][2]~q ),
	.datad(\prog_sequencer|always0~9_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~10 .lut_mask = 16'hBBC0;
defparam \prog_sequencer|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N30
cycloneive_lcell_comb \prog_sequencer|start_hold~1 (
// Equation(s):
// \prog_sequencer|start_hold~1_combout  = (\prog_sequencer|pm_addr[7]~9_combout  & (\prog_sequencer|always0~8_combout  & (\prog_sequencer|pm_addr[6]~7_combout  $ (!\prog_sequencer|always0~10_combout )))) # (!\prog_sequencer|pm_addr[7]~9_combout  & 
// (!\prog_sequencer|always0~8_combout  & (\prog_sequencer|pm_addr[6]~7_combout  $ (!\prog_sequencer|always0~10_combout ))))

	.dataa(\prog_sequencer|pm_addr[7]~9_combout ),
	.datab(\prog_sequencer|pm_addr[6]~7_combout ),
	.datac(\prog_sequencer|always0~8_combout ),
	.datad(\prog_sequencer|always0~10_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~1 .lut_mask = 16'h8421;
defparam \prog_sequencer|start_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N16
cycloneive_lcell_comb \prog_sequencer|start_hold~3 (
// Equation(s):
// \prog_sequencer|start_hold~3_combout  = (!\prog_sequencer|always0~2_combout  & (\prog_sequencer|start_hold~1_combout  & \prog_sequencer|start_hold~0_combout ))

	.dataa(\prog_sequencer|always0~2_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|start_hold~1_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~3 .lut_mask = 16'h5000;
defparam \prog_sequencer|start_hold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N2
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~5 (
// Equation(s):
// \prog_sequencer|rom_address[3]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~3_combout  & (\prog_sequencer|cache_wrline [0])) # (!\prog_sequencer|start_hold~3_combout  & ((\prog_sequencer|rom_address[3]~4_combout )))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(\prog_sequencer|rom_address[3]~4_combout ),
	.datad(\prog_sequencer|start_hold~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~5 .lut_mask = 16'h4450;
defparam \prog_sequencer|rom_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~50 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~50_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [53]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [37]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~50 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~51 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~51_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[5]~50_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61]))) # 
// (!\multi_line_cache_set_assoc|q[5]~50_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[5]~50_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [45]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [61]),
	.datad(\multi_line_cache_set_assoc|q[5]~50_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~51 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~57 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~57_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [53]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [37]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~57 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~58 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~58_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[5]~57_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61]))) # 
// (!\multi_line_cache_set_assoc|q[5]~57_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[5]~57_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [45]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [61]),
	.datad(\multi_line_cache_set_assoc|q[5]~57_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~58 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N16
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~54 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~54_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\prog_sequencer|cache_rdoffset[0]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13]))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [5]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~54 .lut_mask = 16'hF2C2;
defparam \multi_line_cache_set_assoc|q[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~55 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~55_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[5]~54_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29]))) # 
// (!\multi_line_cache_set_assoc|q[5]~54_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[5]~54_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [21]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [29]),
	.datad(\multi_line_cache_set_assoc|q[5]~54_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~55 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~52 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~52_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\prog_sequencer|cache_rdoffset[0]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13]))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [5]),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~52 .lut_mask = 16'hF4A4;
defparam \multi_line_cache_set_assoc|q[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N10
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~53 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~53_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[5]~52_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29])) # 
// (!\multi_line_cache_set_assoc|q[5]~52_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[5]~52_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [29]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [21]),
	.datad(\multi_line_cache_set_assoc|q[5]~52_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~53 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N28
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~56 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~56_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout  & 
// ((\multi_line_cache_set_assoc|q[5]~53_combout ))) # (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|q[5]~55_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|q[5]~55_combout ),
	.datad(\multi_line_cache_set_assoc|q[5]~53_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~56 .lut_mask = 16'hDC98;
defparam \multi_line_cache_set_assoc|q[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N10
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[5]~59 (
// Equation(s):
// \multi_line_cache_set_assoc|q[5]~59_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[5]~56_combout  & ((\multi_line_cache_set_assoc|q[5]~58_combout ))) # (!\multi_line_cache_set_assoc|q[5]~56_combout  & 
// (\multi_line_cache_set_assoc|q[5]~51_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[5]~56_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\multi_line_cache_set_assoc|q[5]~51_combout ),
	.datac(\multi_line_cache_set_assoc|q[5]~58_combout ),
	.datad(\multi_line_cache_set_assoc|q[5]~56_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[5]~59 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N28
cycloneive_lcell_comb \pm_data_or_NOP[5]~3 (
// Equation(s):
// \pm_data_or_NOP[5]~3_combout  = (\multi_line_cache_set_assoc|q[5]~59_combout  & (((!\prog_sequencer|start_hold~2_combout  & !\prog_sequencer|cache_wren~q )) # (!\prog_sequencer|end_hold~combout )))

	.dataa(\prog_sequencer|start_hold~2_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|end_hold~combout ),
	.datad(\multi_line_cache_set_assoc|q[5]~59_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[5]~3 .lut_mask = 16'h1F00;
defparam \pm_data_or_NOP[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N29
dffeas \intr_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[5] .is_wysiwyg = "true";
defparam \intr_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N8
cycloneive_lcell_comb \prog_sequencer|pm_addr[4]~0 (
// Equation(s):
// \prog_sequencer|pm_addr[4]~0_combout  = (!\prog_sequencer|cache_wren~q  & (((\sync_reset~q ) # (!\prog_sequencer|cache_rdline[0]~1_combout )) # (!\intr_decoder|ir [5])))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\intr_decoder|ir [5]),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_rdline[0]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4]~0 .lut_mask = 16'h5155;
defparam \prog_sequencer|pm_addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N2
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~1 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~1_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[0]~0_combout ) # ((\prog_sequencer|Add1~0_combout  & \prog_sequencer|pm_addr[4]~0_combout ))))

	.dataa(\prog_sequencer|Add1~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|cache_rdoffset[0]~0_combout ),
	.datad(\prog_sequencer|pm_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~1 .lut_mask = 16'h3230;
defparam \prog_sequencer|cache_rdoffset[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~0 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~0_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [48]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~0 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N22
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~1 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~1_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[0]~0_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56]))) # 
// (!\multi_line_cache_set_assoc|q[0]~0_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[0]~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [40]),
	.datac(\multi_line_cache_set_assoc|q[0]~0_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [56]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~1 .lut_mask = 16'hF858;
defparam \multi_line_cache_set_assoc|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N2
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~7 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~7_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [48]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~7 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N0
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~8 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~8_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[0]~7_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56])) # 
// (!\multi_line_cache_set_assoc|q[0]~7_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[0]~7_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [56]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [40]),
	.datad(\multi_line_cache_set_assoc|q[0]~7_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~8 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y5_N24
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~4 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~4_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [8]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~4 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N4
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~5 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~5_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[0]~4_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24]))) # 
// (!\multi_line_cache_set_assoc|q[0]~4_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[0]~4_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [16]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [24]),
	.datad(\multi_line_cache_set_assoc|q[0]~4_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~5 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N8
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~2 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~2_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [8]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~2 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~3 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~3_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[0]~2_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24])) # 
// (!\multi_line_cache_set_assoc|q[0]~2_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[0]~2_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [24]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [16]),
	.datad(\multi_line_cache_set_assoc|q[0]~2_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~3 .lut_mask = 16'hBBC0;
defparam \multi_line_cache_set_assoc|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N18
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~6 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~6_combout  = (\prog_sequencer|currentry~combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout ) # ((\multi_line_cache_set_assoc|q[0]~3_combout )))) # (!\prog_sequencer|currentry~combout  & 
// (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\multi_line_cache_set_assoc|q[0]~5_combout )))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|q[0]~5_combout ),
	.datad(\multi_line_cache_set_assoc|q[0]~3_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~6 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N20
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[0]~9 (
// Equation(s):
// \multi_line_cache_set_assoc|q[0]~9_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\multi_line_cache_set_assoc|q[0]~6_combout  & ((\multi_line_cache_set_assoc|q[0]~8_combout ))) # (!\multi_line_cache_set_assoc|q[0]~6_combout  & 
// (\multi_line_cache_set_assoc|q[0]~1_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (((\multi_line_cache_set_assoc|q[0]~6_combout ))))

	.dataa(\multi_line_cache_set_assoc|q[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\multi_line_cache_set_assoc|q[0]~8_combout ),
	.datad(\multi_line_cache_set_assoc|q[0]~6_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[0]~9 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N26
cycloneive_lcell_comb \pm_data_or_NOP[0]~4 (
// Equation(s):
// \pm_data_or_NOP[0]~4_combout  = (\multi_line_cache_set_assoc|q[0]~9_combout  & (((!\prog_sequencer|start_hold~2_combout  & !\prog_sequencer|cache_wren~q )) # (!\prog_sequencer|end_hold~combout )))

	.dataa(\prog_sequencer|start_hold~2_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|end_hold~combout ),
	.datad(\multi_line_cache_set_assoc|q[0]~9_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[0]~4 .lut_mask = 16'h1F00;
defparam \pm_data_or_NOP[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N27
dffeas \intr_decoder|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[0] .is_wysiwyg = "true";
defparam \intr_decoder|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N0
cycloneive_lcell_comb \prog_sequencer|pm_addr[4]~3 (
// Equation(s):
// \prog_sequencer|pm_addr[4]~3_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[4]~1_combout ) # ((\intr_decoder|ir [0] & \prog_sequencer|pm_addr[4]~2_combout ))))

	.dataa(\intr_decoder|ir [0]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|pm_addr[4]~2_combout ),
	.datad(\prog_sequencer|pm_addr[4]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4]~3 .lut_mask = 16'h3320;
defparam \prog_sequencer|pm_addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N4
cycloneive_lcell_comb \prog_sequencer|currentry~0 (
// Equation(s):
// \prog_sequencer|currentry~0_combout  = \prog_sequencer|pm_addr[4]~3_combout  $ (((\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|tagID[1][0][0]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|tagID[0][0][0]~q ))))

	.dataa(\prog_sequencer|pm_addr[4]~3_combout ),
	.datab(\prog_sequencer|tagID[0][0][0]~q ),
	.datac(\prog_sequencer|tagID[1][0][0]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currentry~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currentry~0 .lut_mask = 16'hA599;
defparam \prog_sequencer|currentry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N28
cycloneive_lcell_comb \prog_sequencer|currentry~1 (
// Equation(s):
// \prog_sequencer|currentry~1_combout  = \prog_sequencer|pm_addr[7]~9_combout  $ (((\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|tagID[1][0][3]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|tagID[0][0][3]~q ))))

	.dataa(\prog_sequencer|pm_addr[7]~9_combout ),
	.datab(\prog_sequencer|tagID[0][0][3]~q ),
	.datac(\prog_sequencer|tagID[1][0][3]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currentry~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currentry~1 .lut_mask = 16'hA599;
defparam \prog_sequencer|currentry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N26
cycloneive_lcell_comb \prog_sequencer|currentry~3 (
// Equation(s):
// \prog_sequencer|currentry~3_combout  = \prog_sequencer|pm_addr[6]~7_combout  $ (((\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|tagID[1][0][2]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|tagID[0][0][2]~q ))))

	.dataa(\prog_sequencer|pm_addr[6]~7_combout ),
	.datab(\prog_sequencer|tagID[0][0][2]~q ),
	.datac(\prog_sequencer|tagID[1][0][2]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currentry~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currentry~3 .lut_mask = 16'hA599;
defparam \prog_sequencer|currentry~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N18
cycloneive_lcell_comb \prog_sequencer|currentry~2 (
// Equation(s):
// \prog_sequencer|currentry~2_combout  = \prog_sequencer|pm_addr[5]~5_combout  $ (((\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|tagID[1][0][1]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|tagID[0][0][1]~q ))))

	.dataa(\prog_sequencer|pm_addr[5]~5_combout ),
	.datab(\prog_sequencer|tagID[0][0][1]~q ),
	.datac(\prog_sequencer|tagID[1][0][1]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currentry~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currentry~2 .lut_mask = 16'hA599;
defparam \prog_sequencer|currentry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N2
cycloneive_lcell_comb \prog_sequencer|currentry (
// Equation(s):
// \prog_sequencer|currentry~combout  = LCELL((((!\prog_sequencer|currentry~2_combout ) # (!\prog_sequencer|currentry~3_combout )) # (!\prog_sequencer|currentry~1_combout )) # (!\prog_sequencer|currentry~0_combout ))

	.dataa(\prog_sequencer|currentry~0_combout ),
	.datab(\prog_sequencer|currentry~1_combout ),
	.datac(\prog_sequencer|currentry~3_combout ),
	.datad(\prog_sequencer|currentry~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|currentry~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|currentry .lut_mask = 16'h7FFF;
defparam \prog_sequencer|currentry .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N2
cycloneive_lcell_comb \prog_sequencer|last_used~1 (
// Equation(s):
// \prog_sequencer|last_used~1_combout  = \prog_sequencer|last_used [0] $ (((\prog_sequencer|end_hold~combout ) # (\prog_sequencer|cache_rdline[0]~2_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|end_hold~combout ),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|last_used [0]),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~1 .lut_mask = 16'h03FC;
defparam \prog_sequencer|last_used~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N20
cycloneive_lcell_comb \prog_sequencer|last_used~0 (
// Equation(s):
// \prog_sequencer|last_used~0_combout  = (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|start_hold~2_combout ))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~0 .lut_mask = 16'h0101;
defparam \prog_sequencer|last_used~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N16
cycloneive_lcell_comb \prog_sequencer|last_used~2 (
// Equation(s):
// \prog_sequencer|last_used~2_combout  = (\prog_sequencer|always6~0_combout ) # ((\prog_sequencer|last_used~0_combout  & (\prog_sequencer|currentry~combout )) # (!\prog_sequencer|last_used~0_combout  & ((!\prog_sequencer|last_used~1_combout ))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\prog_sequencer|last_used~1_combout ),
	.datad(\prog_sequencer|last_used~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|last_used~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|last_used~2 .lut_mask = 16'hEEAF;
defparam \prog_sequencer|last_used~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N17
dffeas \prog_sequencer|last_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|last_used~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|last_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|last_used[0] .is_wysiwyg = "true";
defparam \prog_sequencer|last_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N14
cycloneive_lcell_comb \prog_sequencer|valid~0 (
// Equation(s):
// \prog_sequencer|valid~0_combout  = (!\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|end_hold~combout )

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|end_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~0 .lut_mask = 16'h0055;
defparam \prog_sequencer|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N16
cycloneive_lcell_comb \prog_sequencer|valid~1 (
// Equation(s):
// \prog_sequencer|valid~1_combout  = (!\prog_sequencer|always6~0_combout  & ((\prog_sequencer|valid[0][1]~q ) # ((!\prog_sequencer|last_used [0] & \prog_sequencer|valid~0_combout ))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|last_used [0]),
	.datac(\prog_sequencer|valid[0][1]~q ),
	.datad(\prog_sequencer|valid~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~1 .lut_mask = 16'h5150;
defparam \prog_sequencer|valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N17
dffeas \prog_sequencer|valid[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N24
cycloneive_lcell_comb \prog_sequencer|always14~0 (
// Equation(s):
// \prog_sequencer|always14~0_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & !\prog_sequencer|end_hold~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|end_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always14~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always14~0 .lut_mask = 16'h00F0;
defparam \prog_sequencer|always14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N24
cycloneive_lcell_comb \prog_sequencer|valid~2 (
// Equation(s):
// \prog_sequencer|valid~2_combout  = (!\prog_sequencer|always6~0_combout  & ((\prog_sequencer|valid[1][1]~q ) # ((!\prog_sequencer|cache_wrentry~0_combout  & \prog_sequencer|always14~0_combout ))))

	.dataa(\prog_sequencer|cache_wrentry~0_combout ),
	.datab(\prog_sequencer|always6~0_combout ),
	.datac(\prog_sequencer|valid[1][1]~q ),
	.datad(\prog_sequencer|always14~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~2 .lut_mask = 16'h3130;
defparam \prog_sequencer|valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \prog_sequencer|valid[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N18
cycloneive_lcell_comb \prog_sequencer|always0~0 (
// Equation(s):
// \prog_sequencer|always0~0_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|valid[1][1]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|valid[0][1]~q ))

	.dataa(gnd),
	.datab(\prog_sequencer|valid[0][1]~q ),
	.datac(\prog_sequencer|valid[1][1]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~0 .lut_mask = 16'h0F33;
defparam \prog_sequencer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N28
cycloneive_lcell_comb \prog_sequencer|valid~4 (
// Equation(s):
// \prog_sequencer|valid~4_combout  = (!\prog_sequencer|always6~0_combout  & ((\prog_sequencer|valid[0][0]~q ) # ((\prog_sequencer|cache_wrentry~0_combout  & \prog_sequencer|valid~0_combout ))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|cache_wrentry~0_combout ),
	.datac(\prog_sequencer|valid[0][0]~q ),
	.datad(\prog_sequencer|valid~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~4 .lut_mask = 16'h5450;
defparam \prog_sequencer|valid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \prog_sequencer|valid[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N30
cycloneive_lcell_comb \prog_sequencer|valid~3 (
// Equation(s):
// \prog_sequencer|valid~3_combout  = (!\prog_sequencer|always6~0_combout  & ((\prog_sequencer|valid[1][0]~q ) # ((\prog_sequencer|cache_wrentry~0_combout  & \prog_sequencer|always14~0_combout ))))

	.dataa(\prog_sequencer|cache_wrentry~0_combout ),
	.datab(\prog_sequencer|always6~0_combout ),
	.datac(\prog_sequencer|valid[1][0]~q ),
	.datad(\prog_sequencer|always14~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~3 .lut_mask = 16'h3230;
defparam \prog_sequencer|valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N31
dffeas \prog_sequencer|valid[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N14
cycloneive_lcell_comb \prog_sequencer|always0~1 (
// Equation(s):
// \prog_sequencer|always0~1_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((!\prog_sequencer|valid[1][0]~q ))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|valid[0][0]~q ))

	.dataa(gnd),
	.datab(\prog_sequencer|valid[0][0]~q ),
	.datac(\prog_sequencer|valid[1][0]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~1 .lut_mask = 16'h0F33;
defparam \prog_sequencer|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N20
cycloneive_lcell_comb \prog_sequencer|always0~2 (
// Equation(s):
// \prog_sequencer|always0~2_combout  = (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|currentry~combout  & (\prog_sequencer|always0~0_combout )) # (!\prog_sequencer|currentry~combout  & ((\prog_sequencer|always0~1_combout )))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|always0~0_combout ),
	.datac(\prog_sequencer|always0~1_combout ),
	.datad(\prog_sequencer|currentry~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always0~2 .lut_mask = 16'h4450;
defparam \prog_sequencer|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N8
cycloneive_lcell_comb \prog_sequencer|start_hold~2 (
// Equation(s):
// \prog_sequencer|start_hold~2_combout  = (\prog_sequencer|always0~2_combout ) # ((\prog_sequencer|always6~0_combout ) # ((!\prog_sequencer|start_hold~0_combout ) # (!\prog_sequencer|start_hold~1_combout )))

	.dataa(\prog_sequencer|always0~2_combout ),
	.datab(\prog_sequencer|always6~0_combout ),
	.datac(\prog_sequencer|start_hold~1_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~2 .lut_mask = 16'hEFFF;
defparam \prog_sequencer|start_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N26
cycloneive_lcell_comb \prog_sequencer|hold~0 (
// Equation(s):
// \prog_sequencer|hold~0_combout  = (\prog_sequencer|start_hold~2_combout ) # ((\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|cache_wroffset [2]) # (!\prog_sequencer|Add0~0_combout ))))

	.dataa(\prog_sequencer|start_hold~2_combout ),
	.datab(\prog_sequencer|Add0~0_combout ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|cache_wroffset [2]),
	.cin(gnd),
	.combout(\prog_sequencer|hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold~0 .lut_mask = 16'hBAFA;
defparam \prog_sequencer|hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N27
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[1]~0 (
// Equation(s):
// \prog_sequencer|cache_wroffset[1]~0_combout  = (\prog_sequencer|cache_wren~q ) # ((!\prog_sequencer|sync_reset_1~q  & \sync_reset~q ))

	.dataa(gnd),
	.datab(\prog_sequencer|sync_reset_1~q ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1]~0 .lut_mask = 16'hF3F0;
defparam \prog_sequencer|cache_wroffset[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N25
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \prog_sequencer|hold_count~1 (
// Equation(s):
// \prog_sequencer|hold_count~1_combout  = (!\prog_sequencer|always6~0_combout  & (\prog_sequencer|end_hold~combout  & (\prog_sequencer|cache_wroffset [0] $ (\prog_sequencer|cache_wroffset [1]))))

	.dataa(\prog_sequencer|always6~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|end_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~1 .lut_mask = 16'h1400;
defparam \prog_sequencer|hold_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N2
cycloneive_lcell_comb \prog_sequencer|end_hold (
// Equation(s):
// \prog_sequencer|end_hold~combout  = (((!\prog_sequencer|cache_wroffset [0]) # (!\prog_sequencer|cache_wren~q )) # (!\prog_sequencer|cache_wroffset [2])) # (!\prog_sequencer|cache_wroffset [1])

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|end_hold~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|end_hold .lut_mask = 16'h7FFF;
defparam \prog_sequencer|end_hold .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N28
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~70 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~70_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [23]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~70 .lut_mask = 16'hB9A8;
defparam \multi_line_cache_set_assoc|q[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~71 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~71_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[7]~70_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31]))) # 
// (!\multi_line_cache_set_assoc|q[7]~70_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[7]~70_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [15]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [31]),
	.datad(\multi_line_cache_set_assoc|q[7]~70_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~71 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N28
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~77 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~77_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [47]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [39]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~77 .lut_mask = 16'hD9C8;
defparam \multi_line_cache_set_assoc|q[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~78 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~78_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[7]~77_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63])) # 
// (!\multi_line_cache_set_assoc|q[7]~77_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[7]~77_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [63]),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_1|altsyncram_component|auto_generated|q_b [55]),
	.datad(\multi_line_cache_set_assoc|q[7]~77_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~78 .lut_mask = 16'hDDA0;
defparam \multi_line_cache_set_assoc|q[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N0
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~74 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~74_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23]) # ((\prog_sequencer|cache_rdoffset[0]~1_combout )))) # 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((!\prog_sequencer|cache_rdoffset[0]~1_combout  & \multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [23]),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~74 .lut_mask = 16'hADA8;
defparam \multi_line_cache_set_assoc|q[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N30
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~75 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~75_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\multi_line_cache_set_assoc|q[7]~74_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31]))) # 
// (!\multi_line_cache_set_assoc|q[7]~74_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\multi_line_cache_set_assoc|q[7]~74_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [15]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [31]),
	.datad(\multi_line_cache_set_assoc|q[7]~74_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~75 .lut_mask = 16'hF388;
defparam \multi_line_cache_set_assoc|q[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N12
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~72 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~72_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47]))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [39]),
	.datad(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [47]),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~72 .lut_mask = 16'hDC98;
defparam \multi_line_cache_set_assoc|q[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N2
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~73 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~73_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\multi_line_cache_set_assoc|q[7]~72_combout  & (\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63])) # 
// (!\multi_line_cache_set_assoc|q[7]~72_combout  & ((\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\multi_line_cache_set_assoc|q[7]~72_combout ))))

	.dataa(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [63]),
	.datab(\multi_line_cache_set_assoc|cache_ram_inst_0|altsyncram_component|auto_generated|q_b [55]),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\multi_line_cache_set_assoc|q[7]~72_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~73 .lut_mask = 16'hAFC0;
defparam \multi_line_cache_set_assoc|q[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y5_N28
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~76 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~76_combout  = (\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\prog_sequencer|currentry~combout ) # ((\multi_line_cache_set_assoc|q[7]~73_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & 
// (!\prog_sequencer|currentry~combout  & (\multi_line_cache_set_assoc|q[7]~75_combout )))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|currentry~combout ),
	.datac(\multi_line_cache_set_assoc|q[7]~75_combout ),
	.datad(\multi_line_cache_set_assoc|q[7]~73_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~76 .lut_mask = 16'hBA98;
defparam \multi_line_cache_set_assoc|q[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N6
cycloneive_lcell_comb \multi_line_cache_set_assoc|q[7]~79 (
// Equation(s):
// \multi_line_cache_set_assoc|q[7]~79_combout  = (\prog_sequencer|currentry~combout  & ((\multi_line_cache_set_assoc|q[7]~76_combout  & ((\multi_line_cache_set_assoc|q[7]~78_combout ))) # (!\multi_line_cache_set_assoc|q[7]~76_combout  & 
// (\multi_line_cache_set_assoc|q[7]~71_combout )))) # (!\prog_sequencer|currentry~combout  & (((\multi_line_cache_set_assoc|q[7]~76_combout ))))

	.dataa(\prog_sequencer|currentry~combout ),
	.datab(\multi_line_cache_set_assoc|q[7]~71_combout ),
	.datac(\multi_line_cache_set_assoc|q[7]~78_combout ),
	.datad(\multi_line_cache_set_assoc|q[7]~76_combout ),
	.cin(gnd),
	.combout(\multi_line_cache_set_assoc|q[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \multi_line_cache_set_assoc|q[7]~79 .lut_mask = 16'hF588;
defparam \multi_line_cache_set_assoc|q[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y5_N8
cycloneive_lcell_comb \pm_data_or_NOP[7]~0 (
// Equation(s):
// \pm_data_or_NOP[7]~0_combout  = (\multi_line_cache_set_assoc|q[7]~79_combout ) # ((\prog_sequencer|end_hold~combout  & ((\prog_sequencer|cache_wren~q ) # (\prog_sequencer|start_hold~2_combout ))))

	.dataa(\prog_sequencer|end_hold~combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\multi_line_cache_set_assoc|q[7]~79_combout ),
	.cin(gnd),
	.combout(\pm_data_or_NOP[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pm_data_or_NOP[7]~0 .lut_mask = 16'hFFA8;
defparam \pm_data_or_NOP[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y5_N9
dffeas \intr_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pm_data_or_NOP[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intr_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intr_decoder|ir[7] .is_wysiwyg = "true";
defparam \intr_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N16
cycloneive_lcell_comb \intr_decoder|source_sel[3]~4 (
// Equation(s):
// \intr_decoder|source_sel[3]~4_combout  = ((\sync_reset~q ) # ((\intr_decoder|always9~1_combout  & !\intr_decoder|always9~2_combout ))) # (!\intr_decoder|ir [7])

	.dataa(\intr_decoder|ir [7]),
	.datab(\intr_decoder|always9~1_combout ),
	.datac(\intr_decoder|always9~2_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\intr_decoder|source_sel[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|source_sel[3]~4 .lut_mask = 16'hFF5D;
defparam \intr_decoder|source_sel[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N0
cycloneive_lcell_comb \comp_unit|Mux3~3 (
// Equation(s):
// \comp_unit|Mux3~3_combout  = (\intr_decoder|source_sel[1]~2_combout  & (((\intr_decoder|source_sel[0]~1_combout )))) # (!\intr_decoder|source_sel[1]~2_combout  & ((\intr_decoder|source_sel[0]~1_combout  & (\comp_unit|from_CU [4])) # 
// (!\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|from_CU [0])))))

	.dataa(\intr_decoder|source_sel[1]~2_combout ),
	.datab(\comp_unit|from_CU [4]),
	.datac(\comp_unit|from_CU [0]),
	.datad(\intr_decoder|source_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~3 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N24
cycloneive_lcell_comb \comp_unit|Mux3~4 (
// Equation(s):
// \comp_unit|Mux3~4_combout  = (\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|Mux3~3_combout  & ((\comp_unit|y1 [0]))) # (!\comp_unit|Mux3~3_combout  & (\comp_unit|y0 [0])))) # (!\intr_decoder|source_sel[1]~2_combout  & (((\comp_unit|Mux3~3_combout 
// ))))

	.dataa(\intr_decoder|source_sel[1]~2_combout ),
	.datab(\comp_unit|y0 [0]),
	.datac(\comp_unit|y1 [0]),
	.datad(\comp_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~4 .lut_mask = 16'hF588;
defparam \comp_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N16
cycloneive_lcell_comb \comp_unit|Mux3~5 (
// Equation(s):
// \comp_unit|Mux3~5_combout  = (\intr_decoder|source_sel[3]~4_combout  & ((\intr_decoder|ir [0]) # ((\comp_unit|Mux3~2_combout )))) # (!\intr_decoder|source_sel[3]~4_combout  & (((!\comp_unit|Mux3~2_combout  & \comp_unit|Mux3~4_combout ))))

	.dataa(\intr_decoder|source_sel[3]~4_combout ),
	.datab(\intr_decoder|ir [0]),
	.datac(\comp_unit|Mux3~2_combout ),
	.datad(\comp_unit|Mux3~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~5 .lut_mask = 16'hADA8;
defparam \comp_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N28
cycloneive_lcell_comb \comp_unit|Mux3~0 (
// Equation(s):
// \comp_unit|Mux3~0_combout  = (\intr_decoder|source_sel[1]~2_combout  & ((\comp_unit|i [0]) # ((\intr_decoder|source_sel[0]~1_combout )))) # (!\intr_decoder|source_sel[1]~2_combout  & (((\comp_unit|r [0] & !\intr_decoder|source_sel[0]~1_combout ))))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|r [0]),
	.datac(\intr_decoder|source_sel[1]~2_combout ),
	.datad(\intr_decoder|source_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~0 .lut_mask = 16'hF0AC;
defparam \comp_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N2
cycloneive_lcell_comb \comp_unit|Mux3~1 (
// Equation(s):
// \comp_unit|Mux3~1_combout  = (\intr_decoder|source_sel[0]~1_combout  & ((\comp_unit|Mux3~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|Mux3~0_combout  & (\comp_unit|m [0])))) # 
// (!\intr_decoder|source_sel[0]~1_combout  & (\comp_unit|Mux3~0_combout ))

	.dataa(\intr_decoder|source_sel[0]~1_combout ),
	.datab(\comp_unit|Mux3~0_combout ),
	.datac(\comp_unit|m [0]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~1 .lut_mask = 16'hEC64;
defparam \comp_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N14
cycloneive_lcell_comb \comp_unit|Mux3~6 (
// Equation(s):
// \comp_unit|Mux3~6_combout  = (\comp_unit|Mux3~5_combout  & ((\i_pins[0]~input_o ) # ((!\comp_unit|Mux3~2_combout )))) # (!\comp_unit|Mux3~5_combout  & (((\comp_unit|Mux3~2_combout  & \comp_unit|Mux3~1_combout ))))

	.dataa(\i_pins[0]~input_o ),
	.datab(\comp_unit|Mux3~5_combout ),
	.datac(\comp_unit|Mux3~2_combout ),
	.datad(\comp_unit|Mux3~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~6 .lut_mask = 16'hBC8C;
defparam \comp_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N10
cycloneive_lcell_comb \comp_unit|Mux3~7 (
// Equation(s):
// \comp_unit|Mux3~7_combout  = (!\sync_reset~q  & \comp_unit|Mux3~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~7 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N16
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N6
cycloneive_lcell_comb \intr_decoder|reg_en[8]~0 (
// Equation(s):
// \intr_decoder|reg_en[8]~0_combout  = (\intr_decoder|ir [6] & (!\intr_decoder|ir [5] & ((!\intr_decoder|ir [7])))) # (!\intr_decoder|ir [6] & (\intr_decoder|ir [5] & (!\intr_decoder|ir [3] & \intr_decoder|ir [7])))

	.dataa(\intr_decoder|ir [6]),
	.datab(\intr_decoder|ir [5]),
	.datac(\intr_decoder|ir [3]),
	.datad(\intr_decoder|ir [7]),
	.cin(gnd),
	.combout(\intr_decoder|reg_en[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|reg_en[8]~0 .lut_mask = 16'h0422;
defparam \intr_decoder|reg_en[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N4
cycloneive_lcell_comb \intr_decoder|reg_en[8]~1 (
// Equation(s):
// \intr_decoder|reg_en[8]~1_combout  = (\sync_reset~q ) # ((!\intr_decoder|ir [4] & \intr_decoder|reg_en[8]~0_combout ))

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\intr_decoder|ir [4]),
	.datad(\intr_decoder|reg_en[8]~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|reg_en[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|reg_en[8]~1 .lut_mask = 16'hCFCC;
defparam \intr_decoder|reg_en[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N17
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|reg_en[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N30
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|reg_en[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N12
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|reg_en[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N26
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N27
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intr_decoder|reg_en[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \intr_decoder|Equal0~1 (
// Equation(s):
// \intr_decoder|Equal0~1_combout  = (!\intr_decoder|ir [0] & (!\intr_decoder|ir [1] & (!\intr_decoder|ir [2] & \intr_decoder|Equal0~0_combout )))

	.dataa(\intr_decoder|ir [0]),
	.datab(\intr_decoder|ir [1]),
	.datac(\intr_decoder|ir [2]),
	.datad(\intr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal0~1 .lut_mask = 16'h0100;
defparam \intr_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \intr_decoder|Equal0~2 (
// Equation(s):
// \intr_decoder|Equal0~2_combout  = (!\intr_decoder|ir [4] & \intr_decoder|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\intr_decoder|ir [4]),
	.datad(\intr_decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\intr_decoder|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal0~2 .lut_mask = 16'h0F00;
defparam \intr_decoder|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N20
cycloneive_lcell_comb \intr_decoder|Equal1~1 (
// Equation(s):
// \intr_decoder|Equal1~1_combout  = (!\intr_decoder|ir [4] & (\intr_decoder|Equal0~0_combout  & \intr_decoder|Equal1~0_combout ))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|Equal0~0_combout ),
	.datac(gnd),
	.datad(\intr_decoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal1~1 .lut_mask = 16'h4400;
defparam \intr_decoder|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \intr_decoder|Equal2~0 (
// Equation(s):
// \intr_decoder|Equal2~0_combout  = (\intr_decoder|ir [4] & \intr_decoder|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\intr_decoder|ir [4]),
	.datad(\intr_decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\intr_decoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal2~0 .lut_mask = 16'hF000;
defparam \intr_decoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N0
cycloneive_lcell_comb \intr_decoder|Equal3~0 (
// Equation(s):
// \intr_decoder|Equal3~0_combout  = (\intr_decoder|ir [4] & (\intr_decoder|Equal0~0_combout  & \intr_decoder|Equal1~0_combout ))

	.dataa(\intr_decoder|ir [4]),
	.datab(\intr_decoder|Equal0~0_combout ),
	.datac(gnd),
	.datad(\intr_decoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\intr_decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \intr_decoder|Equal3~0 .lut_mask = 16'h8800;
defparam \intr_decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y1_N20
cycloneive_lcell_comb \prog_sequencer|hold_out~0 (
// Equation(s):
// \prog_sequencer|hold_out~0_combout  = ((!\prog_sequencer|start_hold~2_combout  & !\prog_sequencer|cache_wren~q )) # (!\prog_sequencer|end_hold~combout )

	.dataa(\prog_sequencer|end_hold~combout ),
	.datab(gnd),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out~0 .lut_mask = 16'h555F;
defparam \prog_sequencer|hold_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign register_enables[0] = \register_enables[0]~output_o ;

assign register_enables[1] = \register_enables[1]~output_o ;

assign register_enables[2] = \register_enables[2]~output_o ;

assign register_enables[3] = \register_enables[3]~output_o ;

assign register_enables[4] = \register_enables[4]~output_o ;

assign register_enables[5] = \register_enables[5]~output_o ;

assign register_enables[6] = \register_enables[6]~output_o ;

assign register_enables[7] = \register_enables[7]~output_o ;

assign register_enables[8] = \register_enables[8]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign hold_out = \hold_out~output_o ;

assign hold = \hold~output_o ;

assign start_hold = \start_hold~output_o ;

assign end_hold = \end_hold~output_o ;

assign hold_count[0] = \hold_count[0]~output_o ;

assign hold_count[1] = \hold_count[1]~output_o ;

assign hold_count[2] = \hold_count[2]~output_o ;

assign cache_q[0] = \cache_q[0]~output_o ;

assign cache_q[1] = \cache_q[1]~output_o ;

assign cache_q[2] = \cache_q[2]~output_o ;

assign cache_q[3] = \cache_q[3]~output_o ;

assign cache_q[4] = \cache_q[4]~output_o ;

assign cache_q[5] = \cache_q[5]~output_o ;

assign cache_q[6] = \cache_q[6]~output_o ;

assign cache_q[7] = \cache_q[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
