<profile>

<section name = "Vitis HLS Report for 'systolic_array'" level="0">
<item name = "Date">Mon Mar  8 16:16:33 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">systolic_array</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">41, 41, 0.410 us, 0.410 us, 42, 42, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pe_array_fu_208">pe_array, 11, 11, 0.110 us, 0.110 us, 6, 6, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_131_1">3, 3, 1, 1, 1, 3, yes</column>
<column name="- VITIS_LOOP_140_3">3, 3, 1, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, -, 4118, 5632, -</column>
<column name="Memory">0, -, 192, 6, -</column>
<column name="Multiplexer">-, -, -, 355, -</column>
<column name="Register">-, -, 96, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="a_ddr_m_axi_U">a_ddr_m_axi, 2, 0, 512, 580, 0</column>
<column name="b_ddr_m_axi_U">b_ddr_m_axi, 2, 0, 512, 580, 0</column>
<column name="c_ddr_m_axi_U">c_ddr_m_axi, 2, 0, 512, 580, 0</column>
<column name="grp_pe_array_fu_208">pe_array, 0, 0, 2582, 3892, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_0_U">A_0, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="A_1_U">A_0, 0, 64, 2, 0, 3, 32, 1, 96</column>
<column name="A_2_U">A_0, 0, 64, 2, 0, 3, 32, 1, 96</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln131_fu_222_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln140_fu_245_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln131_fu_228_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln140_fu_251_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_sync_grp_pe_array_fu_208_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_pe_array_fu_208_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_0_address0">20, 4, 2, 8</column>
<column name="A_0_ce0">14, 3, 1, 3</column>
<column name="A_0_d0">14, 3, 32, 96</column>
<column name="A_1_address0">20, 4, 2, 8</column>
<column name="A_1_ce0">14, 3, 1, 3</column>
<column name="A_1_d0">14, 3, 32, 96</column>
<column name="A_2_address0">20, 4, 2, 8</column>
<column name="A_2_ce0">14, 3, 1, 3</column>
<column name="A_2_d0">14, 3, 32, 96</column>
<column name="a_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="a_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="ak_reg_186">9, 2, 2, 4</column>
<column name="ap_NS_fsm">130, 26, 1, 26</column>
<column name="b_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="b_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="bk_reg_197">9, 2, 2, 4</column>
<column name="c_ddr_blk_n_AW">9, 2, 1, 2</column>
<column name="c_ddr_blk_n_B">9, 2, 1, 2</column>
<column name="c_ddr_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ak_reg_186">2, 0, 2, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_sync_reg_grp_pe_array_fu_208_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_pe_array_fu_208_ap_ready">1, 0, 1, 0</column>
<column name="bk_reg_197">2, 0, 2, 0</column>
<column name="empty_18_reg_279">32, 0, 32, 0</column>
<column name="empty_reg_264">32, 0, 32, 0</column>
<column name="grp_pe_array_fu_208_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="m_axi_a_ddr_AWVALID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWREADY">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWADDR">out, 64, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWLEN">out, 8, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWSIZE">out, 3, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWBURST">out, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWLOCK">out, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWCACHE">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWPROT">out, 3, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWQOS">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWREGION">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_AWUSER">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WVALID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WREADY">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WDATA">out, 32, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WSTRB">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WLAST">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_WUSER">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARVALID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARREADY">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARADDR">out, 64, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARID">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARLEN">out, 8, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARSIZE">out, 3, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARBURST">out, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARLOCK">out, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARCACHE">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARPROT">out, 3, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARQOS">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARREGION">out, 4, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_ARUSER">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RVALID">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RREADY">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RDATA">in, 32, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RLAST">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RID">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RUSER">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_RRESP">in, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_BVALID">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_BREADY">out, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_BRESP">in, 2, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_BID">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_a_ddr_BUSER">in, 1, m_axi, a_ddr, pointer</column>
<column name="m_axi_b_ddr_AWVALID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWREADY">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWADDR">out, 64, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWLEN">out, 8, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWSIZE">out, 3, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWBURST">out, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWLOCK">out, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWCACHE">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWPROT">out, 3, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWQOS">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWREGION">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_AWUSER">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WVALID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WREADY">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WDATA">out, 32, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WSTRB">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WLAST">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_WUSER">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARVALID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARREADY">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARADDR">out, 64, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARID">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARLEN">out, 8, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARSIZE">out, 3, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARBURST">out, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARLOCK">out, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARCACHE">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARPROT">out, 3, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARQOS">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARREGION">out, 4, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_ARUSER">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RVALID">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RREADY">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RDATA">in, 32, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RLAST">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RID">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RUSER">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_RRESP">in, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_BVALID">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_BREADY">out, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_BRESP">in, 2, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_BID">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_b_ddr_BUSER">in, 1, m_axi, b_ddr, pointer</column>
<column name="m_axi_c_ddr_AWVALID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWREADY">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWADDR">out, 64, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWLEN">out, 8, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWSIZE">out, 3, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWBURST">out, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWLOCK">out, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWCACHE">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWPROT">out, 3, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWQOS">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWREGION">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_AWUSER">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WVALID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WREADY">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WDATA">out, 32, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WSTRB">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WLAST">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_WUSER">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARVALID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARREADY">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARADDR">out, 64, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARID">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARLEN">out, 8, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARSIZE">out, 3, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARBURST">out, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARLOCK">out, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARCACHE">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARPROT">out, 3, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARQOS">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARREGION">out, 4, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_ARUSER">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RVALID">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RREADY">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RDATA">in, 32, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RLAST">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RID">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RUSER">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_RRESP">in, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_BVALID">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_BREADY">out, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_BRESP">in, 2, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_BID">in, 1, m_axi, c_ddr, pointer</column>
<column name="m_axi_c_ddr_BUSER">in, 1, m_axi, c_ddr, pointer</column>
</table>
</item>
</section>
</profile>
