============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:08:18 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                             Library 
   Gate    Instances   Area       Library     Domain 
-----------------------------------------------------
ADDHX1             1    3.762    slow_vdd1v0   worst 
AND2X1             1    1.368    slow_vdd1v0   worst 
CLKAND2X2          1    2.052    slow_vdd1v0   worst 
CLKXOR2X1          5   13.680    slow_vdd1v0   worst 
DFFRHQX1           1    6.156    slow_vdd1v0   worst 
DFFRHQX8           8   90.288    slow_vdd1v0   worst 
DFFRX2             1    7.524    slow_vdd1v0   worst 
DFFSRX1            1   11.286    slow_vdd1v0   worst 
INVX2              1    1.026    slow_vdd1v0   worst 
INVXL              1    0.684    slow_vdd1v0   worst 
MX2X1              1    2.394    slow_vdd1v0   worst 
NAND2X1            3    3.078    slow_vdd1v0   worst 
NAND2X2            1    1.710    slow_vdd1v0   worst 
NOR2X2             1    1.710    slow_vdd1v0   worst 
OAI2BB1X1          2    3.420    slow_vdd1v0   worst 
OR2X1              3    4.104    slow_vdd1v0   worst 
XNOR2X1            7   16.758    slow_vdd1v0   worst 
-----------------------------------------------------
total             39  171.000                


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            11 115.254   67.4 
inverter               2   1.710    1.0 
logic                 26  54.036   31.6 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 39 171.000  100.0 

