
stepdir_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b24  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005c38  08005c38  00015c38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cf8  08005cf8  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08005cf8  08005cf8  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005cf8  08005cf8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cf8  08005cf8  00015cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cfc  08005cfc  00015cfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08005d00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000088  08005d88  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08005d88  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011390  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002341  00000000  00000000  00031441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00033788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  000347c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018824  00000000  00000000  00035748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001274c  00000000  00000000  0004df6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091769  00000000  00000000  000606b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1e21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b7c  00000000  00000000  000f1e74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c1c 	.word	0x08005c1c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08005c1c 	.word	0x08005c1c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <delay>:

/****************** define the timer handler below  **************/
#define timer htim4

extern TIM_HandleTypeDef timer;
void delay(uint16_t us) {
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 80010ba:	4b08      	ldr	r3, [pc, #32]	; (80010dc <delay+0x2c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us)
 80010c2:	bf00      	nop
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <delay+0x2c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ca:	88fb      	ldrh	r3, [r7, #6]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d3f9      	bcc.n	80010c4 <delay+0x14>
		;
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	200001b8 	.word	0x200001b8

080010e0 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd(char data, int rs) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs); // rs = 1 for data, rs=0 for command
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	461a      	mov	r2, r3
 80010f2:	2102      	movs	r1, #2
 80010f4:	4820      	ldr	r0, [pc, #128]	; (8001178 <send_to_lcd+0x98>)
 80010f6:	f002 f898 	bl	800322a <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data >> 3) & 0x01));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	461a      	mov	r2, r3
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	481b      	ldr	r0, [pc, #108]	; (8001178 <send_to_lcd+0x98>)
 800110c:	f002 f88d 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data >> 2) & 0x01));
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	b2db      	uxtb	r3, r3
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	b2db      	uxtb	r3, r3
 800111c:	461a      	mov	r2, r3
 800111e:	2140      	movs	r1, #64	; 0x40
 8001120:	4815      	ldr	r0, [pc, #84]	; (8001178 <send_to_lcd+0x98>)
 8001122:	f002 f882 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data >> 1) & 0x01));
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	085b      	lsrs	r3, r3, #1
 800112a:	b2db      	uxtb	r3, r3
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	b2db      	uxtb	r3, r3
 8001132:	461a      	mov	r2, r3
 8001134:	2120      	movs	r1, #32
 8001136:	4810      	ldr	r0, [pc, #64]	; (8001178 <send_to_lcd+0x98>)
 8001138:	f002 f877 	bl	800322a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data >> 0) & 0x01));
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	b2db      	uxtb	r3, r3
 8001144:	461a      	mov	r2, r3
 8001146:	2110      	movs	r1, #16
 8001148:	480b      	ldr	r0, [pc, #44]	; (8001178 <send_to_lcd+0x98>)
 800114a:	f002 f86e 	bl	800322a <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 800114e:	2201      	movs	r2, #1
 8001150:	2108      	movs	r1, #8
 8001152:	4809      	ldr	r0, [pc, #36]	; (8001178 <send_to_lcd+0x98>)
 8001154:	f002 f869 	bl	800322a <HAL_GPIO_WritePin>
	delay(10);
 8001158:	200a      	movs	r0, #10
 800115a:	f7ff ffa9 	bl	80010b0 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2108      	movs	r1, #8
 8001162:	4805      	ldr	r0, [pc, #20]	; (8001178 <send_to_lcd+0x98>)
 8001164:	f002 f861 	bl	800322a <HAL_GPIO_WritePin>
	delay(10);
 8001168:	200a      	movs	r0, #10
 800116a:	f7ff ffa1 	bl	80010b0 <delay>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40010800 	.word	0x40010800

0800117c <lcd_send_cmd>:

void lcd_send_cmd(char cmd) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send upper nibble first */
	datatosend = ((cmd >> 4) & 0x0f);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	091b      	lsrs	r3, r3, #4
 800118a:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);  // RS must be 0 while sending command
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ffa5 	bl	80010e0 <send_to_lcd>

	/* send Lower Nibble */
	datatosend = ((cmd) & 0x0f);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff9c 	bl	80010e0 <send_to_lcd>

}
 80011a8:	bf00      	nop
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <lcd_send_data>:

void lcd_send_data(char data) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data >> 4) & 0x0f);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	091b      	lsrs	r3, r3, #4
 80011be:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2101      	movs	r1, #1
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff8b 	bl	80010e0 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data) & 0x0f);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f003 030f 	and.w	r3, r3, #15
 80011d0:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	2101      	movs	r1, #1
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ff82 	bl	80010e0 <send_to_lcd>

}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <lcd_clear>:

void lcd_clear(void) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff ffc7 	bl	800117c <lcd_send_cmd>
	HAL_Delay(2);
 80011ee:	2002      	movs	r0, #2
 80011f0:	f001 fb3c 	bl	800286c <HAL_Delay>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	switch (row) {
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <lcd_put_cur+0x18>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d005      	beq.n	800121a <lcd_put_cur+0x22>
 800120e:	e009      	b.n	8001224 <lcd_put_cur+0x2c>
	case 0:
		col |= 0x80;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001216:	603b      	str	r3, [r7, #0]
		break;
 8001218:	e004      	b.n	8001224 <lcd_put_cur+0x2c>
	case 1:
		col |= 0xC0;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001220:	603b      	str	r3, [r7, #0]
		break;
 8001222:	bf00      	nop
	}

	lcd_send_cmd(col);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff ffa7 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 800122e:	200a      	movs	r0, #10
 8001230:	f001 fb1c 	bl	800286c <HAL_Delay>
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <lcd_init>:

void lcd_init(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	HAL_Delay(100);  // wait for >40ms
 8001240:	2064      	movs	r0, #100	; 0x64
 8001242:	f001 fb13 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x30);
 8001246:	2030      	movs	r0, #48	; 0x30
 8001248:	f7ff ff98 	bl	800117c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800124c:	2005      	movs	r0, #5
 800124e:	f001 fb0d 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x30);
 8001252:	2030      	movs	r0, #48	; 0x30
 8001254:	f7ff ff92 	bl	800117c <lcd_send_cmd>
	HAL_Delay(2);  // wait for >100us
 8001258:	2002      	movs	r0, #2
 800125a:	f001 fb07 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x30);
 800125e:	2030      	movs	r0, #48	; 0x30
 8001260:	f7ff ff8c 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 8001264:	200a      	movs	r0, #10
 8001266:	f001 fb01 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x20);  // 4bit mode
 800126a:	2020      	movs	r0, #32
 800126c:	f7ff ff86 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001270:	2064      	movs	r0, #100	; 0x64
 8001272:	f001 fafb 	bl	800286c <HAL_Delay>

	// dislay initialisation
	lcd_send_cmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001276:	2028      	movs	r0, #40	; 0x28
 8001278:	f7ff ff80 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 800127c:	2064      	movs	r0, #100	; 0x64
 800127e:	f001 faf5 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001282:	2008      	movs	r0, #8
 8001284:	f7ff ff7a 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001288:	2064      	movs	r0, #100	; 0x64
 800128a:	f001 faef 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ff74 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001294:	2064      	movs	r0, #100	; 0x64
 8001296:	f001 fae9 	bl	800286c <HAL_Delay>
	HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	; 0x64
 800129c:	f001 fae6 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80012a0:	2006      	movs	r0, #6
 80012a2:	f7ff ff6b 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 80012a6:	2064      	movs	r0, #100	; 0x64
 80012a8:	f001 fae0 	bl	800286c <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80012ac:	200c      	movs	r0, #12
 80012ae:	f7ff ff65 	bl	800117c <lcd_send_cmd>

}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <lcd_send_string>:

void lcd_send_string(char *str) {
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
	while (*str) {
 80012be:	e009      	b.n	80012d4 <lcd_send_string+0x1e>
		lcd_send_data(*str++);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff71 	bl	80011b0 <lcd_send_data>
		delay(50);
 80012ce:	2032      	movs	r0, #50	; 0x32
 80012d0:	f7ff feee 	bl	80010b0 <delay>
	while (*str) {
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f1      	bne.n	80012c0 <lcd_send_string+0xa>
	}
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_GPIO_EXTI_Callback>:
volatile uint8_t KN = 0;
volatile uint8_t flag_usk = 1;

volatile uint8_t flag_test = 0;
volatile uint8_t FLAG_CHANGE_DIR = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //. 
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == KN2_Pin) { //    
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012f8:	d10c      	bne.n	8001314 <HAL_GPIO_EXTI_Callback+0x2c>
		NVIC->ICER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <HAL_GPIO_EXTI_Callback+0x58>)
 80012fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		time1 = HAL_GetTick();
 8001304:	f001 faa8 	bl	8002858 <HAL_GetTick>
 8001308:	4603      	mov	r3, r0
 800130a:	4a0e      	ldr	r2, [pc, #56]	; (8001344 <HAL_GPIO_EXTI_Callback+0x5c>)
 800130c:	6013      	str	r3, [r2, #0]
		flag2 = 1;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_GPIO_EXTI_Callback+0x60>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == KN1_Pin) {
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800131a:	d10c      	bne.n	8001336 <HAL_GPIO_EXTI_Callback+0x4e>
		NVIC->ICER[1] = (1 << (EXTI15_10_IRQn & 0x1F)); //  
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_GPIO_EXTI_Callback+0x58>)
 800131e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		time11 = HAL_GetTick();
 8001326:	f001 fa97 	bl	8002858 <HAL_GetTick>
 800132a:	4603      	mov	r3, r0
 800132c:	4a07      	ldr	r2, [pc, #28]	; (800134c <HAL_GPIO_EXTI_Callback+0x64>)
 800132e:	6013      	str	r3, [r2, #0]
		flag1 = 1;
 8001330:	4b07      	ldr	r3, [pc, #28]	; (8001350 <HAL_GPIO_EXTI_Callback+0x68>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]

	}
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	e000e100 	.word	0xe000e100
 8001344:	20000008 	.word	0x20000008
 8001348:	20000005 	.word	0x20000005
 800134c:	2000000c 	.word	0x2000000c
 8001350:	20000004 	.word	0x20000004

08001354 <ext>:


void ext() { //   
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	if (flag1 && HAL_GetTick() - time11 > 400
 8001358:	4b3d      	ldr	r3, [pc, #244]	; (8001450 <ext+0xfc>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	d048      	beq.n	80013f4 <ext+0xa0>
 8001362:	f001 fa79 	bl	8002858 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	4b3a      	ldr	r3, [pc, #232]	; (8001454 <ext+0x100>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001372:	d93f      	bls.n	80013f4 <ext+0xa0>
			&& HAL_GPIO_ReadPin(GPIOB, KN1_Pin) == 0) { //.    
 8001374:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001378:	4837      	ldr	r0, [pc, #220]	; (8001458 <ext+0x104>)
 800137a:	f001 ff3f 	bl	80031fc <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d137      	bne.n	80013f4 <ext+0xa0>
		Position_Cur++;
 8001384:	4b35      	ldr	r3, [pc, #212]	; (800145c <ext+0x108>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	3301      	adds	r3, #1
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4b33      	ldr	r3, [pc, #204]	; (800145c <ext+0x108>)
 8001390:	701a      	strb	r2, [r3, #0]
		Position_Cur = Position_Cur % 2;
 8001392:	4b32      	ldr	r3, [pc, #200]	; (800145c <ext+0x108>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b2f      	ldr	r3, [pc, #188]	; (800145c <ext+0x108>)
 80013a0:	701a      	strb	r2, [r3, #0]
		flag1 = 0;
 80013a2:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <ext+0xfc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]

		if (Position_Cur == 1) {
 80013a8:	4b2c      	ldr	r3, [pc, #176]	; (800145c <ext+0x108>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d10e      	bne.n	80013d0 <ext+0x7c>
			lcd_put_cur(0, 7);
 80013b2:	2107      	movs	r1, #7
 80013b4:	2000      	movs	r0, #0
 80013b6:	f7ff ff1f 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("  ");
 80013ba:	4829      	ldr	r0, [pc, #164]	; (8001460 <ext+0x10c>)
 80013bc:	f7ff ff7b 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(1, 7);
 80013c0:	2107      	movs	r1, #7
 80013c2:	2001      	movs	r0, #1
 80013c4:	f7ff ff18 	bl	80011f8 <lcd_put_cur>
			lcd_send_string(" _");
 80013c8:	4826      	ldr	r0, [pc, #152]	; (8001464 <ext+0x110>)
 80013ca:	f7ff ff74 	bl	80012b6 <lcd_send_string>
 80013ce:	e00d      	b.n	80013ec <ext+0x98>
		} else {
			lcd_put_cur(1, 7);
 80013d0:	2107      	movs	r1, #7
 80013d2:	2001      	movs	r0, #1
 80013d4:	f7ff ff10 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("  ");
 80013d8:	4821      	ldr	r0, [pc, #132]	; (8001460 <ext+0x10c>)
 80013da:	f7ff ff6c 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(0, 7);
 80013de:	2107      	movs	r1, #7
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff ff09 	bl	80011f8 <lcd_put_cur>
			lcd_send_string(" _");
 80013e6:	481f      	ldr	r0, [pc, #124]	; (8001464 <ext+0x110>)
 80013e8:	f7ff ff65 	bl	80012b6 <lcd_send_string>
		}
		NVIC->ISER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 80013ec:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <ext+0x114>)
 80013ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013f2:	605a      	str	r2, [r3, #4]

	}
	if (flag2 && HAL_GetTick() - time1 > 400 // .    
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <ext+0x118>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d026      	beq.n	800144c <ext+0xf8>
 80013fe:	f001 fa2b 	bl	8002858 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <ext+0x11c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800140e:	d91d      	bls.n	800144c <ext+0xf8>
	&& HAL_GPIO_ReadPin(GPIOB, KN2_Pin) == 0) {
 8001410:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001414:	4810      	ldr	r0, [pc, #64]	; (8001458 <ext+0x104>)
 8001416:	f001 fef1 	bl	80031fc <HAL_GPIO_ReadPin>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d115      	bne.n	800144c <ext+0xf8>
		STOP_MOTOR++;
 8001420:	4b14      	ldr	r3, [pc, #80]	; (8001474 <ext+0x120>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	3301      	adds	r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b12      	ldr	r3, [pc, #72]	; (8001474 <ext+0x120>)
 800142c:	701a      	strb	r2, [r3, #0]
		STOP_MOTOR = STOP_MOTOR % 2;
 800142e:	4b11      	ldr	r3, [pc, #68]	; (8001474 <ext+0x120>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	b2db      	uxtb	r3, r3
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <ext+0x120>)
 800143c:	701a      	strb	r2, [r3, #0]
		flag2 = 0;
 800143e:	4b0b      	ldr	r3, [pc, #44]	; (800146c <ext+0x118>)
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
		NVIC->ISER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <ext+0x114>)
 8001446:	f44f 7280 	mov.w	r2, #256	; 0x100
 800144a:	605a      	str	r2, [r3, #4]
	}
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000004 	.word	0x20000004
 8001454:	2000000c 	.word	0x2000000c
 8001458:	40010c00 	.word	0x40010c00
 800145c:	20000248 	.word	0x20000248
 8001460:	08005c38 	.word	0x08005c38
 8001464:	08005c3c 	.word	0x08005c3c
 8001468:	e000e100 	.word	0xe000e100
 800146c:	20000005 	.word	0x20000005
 8001470:	20000008 	.word	0x20000008
 8001474:	20000249 	.word	0x20000249

08001478 <MENU_SET.0>:
	HAL_Delay(100);
	HAL_GPIO_EXTI_Callback(KN1_Pin);
// ==============================================================================
	uint32_t enc_previous = 0;
	uint32_t time_of_delay = 0;
	void MENU_SET(uint8_t enc_pos, uint32_t Delay) {
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	73fb      	strb	r3, [r7, #15]
 8001484:	4664      	mov	r4, ip
 8001486:	f8c7 c004 	str.w	ip, [r7, #4]

		if (enc_pos != enc_previous && HAL_GetTick() - time_of_delay >= Delay) {
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	68a2      	ldr	r2, [r4, #8]
 800148e:	429a      	cmp	r2, r3
 8001490:	f000 80af 	beq.w	80015f2 <MENU_SET.0+0x17a>
 8001494:	f001 f9e0 	bl	8002858 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	6863      	ldr	r3, [r4, #4]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	f200 80a6 	bhi.w	80015f2 <MENU_SET.0+0x17a>
			switch (Position_Cur) {
 80014a6:	4b55      	ldr	r3, [pc, #340]	; (80015fc <MENU_SET.0+0x184>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d002      	beq.n	80014b6 <MENU_SET.0+0x3e>
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d027      	beq.n	8001504 <MENU_SET.0+0x8c>
 80014b4:	e065      	b.n	8001582 <MENU_SET.0+0x10a>
			case 0:
				if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 80014b6:	4b52      	ldr	r3, [pc, #328]	; (8001600 <MENU_SET.0+0x188>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0310 	and.w	r3, r3, #16
 80014c0:	2b10      	cmp	r3, #16
 80014c2:	d10f      	bne.n	80014e4 <MENU_SET.0+0x6c>
					if (DIR != 1 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
 80014c4:	4b4f      	ldr	r3, [pc, #316]	; (8001604 <MENU_SET.0+0x18c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d007      	beq.n	80014dc <MENU_SET.0+0x64>
 80014cc:	4b4e      	ldr	r3, [pc, #312]	; (8001608 <MENU_SET.0+0x190>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d102      	bne.n	80014dc <MENU_SET.0+0x64>
 80014d6:	4b4d      	ldr	r3, [pc, #308]	; (800160c <MENU_SET.0+0x194>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
					DIR = 1;
 80014dc:	4b49      	ldr	r3, [pc, #292]	; (8001604 <MENU_SET.0+0x18c>)
 80014de:	2201      	movs	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]
				} else {
					if (DIR != 0 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
					DIR = 0;
				}

				break;
 80014e2:	e04e      	b.n	8001582 <MENU_SET.0+0x10a>
					if (DIR != 0 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
 80014e4:	4b47      	ldr	r3, [pc, #284]	; (8001604 <MENU_SET.0+0x18c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <MENU_SET.0+0x84>
 80014ec:	4b46      	ldr	r3, [pc, #280]	; (8001608 <MENU_SET.0+0x190>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d102      	bne.n	80014fc <MENU_SET.0+0x84>
 80014f6:	4b45      	ldr	r3, [pc, #276]	; (800160c <MENU_SET.0+0x194>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
					DIR = 0;
 80014fc:	4b41      	ldr	r3, [pc, #260]	; (8001604 <MENU_SET.0+0x18c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
				break;
 8001502:	e03e      	b.n	8001582 <MENU_SET.0+0x10a>

			case 1:
				if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 8001504:	4b3e      	ldr	r3, [pc, #248]	; (8001600 <MENU_SET.0+0x188>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0310 	and.w	r3, r3, #16
 800150e:	2b10      	cmp	r3, #16
 8001510:	d120      	bne.n	8001554 <MENU_SET.0+0xdc>
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_RESET) {
 8001512:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001516:	483e      	ldr	r0, [pc, #248]	; (8001610 <MENU_SET.0+0x198>)
 8001518:	f001 fe70 	bl	80031fc <HAL_GPIO_ReadPin>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d107      	bne.n	8001532 <MENU_SET.0+0xba>
						SPEED_RPM = SPEED_RPM - 10;
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	3b0a      	subs	r3, #10
 8001526:	6023      	str	r3, [r4, #0]
						if (SPEED_RPM <= 0) {
 8001528:	6823      	ldr	r3, [r4, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	dc01      	bgt.n	8001532 <MENU_SET.0+0xba>
							SPEED_RPM = 1;
 800152e:	2301      	movs	r3, #1
 8001530:	6023      	str	r3, [r4, #0]
						}

					}
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
 8001532:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001536:	4836      	ldr	r0, [pc, #216]	; (8001610 <MENU_SET.0+0x198>)
 8001538:	f001 fe60 	bl	80031fc <HAL_GPIO_ReadPin>
 800153c:	4603      	mov	r3, r0
 800153e:	2b01      	cmp	r3, #1
 8001540:	d11e      	bne.n	8001580 <MENU_SET.0+0x108>
						SPEED_RPM = SPEED_RPM - 1;
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	3b01      	subs	r3, #1
 8001546:	6023      	str	r3, [r4, #0]
						if (SPEED_RPM <= 0) {
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	dc18      	bgt.n	8001580 <MENU_SET.0+0x108>
							SPEED_RPM = 1;
 800154e:	2301      	movs	r3, #1
 8001550:	6023      	str	r3, [r4, #0]
					}
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
						SPEED_RPM = SPEED_RPM + 1;
					}
				}
				break;
 8001552:	e015      	b.n	8001580 <MENU_SET.0+0x108>
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_RESET) {
 8001554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001558:	482d      	ldr	r0, [pc, #180]	; (8001610 <MENU_SET.0+0x198>)
 800155a:	f001 fe4f 	bl	80031fc <HAL_GPIO_ReadPin>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <MENU_SET.0+0xf2>
						SPEED_RPM = SPEED_RPM + 10;
 8001564:	6823      	ldr	r3, [r4, #0]
 8001566:	330a      	adds	r3, #10
 8001568:	6023      	str	r3, [r4, #0]
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
 800156a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800156e:	4828      	ldr	r0, [pc, #160]	; (8001610 <MENU_SET.0+0x198>)
 8001570:	f001 fe44 	bl	80031fc <HAL_GPIO_ReadPin>
 8001574:	4603      	mov	r3, r0
 8001576:	2b01      	cmp	r3, #1
 8001578:	d102      	bne.n	8001580 <MENU_SET.0+0x108>
						SPEED_RPM = SPEED_RPM + 1;
 800157a:	6823      	ldr	r3, [r4, #0]
 800157c:	3301      	adds	r3, #1
 800157e:	6023      	str	r3, [r4, #0]
				break;
 8001580:	bf00      	nop
			}
			enc_previous = enc_pos;
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	60a3      	str	r3, [r4, #8]
			HAL_Delay(1);
 8001586:	2001      	movs	r0, #1
 8001588:	f001 f970 	bl	800286c <HAL_Delay>
			if (Position_Cur == 0) {
 800158c:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <MENU_SET.0+0x184>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10e      	bne.n	80015b4 <MENU_SET.0+0x13c>

				lcd_put_cur(0, 4);
 8001596:	2104      	movs	r1, #4
 8001598:	2000      	movs	r0, #0
 800159a:	f7ff fe2d 	bl	80011f8 <lcd_put_cur>
				if (DIR == 0) {
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <MENU_SET.0+0x18c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d103      	bne.n	80015ae <MENU_SET.0+0x136>
					lcd_send_string("CW ");
 80015a6:	481b      	ldr	r0, [pc, #108]	; (8001614 <MENU_SET.0+0x19c>)
 80015a8:	f7ff fe85 	bl	80012b6 <lcd_send_string>
 80015ac:	e002      	b.n	80015b4 <MENU_SET.0+0x13c>
				} else {
					lcd_send_string("CCW");
 80015ae:	481a      	ldr	r0, [pc, #104]	; (8001618 <MENU_SET.0+0x1a0>)
 80015b0:	f7ff fe81 	bl	80012b6 <lcd_send_string>
				}

			}

			if (Position_Cur == 1) {
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <MENU_SET.0+0x184>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d115      	bne.n	80015ea <MENU_SET.0+0x172>

				lcd_put_cur(1, 4);
 80015be:	2104      	movs	r1, #4
 80015c0:	2001      	movs	r0, #1
 80015c2:	f7ff fe19 	bl	80011f8 <lcd_put_cur>
				lcd_send_string("   ");
 80015c6:	4815      	ldr	r0, [pc, #84]	; (800161c <MENU_SET.0+0x1a4>)
 80015c8:	f7ff fe75 	bl	80012b6 <lcd_send_string>
				lcd_put_cur(1, 4);
 80015cc:	2104      	movs	r1, #4
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff fe12 	bl	80011f8 <lcd_put_cur>
				lcd_send_string(itoa(SPEED_RPM, buff, 10));
 80015d4:	f104 010c 	add.w	r1, r4, #12
 80015d8:	6823      	ldr	r3, [r4, #0]
 80015da:	220a      	movs	r2, #10
 80015dc:	4618      	mov	r0, r3
 80015de:	f003 fbed 	bl	8004dbc <itoa>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fe66 	bl	80012b6 <lcd_send_string>
			}
			time_of_delay = HAL_GetTick();
 80015ea:	f001 f935 	bl	8002858 <HAL_GetTick>
 80015ee:	4603      	mov	r3, r0
 80015f0:	6063      	str	r3, [r4, #4]
		}
	}
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000248 	.word	0x20000248
 8001600:	20000128 	.word	0x20000128
 8001604:	20000000 	.word	0x20000000
 8001608:	20000249 	.word	0x20000249
 800160c:	2000024b 	.word	0x2000024b
 8001610:	40010c00 	.word	0x40010c00
 8001614:	08005c40 	.word	0x08005c40
 8001618:	08005c44 	.word	0x08005c44
 800161c:	08005c48 	.word	0x08005c48

08001620 <main>:
int main(void) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b090      	sub	sp, #64	; 0x40
 8001624:	af02      	add	r7, sp, #8
 8001626:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800162a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_Init();
 800162c:	f001 f8bc 	bl	80027a8 <HAL_Init>
	SystemClock_Config();
 8001630:	f000 f90e 	bl	8001850 <SystemClock_Config>
	MX_GPIO_Init();
 8001634:	f000 fb1c 	bl	8001c70 <MX_GPIO_Init>
	MX_ADC1_Init();
 8001638:	f000 f968 	bl	800190c <MX_ADC1_Init>
	MX_I2C1_Init();
 800163c:	f000 f9a4 	bl	8001988 <MX_I2C1_Init>
	MX_TIM3_Init();
 8001640:	f000 fa28 	bl	8001a94 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001644:	f000 faea 	bl	8001c1c <MX_USART1_UART_Init>
	MX_TIM4_Init();
 8001648:	f000 fa9a 	bl	8001b80 <MX_TIM4_Init>
	MX_TIM1_Init();
 800164c:	f000 f9ca 	bl	80019e4 <MX_TIM1_Init>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001650:	213c      	movs	r1, #60	; 0x3c
 8001652:	486d      	ldr	r0, [pc, #436]	; (8001808 <main+0x1e8>)
 8001654:	f002 fdde 	bl	8004214 <HAL_TIM_Encoder_Start>
	HAL_GPIO_WritePin(GPIOA, LCD_LED_Pin, GPIO_PIN_SET);
 8001658:	2201      	movs	r2, #1
 800165a:	2101      	movs	r1, #1
 800165c:	486b      	ldr	r0, [pc, #428]	; (800180c <main+0x1ec>)
 800165e:	f001 fde4 	bl	800322a <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim4);
 8001662:	486b      	ldr	r0, [pc, #428]	; (8001810 <main+0x1f0>)
 8001664:	f002 fc92 	bl	8003f8c <HAL_TIM_Base_Start>
	lcd_init();
 8001668:	f7ff fde8 	bl	800123c <lcd_init>
	HAL_Delay(100);
 800166c:	2064      	movs	r0, #100	; 0x64
 800166e:	f001 f8fd 	bl	800286c <HAL_Delay>
	lcd_put_cur(0, 0);
 8001672:	2100      	movs	r1, #0
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff fdbf 	bl	80011f8 <lcd_put_cur>
	HAL_Delay(100);
 800167a:	2064      	movs	r0, #100	; 0x64
 800167c:	f001 f8f6 	bl	800286c <HAL_Delay>
	HAL_Delay(1000);
 8001680:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001684:	f001 f8f2 	bl	800286c <HAL_Delay>
	lcd_send_string("HELLO");
 8001688:	4862      	ldr	r0, [pc, #392]	; (8001814 <main+0x1f4>)
 800168a:	f7ff fe14 	bl	80012b6 <lcd_send_string>
	HAL_Delay(1000);
 800168e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001692:	f001 f8eb 	bl	800286c <HAL_Delay>
	lcd_clear();
 8001696:	f7ff fda5 	bl	80011e4 <lcd_clear>
	TIM1->ARR = 5000;
 800169a:	4b5f      	ldr	r3, [pc, #380]	; (8001818 <main+0x1f8>)
 800169c:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a0:	62da      	str	r2, [r3, #44]	; 0x2c
	int32_t SPEED_RPM = 10; //      
 80016a2:	230a      	movs	r3, #10
 80016a4:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80016a6:	4b58      	ldr	r3, [pc, #352]	; (8001808 <main+0x1e8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	; 0x24
	Init_Pins(GPIOB, ENA_Pin, GPIOA, STP_Pin, GPIOA, DIR_Pin); //  
 80016ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	4b55      	ldr	r3, [pc, #340]	; (800180c <main+0x1ec>)
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016bc:	4a53      	ldr	r2, [pc, #332]	; (800180c <main+0x1ec>)
 80016be:	2108      	movs	r1, #8
 80016c0:	4856      	ldr	r0, [pc, #344]	; (800181c <main+0x1fc>)
 80016c2:	f000 fba9 	bl	8001e18 <Init_Pins>
	lcd_send_cmd(0b00001100);
 80016c6:	200c      	movs	r0, #12
 80016c8:	f7ff fd58 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 80016cc:	200a      	movs	r0, #10
 80016ce:	f001 f8cd 	bl	800286c <HAL_Delay>
	lcd_put_cur(0, 0);
 80016d2:	2100      	movs	r1, #0
 80016d4:	2000      	movs	r0, #0
 80016d6:	f7ff fd8f 	bl	80011f8 <lcd_put_cur>
	lcd_send_string("DIR:"); //
 80016da:	4851      	ldr	r0, [pc, #324]	; (8001820 <main+0x200>)
 80016dc:	f7ff fdeb 	bl	80012b6 <lcd_send_string>
	if (DIR == 0) {
 80016e0:	4b50      	ldr	r3, [pc, #320]	; (8001824 <main+0x204>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d103      	bne.n	80016f0 <main+0xd0>
		lcd_send_string("CCW");
 80016e8:	484f      	ldr	r0, [pc, #316]	; (8001828 <main+0x208>)
 80016ea:	f7ff fde4 	bl	80012b6 <lcd_send_string>
 80016ee:	e002      	b.n	80016f6 <main+0xd6>
		lcd_send_string("CW ");
 80016f0:	484e      	ldr	r0, [pc, #312]	; (800182c <main+0x20c>)
 80016f2:	f7ff fde0 	bl	80012b6 <lcd_send_string>
	HAL_Delay(5);
 80016f6:	2005      	movs	r0, #5
 80016f8:	f001 f8b8 	bl	800286c <HAL_Delay>
	lcd_put_cur(1, 0);
 80016fc:	2100      	movs	r1, #0
 80016fe:	2001      	movs	r0, #1
 8001700:	f7ff fd7a 	bl	80011f8 <lcd_put_cur>
	lcd_send_string("RPM:");
 8001704:	484a      	ldr	r0, [pc, #296]	; (8001830 <main+0x210>)
 8001706:	f7ff fdd6 	bl	80012b6 <lcd_send_string>
	HAL_Delay(10);
 800170a:	200a      	movs	r0, #10
 800170c:	f001 f8ae 	bl	800286c <HAL_Delay>
	lcd_send_string(itoa(SPEED_RPM, buff, 10));
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	1d3b      	adds	r3, r7, #4
 8001714:	330c      	adds	r3, #12
 8001716:	220a      	movs	r2, #10
 8001718:	4619      	mov	r1, r3
 800171a:	f003 fb4f 	bl	8004dbc <itoa>
 800171e:	4603      	mov	r3, r0
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fdc8 	bl	80012b6 <lcd_send_string>
	lcd_put_cur(0, 7);
 8001726:	2107      	movs	r1, #7
 8001728:	2000      	movs	r0, #0
 800172a:	f7ff fd65 	bl	80011f8 <lcd_put_cur>
	lcd_send_string(" _");
 800172e:	4841      	ldr	r0, [pc, #260]	; (8001834 <main+0x214>)
 8001730:	f7ff fdc1 	bl	80012b6 <lcd_send_string>
	HAL_Delay(100);
 8001734:	2064      	movs	r0, #100	; 0x64
 8001736:	f001 f899 	bl	800286c <HAL_Delay>
	HAL_GPIO_EXTI_Callback(KN1_Pin);
 800173a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800173e:	f7ff fdd3 	bl	80012e8 <HAL_GPIO_EXTI_Callback>
	uint32_t enc_previous = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
	uint32_t time_of_delay = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if (STOP_MOTOR == 0) { //  
 800174a:	4b3b      	ldr	r3, [pc, #236]	; (8001838 <main+0x218>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	d119      	bne.n	8001788 <main+0x168>

// ==================================================================
			ext();
 8001754:	f7ff fdfe 	bl	8001354 <ext>
			lcd_put_cur(1, 9);
 8001758:	2109      	movs	r1, #9
 800175a:	2001      	movs	r0, #1
 800175c:	f7ff fd4c 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("    ");
 8001760:	4836      	ldr	r0, [pc, #216]	; (800183c <main+0x21c>)
 8001762:	f7ff fda8 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(1, 9);
 8001766:	2109      	movs	r1, #9
 8001768:	2001      	movs	r0, #1
 800176a:	f7ff fd45 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("OFF");
 800176e:	4834      	ldr	r0, [pc, #208]	; (8001840 <main+0x220>)
 8001770:	f7ff fda1 	bl	80012b6 <lcd_send_string>
			MENU_SET(TIM1->CNT / 2, 0);
 8001774:	4b28      	ldr	r3, [pc, #160]	; (8001818 <main+0x1f8>)
 8001776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001778:	085b      	lsrs	r3, r3, #1
 800177a:	b2db      	uxtb	r3, r3
 800177c:	1d3a      	adds	r2, r7, #4
 800177e:	4694      	mov	ip, r2
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe78 	bl	8001478 <MENU_SET.0>


		}
		if (STOP_MOTOR == 1) {
 8001788:	4b2b      	ldr	r3, [pc, #172]	; (8001838 <main+0x218>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b01      	cmp	r3, #1
 8001790:	d1db      	bne.n	800174a <main+0x12a>
			lcd_put_cur(1, 9);
 8001792:	2109      	movs	r1, #9
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff fd2f 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("    ");
 800179a:	4828      	ldr	r0, [pc, #160]	; (800183c <main+0x21c>)
 800179c:	f7ff fd8b 	bl	80012b6 <lcd_send_string>
			HAL_Delay(100);
 80017a0:	2064      	movs	r0, #100	; 0x64
 80017a2:	f001 f863 	bl	800286c <HAL_Delay>
			lcd_put_cur(1, 9);
 80017a6:	2109      	movs	r1, #9
 80017a8:	2001      	movs	r0, #1
 80017aa:	f7ff fd25 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("ON");
 80017ae:	4825      	ldr	r0, [pc, #148]	; (8001844 <main+0x224>)
 80017b0:	f7ff fd81 	bl	80012b6 <lcd_send_string>
			flag_usk = 1;
 80017b4:	4b24      	ldr	r3, [pc, #144]	; (8001848 <main+0x228>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	701a      	strb	r2, [r3, #0]
			while (1) {

				MENU_SET(TIM1->CNT / 2, 300);
 80017ba:	4b17      	ldr	r3, [pc, #92]	; (8001818 <main+0x1f8>)
 80017bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017be:	085b      	lsrs	r3, r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	1d3a      	adds	r2, r7, #4
 80017c4:	4694      	mov	ip, r2
 80017c6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fe54 	bl	8001478 <MENU_SET.0>
				Motor_On();
 80017d0:	f000 fbbe 	bl	8001f50 <Motor_On>
				MOTOR_Direction(DIR);
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <main+0x204>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fd12 	bl	8002204 <MOTOR_Direction>
				Speed(SPEED_RPM);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 fb46 	bl	8001e74 <Speed>
				ext();
 80017e8:	f7ff fdb4 	bl	8001354 <ext>
				Steps(10);
 80017ec:	200a      	movs	r0, #10
 80017ee:	f000 fd15 	bl	800221c <Steps>
				if (flag_test == 1) {
 80017f2:	4b16      	ldr	r3, [pc, #88]	; (800184c <main+0x22c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d1de      	bne.n	80017ba <main+0x19a>
					flag_test = 0;
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <main+0x22c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
					break;
 8001802:	bf00      	nop
		if (STOP_MOTOR == 0) { //  
 8001804:	e7a1      	b.n	800174a <main+0x12a>
 8001806:	bf00      	nop
 8001808:	20000128 	.word	0x20000128
 800180c:	40010800 	.word	0x40010800
 8001810:	200001b8 	.word	0x200001b8
 8001814:	08005c4c 	.word	0x08005c4c
 8001818:	40012c00 	.word	0x40012c00
 800181c:	40010c00 	.word	0x40010c00
 8001820:	08005c54 	.word	0x08005c54
 8001824:	20000000 	.word	0x20000000
 8001828:	08005c44 	.word	0x08005c44
 800182c:	08005c40 	.word	0x08005c40
 8001830:	08005c5c 	.word	0x08005c5c
 8001834:	08005c3c 	.word	0x08005c3c
 8001838:	20000249 	.word	0x20000249
 800183c:	08005c64 	.word	0x08005c64
 8001840:	08005c6c 	.word	0x08005c6c
 8001844:	08005c70 	.word	0x08005c70
 8001848:	20000010 	.word	0x20000010
 800184c:	2000024a 	.word	0x2000024a

08001850 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b094      	sub	sp, #80	; 0x50
 8001854:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001856:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800185a:	2228      	movs	r2, #40	; 0x28
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f003 faae 	bl	8004dc0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001880:	2301      	movs	r3, #1
 8001882:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001884:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001888:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800188e:	2301      	movs	r3, #1
 8001890:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001892:	2302      	movs	r3, #2
 8001894:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001896:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800189a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800189c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018a0:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80018a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a6:	4618      	mov	r0, r3
 80018a8:	f001 fe34 	bl	8003514 <HAL_RCC_OscConfig>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <SystemClock_Config+0x66>
		Error_Handler();
 80018b2:	f000 fa93 	bl	8001ddc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018b6:	230f      	movs	r3, #15
 80018b8:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ba:	2302      	movs	r3, #2
 80018bc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018c6:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2102      	movs	r1, #2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f002 f8a0 	bl	8003a18 <HAL_RCC_ClockConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SystemClock_Config+0x92>
		Error_Handler();
 80018de:	f000 fa7d 	bl	8001ddc <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018e2:	2302      	movs	r3, #2
 80018e4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80018e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80018ea:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	4618      	mov	r0, r3
 80018f0:	f002 fa46 	bl	8003d80 <HAL_RCCEx_PeriphCLKConfig>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <SystemClock_Config+0xae>
		Error_Handler();
 80018fa:	f000 fa6f 	bl	8001ddc <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 80018fe:	f002 f975 	bl	8003bec <HAL_RCC_EnableCSS>
}
 8001902:	bf00      	nop
 8001904:	3750      	adds	r7, #80	; 0x50
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */

static void MX_ADC1_Init(void) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800191c:	4b18      	ldr	r3, [pc, #96]	; (8001980 <MX_ADC1_Init+0x74>)
 800191e:	4a19      	ldr	r2, [pc, #100]	; (8001984 <MX_ADC1_Init+0x78>)
 8001920:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <MX_ADC1_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001928:	4b15      	ldr	r3, [pc, #84]	; (8001980 <MX_ADC1_Init+0x74>)
 800192a:	2200      	movs	r2, #0
 800192c:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_ADC1_Init+0x74>)
 8001930:	2200      	movs	r2, #0
 8001932:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <MX_ADC1_Init+0x74>)
 8001936:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800193a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800193c:	4b10      	ldr	r3, [pc, #64]	; (8001980 <MX_ADC1_Init+0x74>)
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <MX_ADC1_Init+0x74>)
 8001944:	2201      	movs	r2, #1
 8001946:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001948:	480d      	ldr	r0, [pc, #52]	; (8001980 <MX_ADC1_Init+0x74>)
 800194a:	f000 ffb3 	bl	80028b4 <HAL_ADC_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_ADC1_Init+0x4c>
		Error_Handler();
 8001954:	f000 fa42 	bl	8001ddc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001958:	2309      	movs	r3, #9
 800195a:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800195c:	2301      	movs	r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	4619      	mov	r1, r3
 8001968:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_ADC1_Init+0x74>)
 800196a:	f001 f87b 	bl	8002a64 <HAL_ADC_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x6c>
		Error_Handler();
 8001974:	f000 fa32 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200000a4 	.word	0x200000a4
 8001984:	40012400 	.word	0x40012400

08001988 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <MX_I2C1_Init+0x50>)
 800198e:	4a13      	ldr	r2, [pc, #76]	; (80019dc <MX_I2C1_Init+0x54>)
 8001990:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001992:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <MX_I2C1_Init+0x50>)
 8001994:	4a12      	ldr	r2, [pc, #72]	; (80019e0 <MX_I2C1_Init+0x58>)
 8001996:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <MX_I2C1_Init+0x50>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019aa:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b8:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019be:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80019c4:	4804      	ldr	r0, [pc, #16]	; (80019d8 <MX_I2C1_Init+0x50>)
 80019c6:	f001 fc61 	bl	800328c <HAL_I2C_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80019d0:	f000 fa04 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200000d4 	.word	0x200000d4
 80019dc:	40005400 	.word	0x40005400
 80019e0:	000186a0 	.word	0x000186a0

080019e4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08c      	sub	sp, #48	; 0x30
 80019e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	2224      	movs	r2, #36	; 0x24
 80019f0:	2100      	movs	r1, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f003 f9e4 	bl	8004dc0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001a00:	4b22      	ldr	r3, [pc, #136]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a02:	4a23      	ldr	r2, [pc, #140]	; (8001a90 <MX_TIM1_Init+0xac>)
 8001a04:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001a06:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a18:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001a20:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a34:	2301      	movs	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a40:	2300      	movs	r3, #0
 8001a42:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a44:	2301      	movs	r3, #1
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	4619      	mov	r1, r3
 8001a56:	480d      	ldr	r0, [pc, #52]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a58:	f002 fb3a 	bl	80040d0 <HAL_TIM_Encoder_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM1_Init+0x82>
		Error_Handler();
 8001a62:	f000 f9bb 	bl	8001ddc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001a6e:	1d3b      	adds	r3, r7, #4
 8001a70:	4619      	mov	r1, r3
 8001a72:	4806      	ldr	r0, [pc, #24]	; (8001a8c <MX_TIM1_Init+0xa8>)
 8001a74:	f003 f824 	bl	8004ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_TIM1_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001a7e:	f000 f9ad 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	3730      	adds	r7, #48	; 0x30
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000128 	.word	0x20000128
 8001a90:	40012c00 	.word	0x40012c00

08001a94 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08e      	sub	sp, #56	; 0x38
 8001a98:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001aa8:	f107 0320 	add.w	r3, r7, #32
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
 8001ac0:	615a      	str	r2, [r3, #20]
 8001ac2:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001ac4:	4b2c      	ldr	r3, [pc, #176]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001ac6:	4a2d      	ldr	r2, [pc, #180]	; (8001b7c <MX_TIM3_Init+0xe8>)
 8001ac8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001aca:	4b2b      	ldr	r3, [pc, #172]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad0:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001ad6:	4b28      	ldr	r3, [pc, #160]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001ad8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001adc:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ade:	4b26      	ldr	r3, [pc, #152]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae4:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001aea:	4823      	ldr	r0, [pc, #140]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001aec:	f002 f9fe 	bl	8003eec <HAL_TIM_Base_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM3_Init+0x66>
		Error_Handler();
 8001af6:	f000 f971 	bl	8001ddc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afe:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001b00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b04:	4619      	mov	r1, r3
 8001b06:	481c      	ldr	r0, [pc, #112]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001b08:	f002 fc6e 	bl	80043e8 <HAL_TIM_ConfigClockSource>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM3_Init+0x82>
		Error_Handler();
 8001b12:	f000 f963 	bl	8001ddc <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim3) != HAL_OK) {
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001b18:	f002 fa82 	bl	8004020 <HAL_TIM_OC_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x92>
		Error_Handler();
 8001b22:	f000 f95b 	bl	8001ddc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b26:	2300      	movs	r3, #0
 8001b28:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001b2e:	f107 0320 	add.w	r3, r7, #32
 8001b32:	4619      	mov	r1, r3
 8001b34:	4810      	ldr	r0, [pc, #64]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001b36:	f002 ffc3 	bl	8004ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001b40:	f000 f94c 	bl	8001ddc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b44:	2300      	movs	r3, #0
 8001b46:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4807      	ldr	r0, [pc, #28]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001b5c:	f002 fbe8 	bl	8004330 <HAL_TIM_OC_ConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM3_Init+0xd6>
		Error_Handler();
 8001b66:	f000 f939 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001b6a:	4803      	ldr	r0, [pc, #12]	; (8001b78 <MX_TIM3_Init+0xe4>)
 8001b6c:	f000 fd0e 	bl	800258c <HAL_TIM_MspPostInit>

}
 8001b70:	bf00      	nop
 8001b72:	3738      	adds	r7, #56	; 0x38
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000170 	.word	0x20000170
 8001b7c:	40000400 	.word	0x40000400

08001b80 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b86:	f107 0308 	add.w	r3, r7, #8
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b94:	463b      	mov	r3, r7
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001b9c:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001b9e:	4a1e      	ldr	r2, [pc, #120]	; (8001c18 <MX_TIM4_Init+0x98>)
 8001ba0:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 72 - 1;
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001ba4:	2247      	movs	r2, #71	; 0x47
 8001ba6:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff - 1;
 8001bae:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001bb0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001bb4:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb6:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bbc:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001bc2:	4814      	ldr	r0, [pc, #80]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001bc4:	f002 f992 	bl	8003eec <HAL_TIM_Base_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM4_Init+0x52>
		Error_Handler();
 8001bce:	f000 f905 	bl	8001ddc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001bd8:	f107 0308 	add.w	r3, r7, #8
 8001bdc:	4619      	mov	r1, r3
 8001bde:	480d      	ldr	r0, [pc, #52]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001be0:	f002 fc02 	bl	80043e8 <HAL_TIM_ConfigClockSource>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM4_Init+0x6e>
		Error_Handler();
 8001bea:	f000 f8f7 	bl	8001ddc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4806      	ldr	r0, [pc, #24]	; (8001c14 <MX_TIM4_Init+0x94>)
 8001bfc:	f002 ff60 	bl	8004ac0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001c06:	f000 f8e9 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200001b8 	.word	0x200001b8
 8001c18:	40000800 	.word	0x40000800

08001c1c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c22:	4a12      	ldr	r2, [pc, #72]	; (8001c6c <MX_USART1_UART_Init+0x50>)
 8001c24:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c2c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c42:	220c      	movs	r2, #12
 8001c44:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c54:	f002 ff92 	bl	8004b7c <HAL_UART_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001c5e:	f000 f8bd 	bl	8001ddc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000200 	.word	0x20000200
 8001c6c:	40013800 	.word	0x40013800

08001c70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c76:	f107 0310 	add.w	r3, r7, #16
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c84:	4b4f      	ldr	r3, [pc, #316]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a4e      	ldr	r2, [pc, #312]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001c8a:	f043 0310 	orr.w	r3, r3, #16
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b4c      	ldr	r3, [pc, #304]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0310 	and.w	r3, r3, #16
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001c9c:	4b49      	ldr	r3, [pc, #292]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	4a48      	ldr	r2, [pc, #288]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001ca2:	f043 0320 	orr.w	r3, r3, #32
 8001ca6:	6193      	str	r3, [r2, #24]
 8001ca8:	4b46      	ldr	r3, [pc, #280]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0320 	and.w	r3, r3, #32
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb4:	4b43      	ldr	r3, [pc, #268]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a42      	ldr	r2, [pc, #264]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b40      	ldr	r3, [pc, #256]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ccc:	4b3d      	ldr	r3, [pc, #244]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a3c      	ldr	r2, [pc, #240]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cd2:	f043 0308 	orr.w	r3, r3, #8
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <MX_GPIO_Init+0x154>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	603b      	str	r3, [r7, #0]
 8001ce2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cea:	4837      	ldr	r0, [pc, #220]	; (8001dc8 <MX_GPIO_Init+0x158>)
 8001cec:	f001 fa9d 	bl	800322a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f249 01ff 	movw	r1, #37119	; 0x90ff
 8001cf6:	4835      	ldr	r0, [pc, #212]	; (8001dcc <MX_GPIO_Init+0x15c>)
 8001cf8:	f001 fa97 	bl	800322a <HAL_GPIO_WritePin>
			LCD_LED_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | LCD_D4_Pin
					| LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin | DIR_Pin | STP_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ENA_GPIO_Port, ENA_Pin, GPIO_PIN_RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2108      	movs	r1, #8
 8001d00:	4833      	ldr	r0, [pc, #204]	; (8001dd0 <MX_GPIO_Init+0x160>)
 8001d02:	f001 fa92 	bl	800322a <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001d06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d0a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d18:	f107 0310 	add.w	r3, r7, #16
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	482a      	ldr	r0, [pc, #168]	; (8001dc8 <MX_GPIO_Init+0x158>)
 8001d20:	f001 f8e8 	bl	8002ef4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_LED_Pin LCD_RS_Pin LCD_RW_Pin LCD_E_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin
	 DIR_Pin STP_Pin */
	GPIO_InitStruct.Pin = LCD_LED_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin
 8001d24:	f249 03ff 	movw	r3, #37119	; 0x90ff
 8001d28:	613b      	str	r3, [r7, #16]
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin | DIR_Pin
			| STP_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2302      	movs	r3, #2
 8001d34:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d36:	f107 0310 	add.w	r3, r7, #16
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4823      	ldr	r0, [pc, #140]	; (8001dcc <MX_GPIO_Init+0x15c>)
 8001d3e:	f001 f8d9 	bl	8002ef4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENC_KN_Pin */
	GPIO_InitStruct.Pin = ENC_KN_Pin;
 8001d42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d46:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d48:	4b22      	ldr	r3, [pc, #136]	; (8001dd4 <MX_GPIO_Init+0x164>)
 8001d4a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(ENC_KN_GPIO_Port, &GPIO_InitStruct);
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	4619      	mov	r1, r3
 8001d56:	481e      	ldr	r0, [pc, #120]	; (8001dd0 <MX_GPIO_Init+0x160>)
 8001d58:	f001 f8cc 	bl	8002ef4 <HAL_GPIO_Init>

	/*Configure GPIO pins : KN2_Pin KN1_Pin */
	GPIO_InitStruct.Pin = KN2_Pin | KN1_Pin;
 8001d5c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d60:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d62:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <MX_GPIO_Init+0x168>)
 8001d64:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d66:	2302      	movs	r3, #2
 8001d68:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6a:	f107 0310 	add.w	r3, r7, #16
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4817      	ldr	r0, [pc, #92]	; (8001dd0 <MX_GPIO_Init+0x160>)
 8001d72:	f001 f8bf 	bl	8002ef4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
	GPIO_InitStruct.Pin = LEFT_Pin | RIGHT_Pin;
 8001d76:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d7a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <MX_GPIO_Init+0x164>)
 8001d7e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d80:	2302      	movs	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4810      	ldr	r0, [pc, #64]	; (8001dcc <MX_GPIO_Init+0x15c>)
 8001d8c:	f001 f8b2 	bl	8002ef4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENA_Pin */
	GPIO_InitStruct.Pin = ENA_Pin;
 8001d90:	2308      	movs	r3, #8
 8001d92:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d94:	2301      	movs	r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 8001da0:	f107 0310 	add.w	r3, r7, #16
 8001da4:	4619      	mov	r1, r3
 8001da6:	480a      	ldr	r0, [pc, #40]	; (8001dd0 <MX_GPIO_Init+0x160>)
 8001da8:	f001 f8a4 	bl	8002ef4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2100      	movs	r1, #0
 8001db0:	2028      	movs	r0, #40	; 0x28
 8001db2:	f001 f868 	bl	8002e86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001db6:	2028      	movs	r0, #40	; 0x28
 8001db8:	f001 f881 	bl	8002ebe <HAL_NVIC_EnableIRQ>

}
 8001dbc:	bf00      	nop
 8001dbe:	3720      	adds	r7, #32
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40011000 	.word	0x40011000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	10110000 	.word	0x10110000
 8001dd8:	10210000 	.word	0x10210000

08001ddc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
 \brief   Disable IRQ Interrupts
 \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void) {
	__ASM volatile ("cpsid i" : : : "memory");
 8001de0:	b672      	cpsid	i
}
 8001de2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001de4:	e7fe      	b.n	8001de4 <Error_Handler+0x8>
	...

08001de8 <DelayMotor>:
float c0 = 1;
uint32_t Delta_Time;
uint32_t buffer;
uint8_t buffer_dir;
uint8_t dir__ = 1;
void DelayMotor(uint32_t us) {
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COUNTER(&timer, 0);
 8001df0:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <DelayMotor+0x2c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2200      	movs	r2, #0
 8001df6:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us)
 8001df8:	bf00      	nop
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <DelayMotor+0x2c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d8f9      	bhi.n	8001dfa <DelayMotor+0x12>
		;

}
 8001e06:	bf00      	nop
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	200001b8 	.word	0x200001b8

08001e18 <Init_Pins>:

void Init_Pins(GPIO_TypeDef *GPIO_Enable, uint16_t Pin_Enable,
		GPIO_TypeDef *GPIO_Step, uint16_t Pin_Step,
		GPIO_TypeDef *GPIO_Direction, uint16_t Pin_Direction) {
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	607a      	str	r2, [r7, #4]
 8001e22:	461a      	mov	r2, r3
 8001e24:	460b      	mov	r3, r1
 8001e26:	817b      	strh	r3, [r7, #10]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	813b      	strh	r3, [r7, #8]

	Motor_Pin_Enable = Pin_Enable;
 8001e2c:	4a0b      	ldr	r2, [pc, #44]	; (8001e5c <Init_Pins+0x44>)
 8001e2e:	897b      	ldrh	r3, [r7, #10]
 8001e30:	8013      	strh	r3, [r2, #0]
	Motor_Enable = GPIO_Enable;
 8001e32:	4a0b      	ldr	r2, [pc, #44]	; (8001e60 <Init_Pins+0x48>)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6013      	str	r3, [r2, #0]

	Motor_Pin_Step = Pin_Step;
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <Init_Pins+0x4c>)
 8001e3a:	893b      	ldrh	r3, [r7, #8]
 8001e3c:	8013      	strh	r3, [r2, #0]
	Motor_Step = GPIO_Step;
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <Init_Pins+0x50>)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6013      	str	r3, [r2, #0]

	Motor_Pin_Direction = Pin_Direction;
 8001e44:	4a09      	ldr	r2, [pc, #36]	; (8001e6c <Init_Pins+0x54>)
 8001e46:	8bbb      	ldrh	r3, [r7, #28]
 8001e48:	8013      	strh	r3, [r2, #0]
	Motor_Direction = GPIO_Direction;
 8001e4a:	4a09      	ldr	r2, [pc, #36]	; (8001e70 <Init_Pins+0x58>)
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	6013      	str	r3, [r2, #0]

}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	2000024c 	.word	0x2000024c
 8001e60:	20000250 	.word	0x20000250
 8001e64:	2000025c 	.word	0x2000025c
 8001e68:	20000260 	.word	0x20000260
 8001e6c:	20000254 	.word	0x20000254
 8001e70:	20000258 	.word	0x20000258

08001e74 <Speed>:

void Speed(int speed_) {
 8001e74:	b5b0      	push	{r4, r5, r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	float USK = (float) speed_ / 0.5f * 0.104f;
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7fe fedd 	bl	8000c3c <__aeabi_i2f>
 8001e82:	4603      	mov	r3, r0
 8001e84:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe ffdf 	bl	8000e4c <__aeabi_fdiv>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4928      	ldr	r1, [pc, #160]	; (8001f34 <Speed+0xc0>)
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe ff26 	bl	8000ce4 <__aeabi_fmul>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	60fb      	str	r3, [r7, #12]
	Delta_Time = (int) (60 * 1000 * 1000 / (2 * steps * speed_));
 8001e9c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	fb02 f303 	mul.w	r3, r2, r3
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4a23      	ldr	r2, [pc, #140]	; (8001f38 <Speed+0xc4>)
 8001eaa:	fb92 f3f3 	sdiv	r3, r2, r3
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b22      	ldr	r3, [pc, #136]	; (8001f3c <Speed+0xc8>)
 8001eb2:	601a      	str	r2, [r3, #0]
	c0 = 1.0f * 1000.0f * 1000.0f / (Delta_Time * 2.0f)
 8001eb4:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <Speed+0xc8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe febb 	bl	8000c34 <__aeabi_ui2f>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fe06 	bl	8000ad4 <__addsf3>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	481c      	ldr	r0, [pc, #112]	; (8001f40 <Speed+0xcc>)
 8001ece:	f7fe ffbd 	bl	8000e4c <__aeabi_fdiv>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7fe fa9f 	bl	8000418 <__aeabi_f2d>
 8001eda:	4604      	mov	r4, r0
 8001edc:	460d      	mov	r5, r1
			* pow(2.0f * 2.0f * 3.14f / steps / USK, 0.5f);
 8001ede:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe feaa 	bl	8000c3c <__aeabi_i2f>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4619      	mov	r1, r3
 8001eec:	4815      	ldr	r0, [pc, #84]	; (8001f44 <Speed+0xd0>)
 8001eee:	f7fe ffad 	bl	8000e4c <__aeabi_fdiv>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	68f9      	ldr	r1, [r7, #12]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe ffa8 	bl	8000e4c <__aeabi_fdiv>
 8001efc:	4603      	mov	r3, r0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fa8a 	bl	8000418 <__aeabi_f2d>
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <Speed+0xd4>)
 8001f0a:	f002 ffa3 	bl	8004e54 <pow>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	4620      	mov	r0, r4
 8001f14:	4629      	mov	r1, r5
 8001f16:	f7fe fad7 	bl	80004c8 <__aeabi_dmul>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	f7fe fd81 	bl	8000a28 <__aeabi_d2f>
 8001f26:	4603      	mov	r3, r0
	c0 = 1.0f * 1000.0f * 1000.0f / (Delta_Time * 2.0f)
 8001f28:	4a08      	ldr	r2, [pc, #32]	; (8001f4c <Speed+0xd8>)
 8001f2a:	6013      	str	r3, [r2, #0]

}
 8001f2c:	bf00      	nop
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bdb0      	pop	{r4, r5, r7, pc}
 8001f34:	3dd4fdf4 	.word	0x3dd4fdf4
 8001f38:	03938700 	.word	0x03938700
 8001f3c:	20000268 	.word	0x20000268
 8001f40:	49742400 	.word	0x49742400
 8001f44:	4148f5c3 	.word	0x4148f5c3
 8001f48:	3fe00000 	.word	0x3fe00000
 8001f4c:	20000014 	.word	0x20000014

08001f50 <Motor_On>:
void Motor_On(void) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor_Enable, Motor_Pin_Enable, GPIO_PIN_RESET);
 8001f54:	4b04      	ldr	r3, [pc, #16]	; (8001f68 <Motor_On+0x18>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a04      	ldr	r2, [pc, #16]	; (8001f6c <Motor_On+0x1c>)
 8001f5a:	8811      	ldrh	r1, [r2, #0]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f001 f963 	bl	800322a <HAL_GPIO_WritePin>
}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000250 	.word	0x20000250
 8001f6c:	2000024c 	.word	0x2000024c

08001f70 <Motor_Off>:
void Motor_Off(void) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor_Enable, Motor_Pin_Enable, GPIO_PIN_SET);
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <Motor_Off+0x18>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <Motor_Off+0x1c>)
 8001f7a:	8811      	ldrh	r1, [r2, #0]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 f953 	bl	800322a <HAL_GPIO_WritePin>
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000250 	.word	0x20000250
 8001f8c:	2000024c 	.word	0x2000024c

08001f90 <Acceleration>:

float Acceleration(uint32_t n, float a) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
	return a * (1.0f - 2.0f / (4.0f * n + 1.0f));
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7fe fe4a 	bl	8000c34 <__aeabi_ui2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fe9c 	bl	8000ce4 <__aeabi_fmul>
 8001fac:	4603      	mov	r3, r0
 8001fae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7fe fd8e 	bl	8000ad4 <__addsf3>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fc0:	f7fe ff44 	bl	8000e4c <__aeabi_fdiv>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001fcc:	f7fe fd80 	bl	8000ad0 <__aeabi_fsub>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	6839      	ldr	r1, [r7, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fe85 	bl	8000ce4 <__aeabi_fmul>
 8001fda:	4603      	mov	r3, r0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <Deceleration>:

float Deceleration(uint32_t n, float a) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
	return a / (1.0f - 2.0f / (4.0f * n + 1.0f));
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe fe20 	bl	8000c34 <__aeabi_ui2f>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fe72 	bl	8000ce4 <__aeabi_fmul>
 8002000:	4603      	mov	r3, r0
 8002002:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fd64 	bl	8000ad4 <__addsf3>
 800200c:	4603      	mov	r3, r0
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002014:	f7fe ff1a 	bl	8000e4c <__aeabi_fdiv>
 8002018:	4603      	mov	r3, r0
 800201a:	4619      	mov	r1, r3
 800201c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002020:	f7fe fd56 	bl	8000ad0 <__aeabi_fsub>
 8002024:	4603      	mov	r3, r0
 8002026:	4619      	mov	r1, r3
 8002028:	6838      	ldr	r0, [r7, #0]
 800202a:	f7fe ff0f 	bl	8000e4c <__aeabi_fdiv>
 800202e:	4603      	mov	r3, r0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <ACC>:

void ACC() { //    
 8002038:	b590      	push	{r4, r7, lr}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
	//:
	float C = 1.0;
 800203e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002042:	60fb      	str	r3, [r7, #12]
	C = c0;
 8002044:	4b65      	ldr	r3, [pc, #404]	; (80021dc <ACC+0x1a4>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]
	uint32_t i = 1;
 800204a:	2301      	movs	r3, #1
 800204c:	60bb      	str	r3, [r7, #8]
	if (flag_usk) {
 800204e:	4b64      	ldr	r3, [pc, #400]	; (80021e0 <ACC+0x1a8>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d05e      	beq.n	8002116 <ACC+0xde>
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 8002058:	4b62      	ldr	r3, [pc, #392]	; (80021e4 <ACC+0x1ac>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a62      	ldr	r2, [pc, #392]	; (80021e8 <ACC+0x1b0>)
 800205e:	8811      	ldrh	r1, [r2, #0]
 8002060:	4a62      	ldr	r2, [pc, #392]	; (80021ec <ACC+0x1b4>)
 8002062:	7812      	ldrb	r2, [r2, #0]
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f001 f8df 	bl	800322a <HAL_GPIO_WritePin>

		while (C >= 1) {
 800206c:	e045      	b.n	80020fa <ACC+0xc2>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 800206e:	4b60      	ldr	r3, [pc, #384]	; (80021f0 <ACC+0x1b8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a60      	ldr	r2, [pc, #384]	; (80021f4 <ACC+0x1bc>)
 8002074:	8811      	ldrh	r1, [r2, #0]
 8002076:	2201      	movs	r2, #1
 8002078:	4618      	mov	r0, r3
 800207a:	f001 f8d6 	bl	800322a <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Acceleration(i, C));
 800207e:	4b5e      	ldr	r3, [pc, #376]	; (80021f8 <ACC+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fdda 	bl	8000c3c <__aeabi_i2f>
 8002088:	4604      	mov	r4, r0
 800208a:	68f9      	ldr	r1, [r7, #12]
 800208c:	68b8      	ldr	r0, [r7, #8]
 800208e:	f7ff ff7f 	bl	8001f90 <Acceleration>
 8002092:	4603      	mov	r3, r0
 8002094:	4619      	mov	r1, r3
 8002096:	4620      	mov	r0, r4
 8002098:	f7fe fe24 	bl	8000ce4 <__aeabi_fmul>
 800209c:	4603      	mov	r3, r0
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe ffe6 	bl	8001070 <__aeabi_f2uiz>
 80020a4:	4603      	mov	r3, r0
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fe9e 	bl	8001de8 <DelayMotor>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 80020ac:	4b50      	ldr	r3, [pc, #320]	; (80021f0 <ACC+0x1b8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a50      	ldr	r2, [pc, #320]	; (80021f4 <ACC+0x1bc>)
 80020b2:	8811      	ldrh	r1, [r2, #0]
 80020b4:	2200      	movs	r2, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f001 f8b7 	bl	800322a <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Acceleration(i, C));
 80020bc:	4b4e      	ldr	r3, [pc, #312]	; (80021f8 <ACC+0x1c0>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fdbb 	bl	8000c3c <__aeabi_i2f>
 80020c6:	4604      	mov	r4, r0
 80020c8:	68f9      	ldr	r1, [r7, #12]
 80020ca:	68b8      	ldr	r0, [r7, #8]
 80020cc:	f7ff ff60 	bl	8001f90 <Acceleration>
 80020d0:	4603      	mov	r3, r0
 80020d2:	4619      	mov	r1, r3
 80020d4:	4620      	mov	r0, r4
 80020d6:	f7fe fe05 	bl	8000ce4 <__aeabi_fmul>
 80020da:	4603      	mov	r3, r0
 80020dc:	4618      	mov	r0, r3
 80020de:	f7fe ffc7 	bl	8001070 <__aeabi_f2uiz>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fe7f 	bl	8001de8 <DelayMotor>
			C = Acceleration(i, C);
 80020ea:	68f9      	ldr	r1, [r7, #12]
 80020ec:	68b8      	ldr	r0, [r7, #8]
 80020ee:	f7ff ff4f 	bl	8001f90 <Acceleration>
 80020f2:	60f8      	str	r0, [r7, #12]
			i++;
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	3301      	adds	r3, #1
 80020f8:	60bb      	str	r3, [r7, #8]
		while (C >= 1) {
 80020fa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f7fe ffa2 	bl	8001048 <__aeabi_fcmpge>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1b1      	bne.n	800206e <ACC+0x36>
		}

		buffer = i;
 800210a:	4a3c      	ldr	r2, [pc, #240]	; (80021fc <ACC+0x1c4>)
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	6013      	str	r3, [r2, #0]
		flag_usk = 0;
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <ACC+0x1a8>)
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
	}

	if (flag_dec) {
 8002116:	4b3a      	ldr	r3, [pc, #232]	; (8002200 <ACC+0x1c8>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d059      	beq.n	80021d4 <ACC+0x19c>
		C = 1.0;
 8002120:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002124:	60fb      	str	r3, [r7, #12]
		for (size_t i = buffer; i > 1; i--) {
 8002126:	4b35      	ldr	r3, [pc, #212]	; (80021fc <ACC+0x1c4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	e045      	b.n	80021ba <ACC+0x182>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 800212e:	4b30      	ldr	r3, [pc, #192]	; (80021f0 <ACC+0x1b8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a30      	ldr	r2, [pc, #192]	; (80021f4 <ACC+0x1bc>)
 8002134:	8811      	ldrh	r1, [r2, #0]
 8002136:	2201      	movs	r2, #1
 8002138:	4618      	mov	r0, r3
 800213a:	f001 f876 	bl	800322a <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Deceleration(i, C));
 800213e:	4b2e      	ldr	r3, [pc, #184]	; (80021f8 <ACC+0x1c0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7fe fd7a 	bl	8000c3c <__aeabi_i2f>
 8002148:	4604      	mov	r4, r0
 800214a:	68f9      	ldr	r1, [r7, #12]
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff49 	bl	8001fe4 <Deceleration>
 8002152:	4603      	mov	r3, r0
 8002154:	4619      	mov	r1, r3
 8002156:	4620      	mov	r0, r4
 8002158:	f7fe fdc4 	bl	8000ce4 <__aeabi_fmul>
 800215c:	4603      	mov	r3, r0
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe ff86 	bl	8001070 <__aeabi_f2uiz>
 8002164:	4603      	mov	r3, r0
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff fe3e 	bl	8001de8 <DelayMotor>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 800216c:	4b20      	ldr	r3, [pc, #128]	; (80021f0 <ACC+0x1b8>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a20      	ldr	r2, [pc, #128]	; (80021f4 <ACC+0x1bc>)
 8002172:	8811      	ldrh	r1, [r2, #0]
 8002174:	2200      	movs	r2, #0
 8002176:	4618      	mov	r0, r3
 8002178:	f001 f857 	bl	800322a <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Deceleration(i, C));
 800217c:	4b1e      	ldr	r3, [pc, #120]	; (80021f8 <ACC+0x1c0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe fd5b 	bl	8000c3c <__aeabi_i2f>
 8002186:	4604      	mov	r4, r0
 8002188:	68f9      	ldr	r1, [r7, #12]
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ff2a 	bl	8001fe4 <Deceleration>
 8002190:	4603      	mov	r3, r0
 8002192:	4619      	mov	r1, r3
 8002194:	4620      	mov	r0, r4
 8002196:	f7fe fda5 	bl	8000ce4 <__aeabi_fmul>
 800219a:	4603      	mov	r3, r0
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe ff67 	bl	8001070 <__aeabi_f2uiz>
 80021a2:	4603      	mov	r3, r0
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff fe1f 	bl	8001de8 <DelayMotor>
			C = Deceleration(i, C);
 80021aa:	68f9      	ldr	r1, [r7, #12]
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff ff19 	bl	8001fe4 <Deceleration>
 80021b2:	60f8      	str	r0, [r7, #12]
		for (size_t i = buffer; i > 1; i--) {
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d8b6      	bhi.n	800212e <ACC+0xf6>
		}
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <ACC+0x1ac>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a08      	ldr	r2, [pc, #32]	; (80021e8 <ACC+0x1b0>)
 80021c6:	8811      	ldrh	r1, [r2, #0]
 80021c8:	4a08      	ldr	r2, [pc, #32]	; (80021ec <ACC+0x1b4>)
 80021ca:	7812      	ldrb	r2, [r2, #0]
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	4618      	mov	r0, r3
 80021d0:	f001 f82b 	bl	800322a <HAL_GPIO_WritePin>

	}
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd90      	pop	{r4, r7, pc}
 80021dc:	20000014 	.word	0x20000014
 80021e0:	20000010 	.word	0x20000010
 80021e4:	20000258 	.word	0x20000258
 80021e8:	20000254 	.word	0x20000254
 80021ec:	20000000 	.word	0x20000000
 80021f0:	20000260 	.word	0x20000260
 80021f4:	2000025c 	.word	0x2000025c
 80021f8:	20000268 	.word	0x20000268
 80021fc:	2000026c 	.word	0x2000026c
 8002200:	20000264 	.word	0x20000264

08002204 <MOTOR_Direction>:
void MOTOR_Direction(uint8_t stable) {
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
	if (stable >= 2) {
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b01      	cmp	r3, #1
		return;
		buffer_dir = stable;

}
}
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr
	...

0800221c <Steps>:
void Steps(uint32_t steps_) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
	ACC();
 8002224:	f7ff ff08 	bl	8002038 <ACC>
	for (size_t i = 0; i < steps_; i++) { //razgon
 8002228:	2300      	movs	r3, #0
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	e05e      	b.n	80022ec <Steps+0xd0>
		if(FLAG_CHANGE_DIR){
 800222e:	4b34      	ldr	r3, [pc, #208]	; (8002300 <Steps+0xe4>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	d01c      	beq.n	8002272 <Steps+0x56>
			flag_dec = 1;
 8002238:	4b32      	ldr	r3, [pc, #200]	; (8002304 <Steps+0xe8>)
 800223a:	2201      	movs	r2, #1
 800223c:	701a      	strb	r2, [r3, #0]
			ACC();
 800223e:	f7ff fefb 	bl	8002038 <ACC>
			flag_dec = 0;
 8002242:	4b30      	ldr	r3, [pc, #192]	; (8002304 <Steps+0xe8>)
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
			flag_usk = 1;
 8002248:	4b2f      	ldr	r3, [pc, #188]	; (8002308 <Steps+0xec>)
 800224a:	2201      	movs	r2, #1
 800224c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 800224e:	4b2f      	ldr	r3, [pc, #188]	; (800230c <Steps+0xf0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a2f      	ldr	r2, [pc, #188]	; (8002310 <Steps+0xf4>)
 8002254:	8811      	ldrh	r1, [r2, #0]
 8002256:	4a2f      	ldr	r2, [pc, #188]	; (8002314 <Steps+0xf8>)
 8002258:	7812      	ldrb	r2, [r2, #0]
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f000 ffe4 	bl	800322a <HAL_GPIO_WritePin>
			ACC();
 8002262:	f7ff fee9 	bl	8002038 <ACC>
			flag_usk = 0;
 8002266:	4b28      	ldr	r3, [pc, #160]	; (8002308 <Steps+0xec>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
			FLAG_CHANGE_DIR = 0;
 800226c:	4b24      	ldr	r3, [pc, #144]	; (8002300 <Steps+0xe4>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
		}
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 8002272:	4b26      	ldr	r3, [pc, #152]	; (800230c <Steps+0xf0>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a26      	ldr	r2, [pc, #152]	; (8002310 <Steps+0xf4>)
 8002278:	8811      	ldrh	r1, [r2, #0]
 800227a:	4a26      	ldr	r2, [pc, #152]	; (8002314 <Steps+0xf8>)
 800227c:	7812      	ldrb	r2, [r2, #0]
 800227e:	b2d2      	uxtb	r2, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f000 ffd2 	bl	800322a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 8002286:	4b24      	ldr	r3, [pc, #144]	; (8002318 <Steps+0xfc>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a24      	ldr	r2, [pc, #144]	; (800231c <Steps+0x100>)
 800228c:	8811      	ldrh	r1, [r2, #0]
 800228e:	2201      	movs	r2, #1
 8002290:	4618      	mov	r0, r3
 8002292:	f000 ffca 	bl	800322a <HAL_GPIO_WritePin>
		DelayMotor(Delta_Time);
 8002296:	4b22      	ldr	r3, [pc, #136]	; (8002320 <Steps+0x104>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fda4 	bl	8001de8 <DelayMotor>
		HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 80022a0:	4b1d      	ldr	r3, [pc, #116]	; (8002318 <Steps+0xfc>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a1d      	ldr	r2, [pc, #116]	; (800231c <Steps+0x100>)
 80022a6:	8811      	ldrh	r1, [r2, #0]
 80022a8:	2200      	movs	r2, #0
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 ffbd 	bl	800322a <HAL_GPIO_WritePin>
		DelayMotor(Delta_Time);
 80022b0:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <Steps+0x104>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff fd97 	bl	8001de8 <DelayMotor>
		if (STOP_MOTOR == 0) {
 80022ba:	4b1a      	ldr	r3, [pc, #104]	; (8002324 <Steps+0x108>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d110      	bne.n	80022e6 <Steps+0xca>
			flag_dec = 1;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <Steps+0xe8>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	701a      	strb	r2, [r3, #0]
			ACC();
 80022ca:	f7ff feb5 	bl	8002038 <ACC>
			flag_dec = 0;
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <Steps+0xe8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
			flag_usk = 1;
 80022d4:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <Steps+0xec>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
			flag_test = 1;
 80022da:	4b13      	ldr	r3, [pc, #76]	; (8002328 <Steps+0x10c>)
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
			Motor_Off();
 80022e0:	f7ff fe46 	bl	8001f70 <Motor_Off>
			break;
 80022e4:	e007      	b.n	80022f6 <Steps+0xda>
	for (size_t i = 0; i < steps_; i++) { //razgon
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	3301      	adds	r3, #1
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d39c      	bcc.n	800222e <Steps+0x12>
		}
	}
}
 80022f4:	bf00      	nop
 80022f6:	bf00      	nop
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000024b 	.word	0x2000024b
 8002304:	20000264 	.word	0x20000264
 8002308:	20000010 	.word	0x20000010
 800230c:	20000258 	.word	0x20000258
 8002310:	20000254 	.word	0x20000254
 8002314:	20000000 	.word	0x20000000
 8002318:	20000260 	.word	0x20000260
 800231c:	2000025c 	.word	0x2000025c
 8002320:	20000268 	.word	0x20000268
 8002324:	20000249 	.word	0x20000249
 8002328:	2000024a 	.word	0x2000024a

0800232c <HAL_MspInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <HAL_MspInit+0x5c>)
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	4a14      	ldr	r2, [pc, #80]	; (8002388 <HAL_MspInit+0x5c>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6193      	str	r3, [r2, #24]
 800233e:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_MspInit+0x5c>)
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 800234a:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_MspInit+0x5c>)
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	4a0e      	ldr	r2, [pc, #56]	; (8002388 <HAL_MspInit+0x5c>)
 8002350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002354:	61d3      	str	r3, [r2, #28]
 8002356:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <HAL_MspInit+0x5c>)
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235e:	607b      	str	r3, [r7, #4]
 8002360:	687b      	ldr	r3, [r7, #4]

	/* System interrupt init*/

	/** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
	 */
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002362:	4b0a      	ldr	r3, [pc, #40]	; (800238c <HAL_MspInit+0x60>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <HAL_MspInit+0x60>)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6053      	str	r3, [r2, #4]

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr
 8002388:	40021000 	.word	0x40021000
 800238c:	40010000 	.word	0x40010000

08002390 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002398:	f107 0310 	add.w	r3, r7, #16
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
	if (hadc->Instance == ADC1) {
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a14      	ldr	r2, [pc, #80]	; (80023fc <HAL_ADC_MspInit+0x6c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d121      	bne.n	80023f4 <HAL_ADC_MspInit+0x64>
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 80023b0:	4b13      	ldr	r3, [pc, #76]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	4a12      	ldr	r2, [pc, #72]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ba:	6193      	str	r3, [r2, #24]
 80023bc:	4b10      	ldr	r3, [pc, #64]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80023c8:	4b0d      	ldr	r3, [pc, #52]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a0c      	ldr	r2, [pc, #48]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023ce:	f043 0308 	orr.w	r3, r3, #8
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_ADC_MspInit+0x70>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	68bb      	ldr	r3, [r7, #8]
		/**ADC1 GPIO Configuration
		 PB1     ------> ADC1_IN9
		 */
		GPIO_InitStruct.Pin = ADC_Pin;
 80023e0:	2302      	movs	r3, #2
 80023e2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023e4:	2303      	movs	r3, #3
 80023e6:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	4619      	mov	r1, r3
 80023ee:	4805      	ldr	r0, [pc, #20]	; (8002404 <HAL_ADC_MspInit+0x74>)
 80023f0:	f000 fd80 	bl	8002ef4 <HAL_GPIO_Init>
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}

}
 80023f4:	bf00      	nop
 80023f6:	3720      	adds	r7, #32
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40012400 	.word	0x40012400
 8002400:	40021000 	.word	0x40021000
 8002404:	40010c00 	.word	0x40010c00

08002408 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	; 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
	if (hi2c->Instance == I2C1) {
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a1d      	ldr	r2, [pc, #116]	; (8002498 <HAL_I2C_MspInit+0x90>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d132      	bne.n	800248e <HAL_I2C_MspInit+0x86>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002428:	4b1c      	ldr	r3, [pc, #112]	; (800249c <HAL_I2C_MspInit+0x94>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	4a1b      	ldr	r2, [pc, #108]	; (800249c <HAL_I2C_MspInit+0x94>)
 800242e:	f043 0308 	orr.w	r3, r3, #8
 8002432:	6193      	str	r3, [r2, #24]
 8002434:	4b19      	ldr	r3, [pc, #100]	; (800249c <HAL_I2C_MspInit+0x94>)
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	f003 0308 	and.w	r3, r3, #8
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	693b      	ldr	r3, [r7, #16]
		/**I2C1 GPIO Configuration
		 PB8     ------> I2C1_SCL
		 PB9     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8002440:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002444:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002446:	2312      	movs	r3, #18
 8002448:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800244a:	2303      	movs	r3, #3
 800244c:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244e:	f107 0314 	add.w	r3, r7, #20
 8002452:	4619      	mov	r1, r3
 8002454:	4812      	ldr	r0, [pc, #72]	; (80024a0 <HAL_I2C_MspInit+0x98>)
 8002456:	f000 fd4d 	bl	8002ef4 <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_I2C1_ENABLE();
 800245a:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_I2C_MspInit+0x9c>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
 8002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002462:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	f043 0302 	orr.w	r3, r3, #2
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
 8002470:	4a0c      	ldr	r2, [pc, #48]	; (80024a4 <HAL_I2C_MspInit+0x9c>)
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	6053      	str	r3, [r2, #4]

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_I2C_MspInit+0x94>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	4a08      	ldr	r2, [pc, #32]	; (800249c <HAL_I2C_MspInit+0x94>)
 800247c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002480:	61d3      	str	r3, [r2, #28]
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_I2C_MspInit+0x94>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}

}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	; 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40005400 	.word	0x40005400
 800249c:	40021000 	.word	0x40021000
 80024a0:	40010c00 	.word	0x40010c00
 80024a4:	40010000 	.word	0x40010000

080024a8 <HAL_TIM_Encoder_MspInit>:
 * @brief TIM_Encoder MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_encoder: TIM_Encoder handle pointer
 * @retval None
 */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim_encoder) {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
	if (htim_encoder->Instance == TIM1) {
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <HAL_TIM_Encoder_MspInit+0x74>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d124      	bne.n	8002512 <HAL_TIM_Encoder_MspInit+0x6a>
		/* USER CODE BEGIN TIM1_MspInit 0 */

		/* USER CODE END TIM1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM1_CLK_ENABLE();
 80024c8:	4b15      	ldr	r3, [pc, #84]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4a14      	ldr	r2, [pc, #80]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024d2:	6193      	str	r3, [r2, #24]
 80024d4:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	4b0f      	ldr	r3, [pc, #60]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a0e      	ldr	r2, [pc, #56]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024e6:	f043 0304 	orr.w	r3, r3, #4
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <HAL_TIM_Encoder_MspInit+0x78>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	68bb      	ldr	r3, [r7, #8]
		/**TIM1 GPIO Configuration
		 PA8     ------> TIM1_CH1
		 PA9     ------> TIM1_CH2
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80024f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024fc:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002502:	2301      	movs	r3, #1
 8002504:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002506:	f107 0310 	add.w	r3, r7, #16
 800250a:	4619      	mov	r1, r3
 800250c:	4805      	ldr	r0, [pc, #20]	; (8002524 <HAL_TIM_Encoder_MspInit+0x7c>)
 800250e:	f000 fcf1 	bl	8002ef4 <HAL_GPIO_Init>
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}

}
 8002512:	bf00      	nop
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40012c00 	.word	0x40012c00
 8002520:	40021000 	.word	0x40021000
 8002524:	40010800 	.word	0x40010800

08002528 <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM3) {
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a12      	ldr	r2, [pc, #72]	; (8002580 <HAL_TIM_Base_MspInit+0x58>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d10c      	bne.n	8002554 <HAL_TIM_Base_MspInit+0x2c>
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 800253a:	4b12      	ldr	r3, [pc, #72]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	4a11      	ldr	r2, [pc, #68]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	61d3      	str	r3, [r2, #28]
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN TIM4_MspInit 1 */

		/* USER CODE END TIM4_MspInit 1 */
	}

}
 8002552:	e010      	b.n	8002576 <HAL_TIM_Base_MspInit+0x4e>
	} else if (htim_base->Instance == TIM4) {
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <HAL_TIM_Base_MspInit+0x60>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d10b      	bne.n	8002576 <HAL_TIM_Base_MspInit+0x4e>
		__HAL_RCC_TIM4_CLK_ENABLE();
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4a08      	ldr	r2, [pc, #32]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	61d3      	str	r3, [r2, #28]
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_TIM_Base_MspInit+0x5c>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
}
 8002576:	bf00      	nop
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	40000400 	.word	0x40000400
 8002584:	40021000 	.word	0x40021000
 8002588:	40000800 	.word	0x40000800

0800258c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002594:	f107 030c 	add.w	r3, r7, #12
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
	if (htim->Instance == TIM3) {
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a18      	ldr	r2, [pc, #96]	; (8002608 <HAL_TIM_MspPostInit+0x7c>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d129      	bne.n	8002600 <HAL_TIM_MspPostInit+0x74>
		/* USER CODE BEGIN TIM3_MspPostInit 0 */

		/* USER CODE END TIM3_MspPostInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	4b17      	ldr	r3, [pc, #92]	; (800260c <HAL_TIM_MspPostInit+0x80>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	4a16      	ldr	r2, [pc, #88]	; (800260c <HAL_TIM_MspPostInit+0x80>)
 80025b2:	f043 0308 	orr.w	r3, r3, #8
 80025b6:	6193      	str	r3, [r2, #24]
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <HAL_TIM_MspPostInit+0x80>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	68bb      	ldr	r3, [r7, #8]
		/**TIM3 GPIO Configuration
		 PB4     ------> TIM3_CH1
		 */
		GPIO_InitStruct.Pin = PWM_OUT_Pin;
 80025c4:	2310      	movs	r3, #16
 80025c6:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c8:	2302      	movs	r3, #2
 80025ca:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025cc:	2302      	movs	r3, #2
 80025ce:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 80025d0:	f107 030c 	add.w	r3, r7, #12
 80025d4:	4619      	mov	r1, r3
 80025d6:	480e      	ldr	r0, [pc, #56]	; (8002610 <HAL_TIM_MspPostInit+0x84>)
 80025d8:	f000 fc8c 	bl	8002ef4 <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_TIM3_PARTIAL();
 80025dc:	4b0d      	ldr	r3, [pc, #52]	; (8002614 <HAL_TIM_MspPostInit+0x88>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	61fb      	str	r3, [r7, #28]
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80025e8:	61fb      	str	r3, [r7, #28]
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80025f0:	61fb      	str	r3, [r7, #28]
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	4a06      	ldr	r2, [pc, #24]	; (8002614 <HAL_TIM_MspPostInit+0x88>)
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 8002600:	bf00      	nop
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40000400 	.word	0x40000400
 800260c:	40021000 	.word	0x40021000
 8002610:	40010c00 	.word	0x40010c00
 8002614:	40010000 	.word	0x40010000

08002618 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b08a      	sub	sp, #40	; 0x28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
	if (huart->Instance == USART1) {
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a22      	ldr	r2, [pc, #136]	; (80026bc <HAL_UART_MspInit+0xa4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d13d      	bne.n	80026b4 <HAL_UART_MspInit+0x9c>
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 8002638:	4b21      	ldr	r3, [pc, #132]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a20      	ldr	r2, [pc, #128]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 800263e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b1e      	ldr	r3, [pc, #120]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002650:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a1a      	ldr	r2, [pc, #104]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 8002656:	f043 0308 	orr.w	r3, r3, #8
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <HAL_UART_MspInit+0xa8>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	68fb      	ldr	r3, [r7, #12]
		/**USART1 GPIO Configuration
		 PB6     ------> USART1_TX
		 PB7     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = TxD_Pin;
 8002668:	2340      	movs	r3, #64	; 0x40
 800266a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266c:	2302      	movs	r3, #2
 800266e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002670:	2303      	movs	r3, #3
 8002672:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(TxD_GPIO_Port, &GPIO_InitStruct);
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	4619      	mov	r1, r3
 800267a:	4812      	ldr	r0, [pc, #72]	; (80026c4 <HAL_UART_MspInit+0xac>)
 800267c:	f000 fc3a 	bl	8002ef4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = RxD_Pin;
 8002680:	2380      	movs	r3, #128	; 0x80
 8002682:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002684:	2300      	movs	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(RxD_GPIO_Port, &GPIO_InitStruct);
 800268c:	f107 0314 	add.w	r3, r7, #20
 8002690:	4619      	mov	r1, r3
 8002692:	480c      	ldr	r0, [pc, #48]	; (80026c4 <HAL_UART_MspInit+0xac>)
 8002694:	f000 fc2e 	bl	8002ef4 <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_USART1_ENABLE();
 8002698:	4b0b      	ldr	r3, [pc, #44]	; (80026c8 <HAL_UART_MspInit+0xb0>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	f043 0304 	orr.w	r3, r3, #4
 80026ac:	627b      	str	r3, [r7, #36]	; 0x24
 80026ae:	4a06      	ldr	r2, [pc, #24]	; (80026c8 <HAL_UART_MspInit+0xb0>)
 80026b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b2:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}

}
 80026b4:	bf00      	nop
 80026b6:	3728      	adds	r7, #40	; 0x28
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40013800 	.word	0x40013800
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010c00 	.word	0x40010c00
 80026c8:	40010000 	.word	0x40010000

080026cc <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	HAL_RCC_NMI_IRQHandler();
 80026d0:	f001 fb1e 	bl	8003d10 <HAL_RCC_NMI_IRQHandler>
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80026d4:	e7fe      	b.n	80026d4 <NMI_Handler+0x8>

080026d6 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80026d6:	b480      	push	{r7}
 80026d8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 80026da:	e7fe      	b.n	80026da <HardFault_Handler+0x4>

080026dc <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 80026e0:	e7fe      	b.n	80026e0 <MemManage_Handler+0x4>

080026e2 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80026e2:	b480      	push	{r7}
 80026e4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 80026e6:	e7fe      	b.n	80026e6 <BusFault_Handler+0x4>

080026e8 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 80026ec:	e7fe      	b.n	80026ec <UsageFault_Handler+0x4>

080026ee <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr

080026fa <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr

08002706 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8002712:	b580      	push	{r7, lr}
 8002714:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8002716:	f000 f88d 	bl	8002834 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}

0800271e <EXTI15_10_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(LEFT_Pin);
 8002722:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002726:	f000 fd99 	bl	800325c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(RIGHT_Pin);
 800272a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800272e:	f000 fd95 	bl	800325c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(ENC_KN_Pin);
 8002732:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002736:	f000 fd91 	bl	800325c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(KN2_Pin);
 800273a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800273e:	f000 fd8d 	bl	800325c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(KN1_Pin);
 8002742:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002746:	f000 fd89 	bl	800325c <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}

0800274e <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800274e:	b480      	push	{r7}
 8002750:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
	...

0800275c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800275c:	f7ff fff7 	bl	800274e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002760:	480b      	ldr	r0, [pc, #44]	; (8002790 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002762:	490c      	ldr	r1, [pc, #48]	; (8002794 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002764:	4a0c      	ldr	r2, [pc, #48]	; (8002798 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002766:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002768:	e002      	b.n	8002770 <LoopCopyDataInit>

0800276a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800276a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800276c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800276e:	3304      	adds	r3, #4

08002770 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002770:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002772:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002774:	d3f9      	bcc.n	800276a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002776:	4a09      	ldr	r2, [pc, #36]	; (800279c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002778:	4c09      	ldr	r4, [pc, #36]	; (80027a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800277a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800277c:	e001      	b.n	8002782 <LoopFillZerobss>

0800277e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800277e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002780:	3204      	adds	r2, #4

08002782 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002782:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002784:	d3fb      	bcc.n	800277e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002786:	f002 fadd 	bl	8004d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800278a:	f7fe ff49 	bl	8001620 <main>
  bx lr
 800278e:	4770      	bx	lr
  ldr r0, =_sdata
 8002790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002794:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002798:	08005d00 	.word	0x08005d00
  ldr r2, =_sbss
 800279c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80027a0:	20000274 	.word	0x20000274

080027a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027a4:	e7fe      	b.n	80027a4 <ADC1_2_IRQHandler>
	...

080027a8 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

	/* Prefetch buffer is not available on value line devices */
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <HAL_Init+0x28>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <HAL_Init+0x28>)
 80027b2:	f043 0310 	orr.w	r3, r3, #16
 80027b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b8:	2003      	movs	r0, #3
 80027ba:	f000 fb59 	bl	8002e70 <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80027be:	200f      	movs	r0, #15
 80027c0:	f000 f808 	bl	80027d4 <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80027c4:	f7ff fdb2 	bl	800232c <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40022000 	.word	0x40022000

080027d4 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	/* Configure the SysTick to have interrupt in 1ms time basis*/
	if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <HAL_InitTick+0x54>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <HAL_InitTick+0x58>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	4619      	mov	r1, r3
 80027e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f2:	4618      	mov	r0, r3
 80027f4:	f000 fb71 	bl	8002eda <HAL_SYSTICK_Config>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_InitTick+0x2e>
		return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e00e      	b.n	8002820 <HAL_InitTick+0x4c>
	}

	/* Configure the SysTick IRQ priority */
	if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2b0f      	cmp	r3, #15
 8002806:	d80a      	bhi.n	800281e <HAL_InitTick+0x4a>
		HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002808:	2200      	movs	r2, #0
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	f04f 30ff 	mov.w	r0, #4294967295
 8002810:	f000 fb39 	bl	8002e86 <HAL_NVIC_SetPriority>
		uwTickPrio = TickPriority;
 8002814:	4a06      	ldr	r2, [pc, #24]	; (8002830 <HAL_InitTick+0x5c>)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6013      	str	r3, [r2, #0]
	} else {
		return HAL_ERROR;
	}

	/* Return function status */
	return HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	e000      	b.n	8002820 <HAL_InitTick+0x4c>
		return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20000018 	.word	0x20000018
 800282c:	20000020 	.word	0x20000020
 8002830:	2000001c 	.word	0x2000001c

08002834 <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <HAL_IncTick+0x1c>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	461a      	mov	r2, r3
 800283e:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_IncTick+0x20>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4413      	add	r3, r2
 8002844:	4a03      	ldr	r2, [pc, #12]	; (8002854 <HAL_IncTick+0x20>)
 8002846:	6013      	str	r3, [r2, #0]
}
 8002848:	bf00      	nop
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	20000020 	.word	0x20000020
 8002854:	20000270 	.word	0x20000270

08002858 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note  This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
	return uwTick;
 800285c:	4b02      	ldr	r3, [pc, #8]	; (8002868 <HAL_GetTick+0x10>)
 800285e:	681b      	ldr	r3, [r3, #0]
}
 8002860:	4618      	mov	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	20000270 	.word	0x20000270

0800286c <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff fff0 	bl	8002858 <HAL_GetTick>
 8002878:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	60fb      	str	r3, [r7, #12]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY) {
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002884:	d005      	beq.n	8002892 <HAL_Delay+0x26>
		wait += (uint32_t) (uwTickFreq);
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_Delay+0x44>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4413      	add	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 8002892:	bf00      	nop
 8002894:	f7ff ffe0 	bl	8002858 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d8f7      	bhi.n	8002894 <HAL_Delay+0x28>
	}
}
 80028a4:	bf00      	nop
 80028a6:	bf00      	nop
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000020 	.word	0x20000020

080028b4 <HAL_ADC_Init>:
 *         ADC and scope of regular group. For parameters details, see comments 
 *         of structure "ADC_InitTypeDef".
 * @param  hadc: ADC handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc) {
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028bc:	2300      	movs	r3, #0
 80028be:	75fb      	strb	r3, [r7, #23]
	uint32_t tmp_cr1 = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	613b      	str	r3, [r7, #16]
	uint32_t tmp_cr2 = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60bb      	str	r3, [r7, #8]
	uint32_t tmp_sqr1 = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]

	/* Check ADC handle */
	if (hadc == NULL) {
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_ADC_Init+0x22>
		return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e0be      	b.n	8002a54 <HAL_ADC_Init+0x1a0>
	assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
	assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
	assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));

	if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) {
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	2b00      	cmp	r3, #0
	/* Refer to header of this file for more details on clock enabling          */
	/* procedure.                                                               */

	/* Actions performed only if ADC is coming from state reset:                */
	/* - Initialization of ADC MSP                                              */
	if (hadc->State == HAL_ADC_STATE_RESET) {
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d109      	bne.n	80028f8 <HAL_ADC_Init+0x44>
		/* Initialize ADC error code */
		ADC_CLEAR_ERRORCODE(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Allocate lock resource and initialize it */
		hadc->Lock = HAL_UNLOCKED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
		/* Init the low level hardware */
		HAL_ADC_MspInit(hadc);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7ff fd4c 	bl	8002390 <HAL_ADC_MspInit>
	/* Stop potential conversion on going, on regular and injected groups */
	/* Disable ADC peripheral */
	/* Note: In case of ADC already enabled, precaution to not launch an        */
	/*       unwanted conversion while modifying register CR2 by writing 1 to   */
	/*       bit ADON.                                                          */
	tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 f9ab 	bl	8002c54 <ADC_ConversionStop_Disable>
 80028fe:	4603      	mov	r3, r0
 8002900:	75fb      	strb	r3, [r7, #23]

	/* Configuration of ADC parameters if previous preliminary actions are      */
	/* correctly completed.                                                     */
	if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	2b00      	cmp	r3, #0
 800290c:	f040 8099 	bne.w	8002a42 <HAL_ADC_Init+0x18e>
			&& (tmp_hal_status == HAL_OK)) {
 8002910:	7dfb      	ldrb	r3, [r7, #23]
 8002912:	2b00      	cmp	r3, #0
 8002914:	f040 8095 	bne.w	8002a42 <HAL_ADC_Init+0x18e>
		/* Set ADC state */
		ADC_STATE_CLR_SET(hadc->State,
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002920:	f023 0302 	bic.w	r3, r3, #2
 8002924:	f043 0202 	orr.w	r2, r3, #2
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	629a      	str	r2, [r3, #40]	; 0x28
		/*  - continuous conversion mode                                          */
		/* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
		/*       HAL_ADC_Start_xxx functions because if set in this function,     */
		/*       a conversion on injected group would start a conversion also on  */
		/*       regular group after ADC enabling.                                */
		tmp_cr2 |= (hadc->Init.DataAlign
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685a      	ldr	r2, [r3, #4]
				| ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	431a      	orrs	r2, r3
				| ADC_CR2_CONTINUOUS((uint32_t )hadc->Init.ContinuousConvMode));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	7b1b      	ldrb	r3, [r3, #12]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4313      	orrs	r3, r2
		tmp_cr2 |= (hadc->Init.DataAlign
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	4313      	orrs	r3, r2
 8002942:	60bb      	str	r3, [r7, #8]

		/* Configuration of ADC:                                                  */
		/*  - scan mode                                                           */
		/*  - discontinuous mode disable/enable                                   */
		/*  - discontinuous mode number of conversions                            */
		tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294c:	d003      	beq.n	8002956 <HAL_ADC_Init+0xa2>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d102      	bne.n	800295c <HAL_ADC_Init+0xa8>
 8002956:	f44f 7380 	mov.w	r3, #256	; 0x100
 800295a:	e000      	b.n	800295e <HAL_ADC_Init+0xaa>
 800295c:	2300      	movs	r3, #0
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	4313      	orrs	r3, r2
 8002962:	613b      	str	r3, [r7, #16]

		/* Enable discontinuous mode only if continuous mode is disabled */
		/* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
		/*       discontinuous is set anyway, but will have no effect on ADC HW.  */
		if (hadc->Init.DiscontinuousConvMode == ENABLE) {
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	7d1b      	ldrb	r3, [r3, #20]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d119      	bne.n	80029a0 <HAL_ADC_Init+0xec>
			if (hadc->Init.ContinuousConvMode == DISABLE) {
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7b1b      	ldrb	r3, [r3, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d109      	bne.n	8002988 <HAL_ADC_Init+0xd4>
				/* Enable the selected ADC regular discontinuous mode */
				/* Set the number of channels to be converted in discontinuous mode */
				SET_BIT(tmp_cr1,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	3b01      	subs	r3, #1
 800297a:	035a      	lsls	r2, r3, #13
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002984:	613b      	str	r3, [r7, #16]
 8002986:	e00b      	b.n	80029a0 <HAL_ADC_Init+0xec>
			} else {
				/* ADC regular group settings continuous and sequencer discontinuous*/
				/* cannot be enabled simultaneously.                                */

				/* Update ADC state machine to error */
				SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298c:	f043 0220 	orr.w	r2, r3, #32
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	629a      	str	r2, [r3, #40]	; 0x28

				/* Set ADC error code to ADC IP internal error */
				SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	f043 0201 	orr.w	r2, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}

		/* Update ADC configuration register CR1 with previous settings */
		MODIFY_REG(hadc->Instance->CR1,
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	605a      	str	r2, [r3, #4]
				ADC_CR1_SCAN | ADC_CR1_DISCEN | ADC_CR1_DISCNUM, tmp_cr1);

		/* Update ADC configuration register CR2 with previous settings */
		MODIFY_REG(hadc->Instance->CR2,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	4b28      	ldr	r3, [pc, #160]	; (8002a5c <HAL_ADC_Init+0x1a8>)
 80029bc:	4013      	ands	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	68b9      	ldr	r1, [r7, #8]
 80029c4:	430b      	orrs	r3, r1
 80029c6:	6093      	str	r3, [r2, #8]
		/*   Note: Scan mode is present by hardware on this device and, if        */
		/*   disabled, discards automatically nb of conversions. Anyway, nb of    */
		/*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
		/* - if scan mode is enabled, regular channels sequence length is set to  */
		/*   parameter "NbrOfConversion"                                          */
		if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE) {
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029d0:	d003      	beq.n	80029da <HAL_ADC_Init+0x126>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d104      	bne.n	80029e4 <HAL_ADC_Init+0x130>
			tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	3b01      	subs	r3, #1
 80029e0:	051b      	lsls	r3, r3, #20
 80029e2:	60fb      	str	r3, [r7, #12]
		}

		MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, tmp_sqr1);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ea:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	62da      	str	r2, [r3, #44]	; 0x2c
		/* ensure of no potential problem of ADC core IP clocking.                */
		/* Check through register CR2 (excluding bits set in other functions:     */
		/* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
		/* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
		/* measurement path bit (TSVREFE).                                        */
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <HAL_ADC_Init+0x1ac>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d10b      	bne.n	8002a20 <HAL_ADC_Init+0x16c>
						ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
						ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
						ADC_CR2_TSVREFE )) == tmp_cr2) {
			/* Set ADC error code to none */
			ADC_CLEAR_ERRORCODE(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	62da      	str	r2, [r3, #44]	; 0x2c

			/* Set the ADC state */
			ADC_STATE_CLR_SET(hadc->State,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	f043 0201 	orr.w	r2, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a1e:	e018      	b.n	8002a52 <HAL_ADC_Init+0x19e>
					HAL_ADC_STATE_BUSY_INTERNAL,
					HAL_ADC_STATE_READY);
		} else {
			/* Update ADC state machine to error */
			ADC_STATE_CLR_SET(hadc->State,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	f023 0312 	bic.w	r3, r3, #18
 8002a28:	f043 0210 	orr.w	r2, r3, #16
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	629a      	str	r2, [r3, #40]	; 0x28
					HAL_ADC_STATE_BUSY_INTERNAL,
					HAL_ADC_STATE_ERROR_INTERNAL);

			/* Set ADC error code to ADC IP internal error */
			SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a34:	f043 0201 	orr.w	r2, r3, #1
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	62da      	str	r2, [r3, #44]	; 0x2c

			tmp_hal_status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	75fb      	strb	r3, [r7, #23]
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a40:	e007      	b.n	8002a52 <HAL_ADC_Init+0x19e>
		}

	} else {
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a46:	f043 0210 	orr.w	r2, r3, #16
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	629a      	str	r2, [r3, #40]	; 0x28

		tmp_hal_status = HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	75fb      	strb	r3, [r7, #23]
	}

	/* Return function status */
	return tmp_hal_status;
 8002a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	ffe1f7fd 	.word	0xffe1f7fd
 8002a60:	ff1f0efe 	.word	0xff1f0efe

08002a64 <HAL_ADC_ConfigChannel>:
 * @param  hadc: ADC handle
 * @param  sConfig: Structure of ADC channel for regular group.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc,
		ADC_ChannelConfTypeDef *sConfig) {
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	73fb      	strb	r3, [r7, #15]
	__IO uint32_t wait_loop_index = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
	assert_param(IS_ADC_CHANNEL(sConfig->Channel));
	assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
	assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

	/* Process locked */
	__HAL_LOCK(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x20>
 8002a80:	2302      	movs	r3, #2
 8002a82:	e0dc      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x1da>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Regular sequence configuration */
	/* For Rank 1 to 6 */
	if (sConfig->Rank < 7U) {
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b06      	cmp	r3, #6
 8002a92:	d81c      	bhi.n	8002ace <HAL_ADC_ConfigChannel+0x6a>
		MODIFY_REG(hadc->Instance->SQR3,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b05      	subs	r3, #5
 8002aa6:	221f      	movs	r2, #31
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	4019      	ands	r1, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	3b05      	subs	r3, #5
 8002ac0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	635a      	str	r2, [r3, #52]	; 0x34
 8002acc:	e03c      	b.n	8002b48 <HAL_ADC_ConfigChannel+0xe4>
				ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank),
				ADC_SQR3_RK(sConfig->Channel, sConfig->Rank));
	}
	/* For Rank 7 to 12 */
	else if (sConfig->Rank < 13U) {
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b0c      	cmp	r3, #12
 8002ad4:	d81c      	bhi.n	8002b10 <HAL_ADC_ConfigChannel+0xac>
		MODIFY_REG(hadc->Instance->SQR2,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3b23      	subs	r3, #35	; 0x23
 8002ae8:	221f      	movs	r2, #31
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	4019      	ands	r1, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	3b23      	subs	r3, #35	; 0x23
 8002b02:	fa00 f203 	lsl.w	r2, r0, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	631a      	str	r2, [r3, #48]	; 0x30
 8002b0e:	e01b      	b.n	8002b48 <HAL_ADC_ConfigChannel+0xe4>
				ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank),
				ADC_SQR2_RK(sConfig->Channel, sConfig->Rank));
	}
	/* For Rank 13 to 16 */
	else {
		MODIFY_REG(hadc->Instance->SQR1,
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b41      	subs	r3, #65	; 0x41
 8002b22:	221f      	movs	r2, #31
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	4019      	ands	r1, r3
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	6818      	ldr	r0, [r3, #0]
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	3b41      	subs	r3, #65	; 0x41
 8002b3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	62da      	str	r2, [r3, #44]	; 0x2c
				ADC_SQR1_RK(sConfig->Channel, sConfig->Rank));
	}

	/* Channel sampling time configuration */
	/* For channels 10 to 17 */
	if (sConfig->Channel >= ADC_CHANNEL_10) {
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b09      	cmp	r3, #9
 8002b4e:	d91c      	bls.n	8002b8a <HAL_ADC_ConfigChannel+0x126>
		MODIFY_REG(hadc->Instance->SMPR1,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68d9      	ldr	r1, [r3, #12]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	4413      	add	r3, r2
 8002b60:	3b1e      	subs	r3, #30
 8002b62:	2207      	movs	r2, #7
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	4019      	ands	r1, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	6898      	ldr	r0, [r3, #8]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	4413      	add	r3, r2
 8002b7a:	3b1e      	subs	r3, #30
 8002b7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	60da      	str	r2, [r3, #12]
 8002b88:	e019      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x15a>
				ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel),
				ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel));
	} else /* For channels 0 to 9 */
	{
		MODIFY_REG(hadc->Instance->SMPR2,
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6919      	ldr	r1, [r3, #16]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	2207      	movs	r2, #7
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	4019      	ands	r1, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	6898      	ldr	r0, [r3, #8]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	611a      	str	r2, [r3, #16]
				ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel));
	}

	/* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
	/* and VREFINT measurement path.                                            */
	if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d003      	beq.n	8002bce <HAL_ADC_ConfigChannel+0x16a>
			|| (sConfig->Channel == ADC_CHANNEL_VREFINT)) {
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b11      	cmp	r3, #17
 8002bcc:	d132      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
		/* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
		/* measurement channels (VrefInt/TempSensor). If these channels are       */
		/* intended to be set on other ADC instances, an error is reported.       */
		if (hadc->Instance == ADC1) {
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a1d      	ldr	r2, [pc, #116]	; (8002c48 <HAL_ADC_ConfigChannel+0x1e4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d125      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x1c0>
			if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET) {
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d126      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
				SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002bf4:	609a      	str	r2, [r3, #8]

				if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) {
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b10      	cmp	r3, #16
 8002bfc:	d11a      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
					/* Delay for temperature sensor stabilization time */
					/* Compute number of CPU cycles to wait for */
					wait_loop_index = (ADC_TEMPSENSOR_DELAY_US
							* (SystemCoreClock / 1000000U));
 8002bfe:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <HAL_ADC_ConfigChannel+0x1e8>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a13      	ldr	r2, [pc, #76]	; (8002c50 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c04:	fba2 2303 	umull	r2, r3, r2, r3
 8002c08:	0c9a      	lsrs	r2, r3, #18
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
					wait_loop_index = (ADC_TEMPSENSOR_DELAY_US
 8002c12:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0U) {
 8002c14:	e002      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x1b8>
						wait_loop_index--;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0U) {
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f9      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x1b2>
 8002c22:	e007      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
					}
				}
			}
		} else {
			/* Update ADC state machine to error */
			SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c28:	f043 0220 	orr.w	r2, r3, #32
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	629a      	str	r2, [r3, #40]	; 0x28

			tmp_hal_status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
		}
	}

	/* Process unlocked */
	__HAL_UNLOCK(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return tmp_hal_status;
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	40012400 	.word	0x40012400
 8002c4c:	20000018 	.word	0x20000018
 8002c50:	431bde83 	.word	0x431bde83

08002c54 <ADC_ConversionStop_Disable>:
 * @note   Prerequisite condition to use this function: ADC conversions must be
 *         stopped to disable the ADC.
 * @param  hadc: ADC handle
 * @retval HAL status.
 */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef *hadc) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]

	/* Verification if ADC is not already disabled */
	if (ADC_IS_ENABLE(hadc) != RESET) {
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d12e      	bne.n	8002ccc <ADC_ConversionStop_Disable+0x78>
		/* Disable the ADC peripheral */
		__HAL_ADC_DISABLE(hadc);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	609a      	str	r2, [r3, #8]

		/* Get tick count */
		tickstart = HAL_GetTick();
 8002c7e:	f7ff fdeb 	bl	8002858 <HAL_GetTick>
 8002c82:	60f8      	str	r0, [r7, #12]

		/* Wait for ADC effectively disabled */
		while (ADC_IS_ENABLE(hadc) != RESET) {
 8002c84:	e01b      	b.n	8002cbe <ADC_ConversionStop_Disable+0x6a>
			if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT) {
 8002c86:	f7ff fde7 	bl	8002858 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d914      	bls.n	8002cbe <ADC_ConversionStop_Disable+0x6a>
				/* New check to avoid false timeout detection in case of preemption */
				if (ADC_IS_ENABLE(hadc) != RESET) {
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d10d      	bne.n	8002cbe <ADC_ConversionStop_Disable+0x6a>
					/* Update ADC state machine to error */
					SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	629a      	str	r2, [r3, #40]	; 0x28

					/* Set ADC error code to ADC IP internal error */
					SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	62da      	str	r2, [r3, #44]	; 0x2c

					return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e007      	b.n	8002cce <ADC_ConversionStop_Disable+0x7a>
		while (ADC_IS_ENABLE(hadc) != RESET) {
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d0dc      	beq.n	8002c86 <ADC_ConversionStop_Disable+0x32>
			}
		}
	}

	/* Return HAL status */
	return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <__NVIC_SetPriorityGrouping>:
	 Only values from 0..7 are used.
	 In case of a conflict between priority grouping and available
	 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
	 \param [in]      PriorityGroup  Priority grouping field.
	 */
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
		uint32_t reg_value;
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	60fb      	str	r3, [r7, #12]

		reg_value = SCB->AIRCR; /* read old register configuration    */
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
				| SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	021a      	lsls	r2, r3, #8
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 8002d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d08:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 8002d0a:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	60d3      	str	r3, [r2, #12]
	}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000ed00 	.word	0xe000ed00

08002d20 <__NVIC_GetPriorityGrouping>:
	/**
	 \brief   Get Priority Grouping
	 \details Reads the priority grouping field from the NVIC Interrupt Controller.
	 \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
	 */
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <__NVIC_GetPriorityGrouping+0x18>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	f003 0307 	and.w	r3, r3, #7
				>> SCB_AIRCR_PRIGROUP_Pos));
	}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <__NVIC_EnableIRQ>:
	 \brief   Enable Interrupt
	 \details Enables a device specific interrupt in the NVIC interrupt controller.
	 \param [in]      IRQn  Device specific interrupt number.
	 \note    IRQn must not be negative.
	 */
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	db0b      	blt.n	8002d66 <__NVIC_EnableIRQ+0x2a>
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
					<< (((uint32_t) IRQn) & 0x1FUL));
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 8002d54:	4906      	ldr	r1, [pc, #24]	; (8002d70 <__NVIC_EnableIRQ+0x34>)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
	}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	e000e100 	.word	0xe000e100

08002d74 <__NVIC_SetPriority>:
	 or negative to specify a processor exception.
	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 \note    The priority cannot be set for every processor exception.
	 */
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	db0a      	blt.n	8002d9e <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	490c      	ldr	r1, [pc, #48]	; (8002dc0 <__NVIC_SetPriority+0x4c>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	0112      	lsls	r2, r2, #4
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	440b      	add	r3, r1
 8002d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		} else {
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		}
	}
 8002d9c:	e00a      	b.n	8002db4 <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	4908      	ldr	r1, [pc, #32]	; (8002dc4 <__NVIC_SetPriority+0x50>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	3b04      	subs	r3, #4
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	440b      	add	r3, r1
 8002db2:	761a      	strb	r2, [r3, #24]
	}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e100 	.word	0xe000e100
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	bf28      	it	cs
 8002de6:	2304      	movcs	r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
						(uint32_t) (__NVIC_PRIO_BITS) :
						(uint32_t) (7UL - PriorityGroupTmp);
		SubPriorityBits =
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3304      	adds	r3, #4
						< (uint32_t) 7UL) ?
						(uint32_t) 0UL :
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d902      	bls.n	8002df8 <NVIC_EncodePriority+0x30>
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3b03      	subs	r3, #3
 8002df6:	e000      	b.n	8002dfa <NVIC_EncodePriority+0x32>
 8002df8:	2300      	movs	r3, #0
		SubPriorityBits =
 8002dfa:	617b      	str	r3, [r7, #20]
						(uint32_t) ((PriorityGroupTmp - 7UL)
								+ (uint32_t) (__NVIC_PRIO_BITS));

		return (((PreemptPriority
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8002dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43da      	mvns	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8002e10:	f04f 31ff 	mov.w	r1, #4294967295
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43d9      	mvns	r1, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	400b      	ands	r3, r1
 8002e20:	4313      	orrs	r3, r2
	}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3724      	adds	r7, #36	; 0x24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e3c:	d301      	bcc.n	8002e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e00f      	b.n	8002e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e42:	4a0a      	ldr	r2, [pc, #40]	; (8002e6c <SysTick_Config+0x40>)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e4a:	210f      	movs	r1, #15
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	f7ff ff90 	bl	8002d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <SysTick_Config+0x40>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e5a:	4b04      	ldr	r3, [pc, #16]	; (8002e6c <SysTick_Config+0x40>)
 8002e5c:	2207      	movs	r2, #7
 8002e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	e000e010 	.word	0xe000e010

08002e70 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff2d 	bl	8002cd8 <__NVIC_SetPriorityGrouping>
}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b086      	sub	sp, #24
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00U;
 8002e94:	2300      	movs	r3, #0
 8002e96:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8002e98:	f7ff ff42 	bl	8002d20 <__NVIC_GetPriorityGrouping>
 8002e9c:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	6978      	ldr	r0, [r7, #20]
 8002ea4:	f7ff ff90 	bl	8002dc8 <NVIC_EncodePriority>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eae:	4611      	mov	r1, r2
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ff5f 	bl	8002d74 <__NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002eb6:	bf00      	nop
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8002ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff ff35 	bl	8002d3c <__NVIC_EnableIRQ>
}
 8002ed2:	bf00      	nop
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ffa2 	bl	8002e2c <SysTick_Config>
 8002ee8:	4603      	mov	r3, r0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <HAL_GPIO_Init>:
 * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8002ef4:	b480      	push	{r7}
 8002ef6:	b08b      	sub	sp, #44	; 0x2c
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
	uint32_t position = 0x00u;
 8002efe:	2300      	movs	r3, #0
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ioposition;
	uint32_t iocurrent;
	uint32_t temp;
	uint32_t config = 0x00u;
 8002f02:	2300      	movs	r3, #0
 8002f04:	623b      	str	r3, [r7, #32]
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

	/* Configure the port pins */
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 8002f06:	e169      	b.n	80031dc <HAL_GPIO_Init+0x2e8>
		/* Get the IO position */
		ioposition = (0x01uL << position);
 8002f08:	2201      	movs	r2, #1
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	61fb      	str	r3, [r7, #28]

		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]

		if (iocurrent == ioposition) {
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	f040 8158 	bne.w	80031d6 <HAL_GPIO_Init+0x2e2>
			/* Check the Alternate function parameters */
			assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

			/* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
			switch (GPIO_Init->Mode) {
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4a9a      	ldr	r2, [pc, #616]	; (8003194 <HAL_GPIO_Init+0x2a0>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d05e      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
 8002f30:	4a98      	ldr	r2, [pc, #608]	; (8003194 <HAL_GPIO_Init+0x2a0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d875      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f36:	4a98      	ldr	r2, [pc, #608]	; (8003198 <HAL_GPIO_Init+0x2a4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d058      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
 8002f3c:	4a96      	ldr	r2, [pc, #600]	; (8003198 <HAL_GPIO_Init+0x2a4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d86f      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f42:	4a96      	ldr	r2, [pc, #600]	; (800319c <HAL_GPIO_Init+0x2a8>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d052      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
 8002f48:	4a94      	ldr	r2, [pc, #592]	; (800319c <HAL_GPIO_Init+0x2a8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d869      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f4e:	4a94      	ldr	r2, [pc, #592]	; (80031a0 <HAL_GPIO_Init+0x2ac>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d04c      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
 8002f54:	4a92      	ldr	r2, [pc, #584]	; (80031a0 <HAL_GPIO_Init+0x2ac>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d863      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f5a:	4a92      	ldr	r2, [pc, #584]	; (80031a4 <HAL_GPIO_Init+0x2b0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d046      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
 8002f60:	4a90      	ldr	r2, [pc, #576]	; (80031a4 <HAL_GPIO_Init+0x2b0>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d85d      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f66:	2b12      	cmp	r3, #18
 8002f68:	d82a      	bhi.n	8002fc0 <HAL_GPIO_Init+0xcc>
 8002f6a:	2b12      	cmp	r3, #18
 8002f6c:	d859      	bhi.n	8003022 <HAL_GPIO_Init+0x12e>
 8002f6e:	a201      	add	r2, pc, #4	; (adr r2, 8002f74 <HAL_GPIO_Init+0x80>)
 8002f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f74:	08002fef 	.word	0x08002fef
 8002f78:	08002fc9 	.word	0x08002fc9
 8002f7c:	08002fdb 	.word	0x08002fdb
 8002f80:	0800301d 	.word	0x0800301d
 8002f84:	08003023 	.word	0x08003023
 8002f88:	08003023 	.word	0x08003023
 8002f8c:	08003023 	.word	0x08003023
 8002f90:	08003023 	.word	0x08003023
 8002f94:	08003023 	.word	0x08003023
 8002f98:	08003023 	.word	0x08003023
 8002f9c:	08003023 	.word	0x08003023
 8002fa0:	08003023 	.word	0x08003023
 8002fa4:	08003023 	.word	0x08003023
 8002fa8:	08003023 	.word	0x08003023
 8002fac:	08003023 	.word	0x08003023
 8002fb0:	08003023 	.word	0x08003023
 8002fb4:	08003023 	.word	0x08003023
 8002fb8:	08002fd1 	.word	0x08002fd1
 8002fbc:	08002fe5 	.word	0x08002fe5
 8002fc0:	4a79      	ldr	r2, [pc, #484]	; (80031a8 <HAL_GPIO_Init+0x2b4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d013      	beq.n	8002fee <HAL_GPIO_Init+0xfa>
				config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
				break;

				/* Parameters are checked with assert_param */
			default:
				break;
 8002fc6:	e02c      	b.n	8003022 <HAL_GPIO_Init+0x12e>
				config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	623b      	str	r3, [r7, #32]
				break;
 8002fce:	e029      	b.n	8003024 <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	623b      	str	r3, [r7, #32]
				break;
 8002fd8:	e024      	b.n	8003024 <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	3308      	adds	r3, #8
 8002fe0:	623b      	str	r3, [r7, #32]
				break;
 8002fe2:	e01f      	b.n	8003024 <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	330c      	adds	r3, #12
 8002fea:	623b      	str	r3, [r7, #32]
				break;
 8002fec:	e01a      	b.n	8003024 <HAL_GPIO_Init+0x130>
				if (GPIO_Init->Pull == GPIO_NOPULL) {
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d102      	bne.n	8002ffc <HAL_GPIO_Init+0x108>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ff6:	2304      	movs	r3, #4
 8002ff8:	623b      	str	r3, [r7, #32]
				break;
 8002ffa:	e013      	b.n	8003024 <HAL_GPIO_Init+0x130>
				} else if (GPIO_Init->Pull == GPIO_PULLUP) {
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d105      	bne.n	8003010 <HAL_GPIO_Init+0x11c>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003004:	2308      	movs	r3, #8
 8003006:	623b      	str	r3, [r7, #32]
					GPIOx->BSRR = ioposition;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	611a      	str	r2, [r3, #16]
				break;
 800300e:	e009      	b.n	8003024 <HAL_GPIO_Init+0x130>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003010:	2308      	movs	r3, #8
 8003012:	623b      	str	r3, [r7, #32]
					GPIOx->BRR = ioposition;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69fa      	ldr	r2, [r7, #28]
 8003018:	615a      	str	r2, [r3, #20]
				break;
 800301a:	e003      	b.n	8003024 <HAL_GPIO_Init+0x130>
				config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800301c:	2300      	movs	r3, #0
 800301e:	623b      	str	r3, [r7, #32]
				break;
 8003020:	e000      	b.n	8003024 <HAL_GPIO_Init+0x130>
				break;
 8003022:	bf00      	nop
			}

			/* Check if the current bit belongs to first half or last half of the pin count number
			 in order to address CRH or CRL register*/
			configregister =
					(iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	2bff      	cmp	r3, #255	; 0xff
 8003028:	d801      	bhi.n	800302e <HAL_GPIO_Init+0x13a>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	e001      	b.n	8003032 <HAL_GPIO_Init+0x13e>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3304      	adds	r3, #4
			configregister =
 8003032:	617b      	str	r3, [r7, #20]
			registeroffset =
					(iocurrent < GPIO_PIN_8) ?
							(position << 2u) : ((position - 8u) << 2u);
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2bff      	cmp	r3, #255	; 0xff
 8003038:	d802      	bhi.n	8003040 <HAL_GPIO_Init+0x14c>
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	e002      	b.n	8003046 <HAL_GPIO_Init+0x152>
 8003040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003042:	3b08      	subs	r3, #8
 8003044:	009b      	lsls	r3, r3, #2
			registeroffset =
 8003046:	613b      	str	r3, [r7, #16]

			/* Apply the new configuration of the pin to the register */
			MODIFY_REG((*configregister),
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	210f      	movs	r1, #15
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	fa01 f303 	lsl.w	r3, r1, r3
 8003054:	43db      	mvns	r3, r3
 8003056:	401a      	ands	r2, r3
 8003058:	6a39      	ldr	r1, [r7, #32]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	fa01 f303 	lsl.w	r3, r1, r3
 8003060:	431a      	orrs	r2, r3
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	601a      	str	r2, [r3, #0]
					((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset),
					(config << registeroffset));

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 80b1 	beq.w	80031d6 <HAL_GPIO_Init+0x2e2>
				/* Enable AFIO Clock */
				__HAL_RCC_AFIO_CLK_ENABLE();
 8003074:	4b4d      	ldr	r3, [pc, #308]	; (80031ac <HAL_GPIO_Init+0x2b8>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	4a4c      	ldr	r2, [pc, #304]	; (80031ac <HAL_GPIO_Init+0x2b8>)
 800307a:	f043 0301 	orr.w	r3, r3, #1
 800307e:	6193      	str	r3, [r2, #24]
 8003080:	4b4a      	ldr	r3, [pc, #296]	; (80031ac <HAL_GPIO_Init+0x2b8>)
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	68bb      	ldr	r3, [r7, #8]
				temp = AFIO->EXTICR[position >> 2u];
 800308c:	4a48      	ldr	r2, [pc, #288]	; (80031b0 <HAL_GPIO_Init+0x2bc>)
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	3302      	adds	r3, #2
 8003094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003098:	60fb      	str	r3, [r7, #12]
				CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800309a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	220f      	movs	r2, #15
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4013      	ands	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
				SET_BIT(temp,
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a40      	ldr	r2, [pc, #256]	; (80031b4 <HAL_GPIO_Init+0x2c0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <HAL_GPIO_Init+0x1ec>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a3f      	ldr	r2, [pc, #252]	; (80031b8 <HAL_GPIO_Init+0x2c4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00d      	beq.n	80030dc <HAL_GPIO_Init+0x1e8>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a3e      	ldr	r2, [pc, #248]	; (80031bc <HAL_GPIO_Init+0x2c8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <HAL_GPIO_Init+0x1e4>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a3d      	ldr	r2, [pc, #244]	; (80031c0 <HAL_GPIO_Init+0x2cc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_GPIO_Init+0x1e0>
 80030d0:	2303      	movs	r3, #3
 80030d2:	e006      	b.n	80030e2 <HAL_GPIO_Init+0x1ee>
 80030d4:	2304      	movs	r3, #4
 80030d6:	e004      	b.n	80030e2 <HAL_GPIO_Init+0x1ee>
 80030d8:	2302      	movs	r3, #2
 80030da:	e002      	b.n	80030e2 <HAL_GPIO_Init+0x1ee>
 80030dc:	2301      	movs	r3, #1
 80030de:	e000      	b.n	80030e2 <HAL_GPIO_Init+0x1ee>
 80030e0:	2300      	movs	r3, #0
 80030e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e4:	f002 0203 	and.w	r2, r2, #3
 80030e8:	0092      	lsls	r2, r2, #2
 80030ea:	4093      	lsls	r3, r2
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]
						(GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
				AFIO->EXTICR[position >> 2u] = temp;
 80030f2:	492f      	ldr	r1, [pc, #188]	; (80031b0 <HAL_GPIO_Init+0x2bc>)
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	089b      	lsrs	r3, r3, #2
 80030f8:	3302      	adds	r3, #2
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Enable or disable the rising trigger */
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d006      	beq.n	800311a <HAL_GPIO_Init+0x226>
					SET_BIT(EXTI->RTSR, iocurrent);
 800310c:	4b2d      	ldr	r3, [pc, #180]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	492c      	ldr	r1, [pc, #176]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	4313      	orrs	r3, r2
 8003116:	608b      	str	r3, [r1, #8]
 8003118:	e006      	b.n	8003128 <HAL_GPIO_Init+0x234>
				} else {
					CLEAR_BIT(EXTI->RTSR, iocurrent);
 800311a:	4b2a      	ldr	r3, [pc, #168]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	43db      	mvns	r3, r3
 8003122:	4928      	ldr	r1, [pc, #160]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003124:	4013      	ands	r3, r2
 8003126:	608b      	str	r3, [r1, #8]
				}

				/* Enable or disable the falling trigger */
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d006      	beq.n	8003142 <HAL_GPIO_Init+0x24e>
					SET_BIT(EXTI->FTSR, iocurrent);
 8003134:	4b23      	ldr	r3, [pc, #140]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003136:	68da      	ldr	r2, [r3, #12]
 8003138:	4922      	ldr	r1, [pc, #136]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	4313      	orrs	r3, r2
 800313e:	60cb      	str	r3, [r1, #12]
 8003140:	e006      	b.n	8003150 <HAL_GPIO_Init+0x25c>
				} else {
					CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003142:	4b20      	ldr	r3, [pc, #128]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	43db      	mvns	r3, r3
 800314a:	491e      	ldr	r1, [pc, #120]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800314c:	4013      	ands	r3, r2
 800314e:	60cb      	str	r3, [r1, #12]
				}

				/* Configure the event mask */
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d006      	beq.n	800316a <HAL_GPIO_Init+0x276>
					SET_BIT(EXTI->EMR, iocurrent);
 800315c:	4b19      	ldr	r3, [pc, #100]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	4918      	ldr	r1, [pc, #96]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	4313      	orrs	r3, r2
 8003166:	604b      	str	r3, [r1, #4]
 8003168:	e006      	b.n	8003178 <HAL_GPIO_Init+0x284>
				} else {
					CLEAR_BIT(EXTI->EMR, iocurrent);
 800316a:	4b16      	ldr	r3, [pc, #88]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	43db      	mvns	r3, r3
 8003172:	4914      	ldr	r1, [pc, #80]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003174:	4013      	ands	r3, r2
 8003176:	604b      	str	r3, [r1, #4]
				}

				/* Configure the interrupt mask */
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d021      	beq.n	80031c8 <HAL_GPIO_Init+0x2d4>
					SET_BIT(EXTI->IMR, iocurrent);
 8003184:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	490e      	ldr	r1, [pc, #56]	; (80031c4 <HAL_GPIO_Init+0x2d0>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	4313      	orrs	r3, r2
 800318e:	600b      	str	r3, [r1, #0]
 8003190:	e021      	b.n	80031d6 <HAL_GPIO_Init+0x2e2>
 8003192:	bf00      	nop
 8003194:	10320000 	.word	0x10320000
 8003198:	10310000 	.word	0x10310000
 800319c:	10220000 	.word	0x10220000
 80031a0:	10210000 	.word	0x10210000
 80031a4:	10120000 	.word	0x10120000
 80031a8:	10110000 	.word	0x10110000
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40010000 	.word	0x40010000
 80031b4:	40010800 	.word	0x40010800
 80031b8:	40010c00 	.word	0x40010c00
 80031bc:	40011000 	.word	0x40011000
 80031c0:	40011400 	.word	0x40011400
 80031c4:	40010400 	.word	0x40010400
				} else {
					CLEAR_BIT(EXTI->IMR, iocurrent);
 80031c8:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <HAL_GPIO_Init+0x304>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	43db      	mvns	r3, r3
 80031d0:	4909      	ldr	r1, [pc, #36]	; (80031f8 <HAL_GPIO_Init+0x304>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
				}
			}
		}

		position++;
 80031d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d8:	3301      	adds	r3, #1
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e2:	fa22 f303 	lsr.w	r3, r2, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f47f ae8e 	bne.w	8002f08 <HAL_GPIO_Init+0x14>
	}
}
 80031ec:	bf00      	nop
 80031ee:	bf00      	nop
 80031f0:	372c      	adds	r7, #44	; 0x2c
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	40010400 	.word	0x40010400

080031fc <HAL_GPIO_ReadPin>:
 * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 * @param  GPIO_Pin: specifies the port bit to read.
 *         This parameter can be GPIO_PIN_x where x can be (0..15).
 * @retval The input port pin value.
 */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
	GPIO_PinState bitstatus;

	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	if ((GPIOx->IDR & GPIO_Pin) != (uint32_t) GPIO_PIN_RESET) {
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	887b      	ldrh	r3, [r7, #2]
 800320e:	4013      	ands	r3, r2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <HAL_GPIO_ReadPin+0x1e>
		bitstatus = GPIO_PIN_SET;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
 8003218:	e001      	b.n	800321e <HAL_GPIO_ReadPin+0x22>
	} else {
		bitstatus = GPIO_PIN_RESET;
 800321a:	2300      	movs	r3, #0
 800321c:	73fb      	strb	r3, [r7, #15]
	}
	return bitstatus;
 800321e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr

0800322a <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	460b      	mov	r3, r1
 8003234:	807b      	strh	r3, [r7, #2]
 8003236:	4613      	mov	r3, r2
 8003238:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 800323a:	787b      	ldrb	r3, [r7, #1]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 8003240:	887a      	ldrh	r2, [r7, #2]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	611a      	str	r2, [r3, #16]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16u;
	}
}
 8003246:	e003      	b.n	8003250 <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16u;
 8003248:	887b      	ldrh	r3, [r7, #2]
 800324a:	041a      	lsls	r2, r3, #16
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	611a      	str	r2, [r3, #16]
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	bc80      	pop	{r7}
 8003258:	4770      	bx	lr
	...

0800325c <HAL_GPIO_EXTI_IRQHandler>:
/**
 * @brief  This function handles EXTI interrupt request.
 * @param  GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	80fb      	strh	r3, [r7, #6]
	/* EXTI line interrupt detected */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u) {
 8003266:	4b08      	ldr	r3, [pc, #32]	; (8003288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	4013      	ands	r3, r2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d006      	beq.n	8003280 <HAL_GPIO_EXTI_IRQHandler+0x24>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003272:	4a05      	ldr	r2, [pc, #20]	; (8003288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003274:	88fb      	ldrh	r3, [r7, #6]
 8003276:	6153      	str	r3, [r2, #20]
		HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003278:	88fb      	ldrh	r3, [r7, #6]
 800327a:	4618      	mov	r0, r3
 800327c:	f7fe f834 	bl	80012e8 <HAL_GPIO_EXTI_Callback>
	}
}
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40010400 	.word	0x40010400

0800328c <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and initialize the associated handle.
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
	uint32_t freqrange;
	uint32_t pclk1;

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_I2C_Init+0x12>
		return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e12b      	b.n	80034f6 <HAL_I2C_Init+0x26a>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <HAL_I2C_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7ff f8a8 	bl	8002408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

	/*Reset I2C*/
	hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032de:	601a      	str	r2, [r3, #0]
	hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032ee:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 80032f0:	f000 fce6 	bl	8003cc0 <HAL_RCC_GetPCLK1Freq>
 80032f4:	60f8      	str	r0, [r7, #12]

	/* Check the minimum allowed PCLK1 frequency */
	if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U) {
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	4a81      	ldr	r2, [pc, #516]	; (8003500 <HAL_I2C_Init+0x274>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d807      	bhi.n	8003310 <HAL_I2C_Init+0x84>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a80      	ldr	r2, [pc, #512]	; (8003504 <HAL_I2C_Init+0x278>)
 8003304:	4293      	cmp	r3, r2
 8003306:	bf94      	ite	ls
 8003308:	2301      	movls	r3, #1
 800330a:	2300      	movhi	r3, #0
 800330c:	b2db      	uxtb	r3, r3
 800330e:	e006      	b.n	800331e <HAL_I2C_Init+0x92>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4a7d      	ldr	r2, [pc, #500]	; (8003508 <HAL_I2C_Init+0x27c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	bf94      	ite	ls
 8003318:	2301      	movls	r3, #1
 800331a:	2300      	movhi	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_Init+0x9a>
		return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e0e7      	b.n	80034f6 <HAL_I2C_Init+0x26a>
	}

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4a78      	ldr	r2, [pc, #480]	; (800350c <HAL_I2C_Init+0x280>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	0c9b      	lsrs	r3, r3, #18
 8003330:	60bb      	str	r3, [r7, #8]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	430a      	orrs	r2, r1
 8003344:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE,
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	4a6a      	ldr	r2, [pc, #424]	; (8003500 <HAL_I2C_Init+0x274>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d802      	bhi.n	8003360 <HAL_I2C_Init+0xd4>
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	3301      	adds	r3, #1
 800335e:	e009      	b.n	8003374 <HAL_I2C_Init+0xe8>
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003366:	fb02 f303 	mul.w	r3, r2, r3
 800336a:	4a69      	ldr	r2, [pc, #420]	; (8003510 <HAL_I2C_Init+0x284>)
 800336c:	fba2 2303 	umull	r2, r3, r2, r3
 8003370:	099b      	lsrs	r3, r3, #6
 8003372:	3301      	adds	r3, #1
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6812      	ldr	r2, [r2, #0]
 8003378:	430b      	orrs	r3, r1
 800337a:	6213      	str	r3, [r2, #32]
			I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR),
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003386:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	495c      	ldr	r1, [pc, #368]	; (8003500 <HAL_I2C_Init+0x274>)
 8003390:	428b      	cmp	r3, r1
 8003392:	d819      	bhi.n	80033c8 <HAL_I2C_Init+0x13c>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	1e59      	subs	r1, r3, #1
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	fbb1 f3f3 	udiv	r3, r1, r3
 80033a2:	1c59      	adds	r1, r3, #1
 80033a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033a8:	400b      	ands	r3, r1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00a      	beq.n	80033c4 <HAL_I2C_Init+0x138>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	1e59      	subs	r1, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80033bc:	3301      	adds	r3, #1
 80033be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c2:	e051      	b.n	8003468 <HAL_I2C_Init+0x1dc>
 80033c4:	2304      	movs	r3, #4
 80033c6:	e04f      	b.n	8003468 <HAL_I2C_Init+0x1dc>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d111      	bne.n	80033f4 <HAL_I2C_Init+0x168>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e58      	subs	r0, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	440b      	add	r3, r1
 80033de:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e2:	3301      	adds	r3, #1
 80033e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	bf0c      	ite	eq
 80033ec:	2301      	moveq	r3, #1
 80033ee:	2300      	movne	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	e012      	b.n	800341a <HAL_I2C_Init+0x18e>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	1e58      	subs	r0, r3, #1
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6859      	ldr	r1, [r3, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	0099      	lsls	r1, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	fbb0 f3f3 	udiv	r3, r0, r3
 800340a:	3301      	adds	r3, #1
 800340c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf0c      	ite	eq
 8003414:	2301      	moveq	r3, #1
 8003416:	2300      	movne	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <HAL_I2C_Init+0x196>
 800341e:	2301      	movs	r3, #1
 8003420:	e022      	b.n	8003468 <HAL_I2C_Init+0x1dc>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10e      	bne.n	8003448 <HAL_I2C_Init+0x1bc>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1e58      	subs	r0, r3, #1
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6859      	ldr	r1, [r3, #4]
 8003432:	460b      	mov	r3, r1
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	440b      	add	r3, r1
 8003438:	fbb0 f3f3 	udiv	r3, r0, r3
 800343c:	3301      	adds	r3, #1
 800343e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003446:	e00f      	b.n	8003468 <HAL_I2C_Init+0x1dc>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	1e58      	subs	r0, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6859      	ldr	r1, [r3, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	0099      	lsls	r1, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	fbb0 f3f3 	udiv	r3, r0, r3
 800345e:	3301      	adds	r3, #1
 8003460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003464:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	6809      	ldr	r1, [r1, #0]
 800346c:	4313      	orrs	r3, r2
 800346e:	61cb      	str	r3, [r1, #28]
			I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH),
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69da      	ldr	r2, [r3, #28]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	601a      	str	r2, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	MODIFY_REG(hi2c->Instance->OAR1,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003496:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6911      	ldr	r1, [r2, #16]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	68d2      	ldr	r2, [r2, #12]
 80034a2:	4311      	orrs	r1, r2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	6812      	ldr	r2, [r2, #0]
 80034a8:	430b      	orrs	r3, r1
 80034aa:	6093      	str	r3, [r2, #8]
			(I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0),
			(hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2),
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	695a      	ldr	r2, [r3, #20]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	60da      	str	r2, [r3, #12]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 0201 	orr.w	r2, r2, #1
 80034d6:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	641a      	str	r2, [r3, #64]	; 0x40
	hi2c->State = HAL_I2C_STATE_READY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	hi2c->PreviousState = I2C_STATE_NONE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	631a      	str	r2, [r3, #48]	; 0x30
	hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

	return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	000186a0 	.word	0x000186a0
 8003504:	001e847f 	.word	0x001e847f
 8003508:	003d08ff 	.word	0x003d08ff
 800350c:	431bde83 	.word	0x431bde83
 8003510:	10624dd3 	.word	0x10624dd3

08003514 <HAL_RCC_OscConfig>:
 * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 *         supported by this macro. User should request a transition to HSE Off
 *         first and then HSE On or HSE Bypass.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	uint32_t pll_config;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_RCC_OscConfig+0x12>
		return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e272      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 8087 	beq.w	8003642 <HAL_RCC_OscConfig+0x12e>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

		/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003534:	4b92      	ldr	r3, [pc, #584]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f003 030c 	and.w	r3, r3, #12
 800353c:	2b04      	cmp	r3, #4
 800353e:	d00c      	beq.n	800355a <HAL_RCC_OscConfig+0x46>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8003540:	4b8f      	ldr	r3, [pc, #572]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 030c 	and.w	r3, r3, #12
 8003548:	2b08      	cmp	r3, #8
 800354a:	d112      	bne.n	8003572 <HAL_RCC_OscConfig+0x5e>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE))) {
 800354c:	4b8c      	ldr	r3, [pc, #560]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003558:	d10b      	bne.n	8003572 <HAL_RCC_OscConfig+0x5e>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800355a:	4b89      	ldr	r3, [pc, #548]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d06c      	beq.n	8003640 <HAL_RCC_OscConfig+0x12c>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d168      	bne.n	8003640 <HAL_RCC_OscConfig+0x12c>
				return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e24c      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357a:	d106      	bne.n	800358a <HAL_RCC_OscConfig+0x76>
 800357c:	4b80      	ldr	r3, [pc, #512]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a7f      	ldr	r2, [pc, #508]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	e02e      	b.n	80035e8 <HAL_RCC_OscConfig+0xd4>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10c      	bne.n	80035ac <HAL_RCC_OscConfig+0x98>
 8003592:	4b7b      	ldr	r3, [pc, #492]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a7a      	ldr	r2, [pc, #488]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800359c:	6013      	str	r3, [r2, #0]
 800359e:	4b78      	ldr	r3, [pc, #480]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a77      	ldr	r2, [pc, #476]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035a8:	6013      	str	r3, [r2, #0]
 80035aa:	e01d      	b.n	80035e8 <HAL_RCC_OscConfig+0xd4>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035b4:	d10c      	bne.n	80035d0 <HAL_RCC_OscConfig+0xbc>
 80035b6:	4b72      	ldr	r3, [pc, #456]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a71      	ldr	r2, [pc, #452]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	4b6f      	ldr	r3, [pc, #444]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a6e      	ldr	r2, [pc, #440]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e00b      	b.n	80035e8 <HAL_RCC_OscConfig+0xd4>
 80035d0:	4b6b      	ldr	r3, [pc, #428]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a6a      	ldr	r2, [pc, #424]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035da:	6013      	str	r3, [r2, #0]
 80035dc:	4b68      	ldr	r3, [pc, #416]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a67      	ldr	r2, [pc, #412]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80035e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035e6:	6013      	str	r3, [r2, #0]

			/* Check the HSE State */
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d013      	beq.n	8003618 <HAL_RCC_OscConfig+0x104>
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80035f0:	f7ff f932 	bl	8002858 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0xf6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 80035f8:	f7ff f92e 	bl	8002858 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b64      	cmp	r3, #100	; 0x64
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0xf6>
						return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e200      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800360a:	4b5d      	ldr	r3, [pc, #372]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0f0      	beq.n	80035f8 <HAL_RCC_OscConfig+0xe4>
 8003616:	e014      	b.n	8003642 <HAL_RCC_OscConfig+0x12e>
					}
				}
			} else {
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003618:	f7ff f91e 	bl	8002858 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x11e>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8003620:	f7ff f91a 	bl	8002858 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b64      	cmp	r3, #100	; 0x64
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x11e>
						return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e1ec      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8003632:	4b53      	ldr	r3, [pc, #332]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f0      	bne.n	8003620 <HAL_RCC_OscConfig+0x10c>
 800363e:	e000      	b.n	8003642 <HAL_RCC_OscConfig+0x12e>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003640:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d063      	beq.n	8003716 <HAL_RCC_OscConfig+0x202>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800364e:	4b4c      	ldr	r3, [pc, #304]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f003 030c 	and.w	r3, r3, #12
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00b      	beq.n	8003672 <HAL_RCC_OscConfig+0x15e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 800365a:	4b49      	ldr	r3, [pc, #292]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	2b08      	cmp	r3, #8
 8003664:	d11c      	bne.n	80036a0 <HAL_RCC_OscConfig+0x18c>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& (__HAL_RCC_GET_PLL_OSCSOURCE()
 8003666:	4b46      	ldr	r3, [pc, #280]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d116      	bne.n	80036a0 <HAL_RCC_OscConfig+0x18c>
								== RCC_PLLSOURCE_HSI_DIV2))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003672:	4b43      	ldr	r3, [pc, #268]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d005      	beq.n	800368a <HAL_RCC_OscConfig+0x176>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d001      	beq.n	800368a <HAL_RCC_OscConfig+0x176>
				return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e1c0      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 800368a:	4b3d      	ldr	r3, [pc, #244]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	4939      	ldr	r1, [pc, #228]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800369a:	4313      	orrs	r3, r2
 800369c:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800369e:	e03a      	b.n	8003716 <HAL_RCC_OscConfig+0x202>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF) {
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d020      	beq.n	80036ea <HAL_RCC_OscConfig+0x1d6>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 80036a8:	4b36      	ldr	r3, [pc, #216]	; (8003784 <HAL_RCC_OscConfig+0x270>)
 80036aa:	2201      	movs	r2, #1
 80036ac:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80036ae:	f7ff f8d3 	bl	8002858 <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80036b4:	e008      	b.n	80036c8 <HAL_RCC_OscConfig+0x1b4>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80036b6:	f7ff f8cf 	bl	8002858 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x1b4>
						return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e1a1      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80036c8:	4b2d      	ldr	r3, [pc, #180]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d0f0      	beq.n	80036b6 <HAL_RCC_OscConfig+0x1a2>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80036d4:	4b2a      	ldr	r3, [pc, #168]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	4927      	ldr	r1, [pc, #156]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	600b      	str	r3, [r1, #0]
 80036e8:	e015      	b.n	8003716 <HAL_RCC_OscConfig+0x202>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 80036ea:	4b26      	ldr	r3, [pc, #152]	; (8003784 <HAL_RCC_OscConfig+0x270>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80036f0:	f7ff f8b2 	bl	8002858 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x1f6>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80036f8:	f7ff f8ae 	bl	8002858 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x1f6>
						return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e180      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 800370a:	4b1d      	ldr	r3, [pc, #116]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x1e4>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0308 	and.w	r3, r3, #8
 800371e:	2b00      	cmp	r3, #0
 8003720:	d03a      	beq.n	8003798 <HAL_RCC_OscConfig+0x284>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF) {
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d019      	beq.n	800375e <HAL_RCC_OscConfig+0x24a>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 800372a:	4b17      	ldr	r3, [pc, #92]	; (8003788 <HAL_RCC_OscConfig+0x274>)
 800372c:	2201      	movs	r2, #1
 800372e:	601a      	str	r2, [r3, #0]

			/* Get Start Tick */
			tickstart = HAL_GetTick();
 8003730:	f7ff f892 	bl	8002858 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x236>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8003738:	f7ff f88e 	bl	8002858 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x236>
					return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e160      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 800374a:	4b0d      	ldr	r3, [pc, #52]	; (8003780 <HAL_RCC_OscConfig+0x26c>)
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCC_OscConfig+0x224>
				}
			}
			/*  To have a fully stabilized clock in the specified range, a software delay of 1ms
			 should be added.*/
			RCC_Delay(1);
 8003756:	2001      	movs	r0, #1
 8003758:	f000 faee 	bl	8003d38 <RCC_Delay>
 800375c:	e01c      	b.n	8003798 <HAL_RCC_OscConfig+0x284>
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 800375e:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <HAL_RCC_OscConfig+0x274>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]

			/* Get Start Tick */
			tickstart = HAL_GetTick();
 8003764:	f7ff f878 	bl	8002858 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800376a:	e00f      	b.n	800378c <HAL_RCC_OscConfig+0x278>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 800376c:	f7ff f874 	bl	8002858 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d908      	bls.n	800378c <HAL_RCC_OscConfig+0x278>
					return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e146      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
 800377e:	bf00      	nop
 8003780:	40021000 	.word	0x40021000
 8003784:	42420000 	.word	0x42420000
 8003788:	42420480 	.word	0x42420480
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800378c:	4b92      	ldr	r3, [pc, #584]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1e9      	bne.n	800376c <HAL_RCC_OscConfig+0x258>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 80a6 	beq.w	80038f2 <HAL_RCC_OscConfig+0x3de>
			== RCC_OSCILLATORTYPE_LSE) {
		FlagStatus pwrclkchanged = RESET;
 80037a6:	2300      	movs	r3, #0
 80037a8:	75fb      	strb	r3, [r7, #23]
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 80037aa:	4b8b      	ldr	r3, [pc, #556]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10d      	bne.n	80037d2 <HAL_RCC_OscConfig+0x2be>
			__HAL_RCC_PWR_CLK_ENABLE();
 80037b6:	4b88      	ldr	r3, [pc, #544]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	4a87      	ldr	r2, [pc, #540]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80037bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c0:	61d3      	str	r3, [r2, #28]
 80037c2:	4b85      	ldr	r3, [pc, #532]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ca:	60bb      	str	r3, [r7, #8]
 80037cc:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 80037ce:	2301      	movs	r3, #1
 80037d0:	75fb      	strb	r3, [r7, #23]
		}

		if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 80037d2:	4b82      	ldr	r3, [pc, #520]	; (80039dc <HAL_RCC_OscConfig+0x4c8>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d118      	bne.n	8003810 <HAL_RCC_OscConfig+0x2fc>
			/* Enable write access to Backup domain */
			SET_BIT(PWR->CR, PWR_CR_DBP);
 80037de:	4b7f      	ldr	r3, [pc, #508]	; (80039dc <HAL_RCC_OscConfig+0x4c8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a7e      	ldr	r2, [pc, #504]	; (80039dc <HAL_RCC_OscConfig+0x4c8>)
 80037e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e8:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 80037ea:	f7ff f835 	bl	8002858 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 80037f0:	e008      	b.n	8003804 <HAL_RCC_OscConfig+0x2f0>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 80037f2:	f7ff f831 	bl	8002858 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b64      	cmp	r3, #100	; 0x64
 80037fe:	d901      	bls.n	8003804 <HAL_RCC_OscConfig+0x2f0>
					return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e103      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003804:	4b75      	ldr	r3, [pc, #468]	; (80039dc <HAL_RCC_OscConfig+0x4c8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0f0      	beq.n	80037f2 <HAL_RCC_OscConfig+0x2de>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d106      	bne.n	8003826 <HAL_RCC_OscConfig+0x312>
 8003818:	4b6f      	ldr	r3, [pc, #444]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	4a6e      	ldr	r2, [pc, #440]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	6213      	str	r3, [r2, #32]
 8003824:	e02d      	b.n	8003882 <HAL_RCC_OscConfig+0x36e>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10c      	bne.n	8003848 <HAL_RCC_OscConfig+0x334>
 800382e:	4b6a      	ldr	r3, [pc, #424]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	4a69      	ldr	r2, [pc, #420]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	6213      	str	r3, [r2, #32]
 800383a:	4b67      	ldr	r3, [pc, #412]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	4a66      	ldr	r2, [pc, #408]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003840:	f023 0304 	bic.w	r3, r3, #4
 8003844:	6213      	str	r3, [r2, #32]
 8003846:	e01c      	b.n	8003882 <HAL_RCC_OscConfig+0x36e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2b05      	cmp	r3, #5
 800384e:	d10c      	bne.n	800386a <HAL_RCC_OscConfig+0x356>
 8003850:	4b61      	ldr	r3, [pc, #388]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	4a60      	ldr	r2, [pc, #384]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003856:	f043 0304 	orr.w	r3, r3, #4
 800385a:	6213      	str	r3, [r2, #32]
 800385c:	4b5e      	ldr	r3, [pc, #376]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	4a5d      	ldr	r2, [pc, #372]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003862:	f043 0301 	orr.w	r3, r3, #1
 8003866:	6213      	str	r3, [r2, #32]
 8003868:	e00b      	b.n	8003882 <HAL_RCC_OscConfig+0x36e>
 800386a:	4b5b      	ldr	r3, [pc, #364]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	4a5a      	ldr	r2, [pc, #360]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	f023 0301 	bic.w	r3, r3, #1
 8003874:	6213      	str	r3, [r2, #32]
 8003876:	4b58      	ldr	r3, [pc, #352]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	4a57      	ldr	r2, [pc, #348]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	f023 0304 	bic.w	r3, r3, #4
 8003880:	6213      	str	r3, [r2, #32]
		/* Check the LSE State */
		if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF) {
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d015      	beq.n	80038b6 <HAL_RCC_OscConfig+0x3a2>
			/* Get Start Tick */
			tickstart = HAL_GetTick();
 800388a:	f7fe ffe5 	bl	8002858 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8003890:	e00a      	b.n	80038a8 <HAL_RCC_OscConfig+0x394>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8003892:	f7fe ffe1 	bl	8002858 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x394>
					return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e0b1      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80038a8:	4b4b      	ldr	r3, [pc, #300]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0ee      	beq.n	8003892 <HAL_RCC_OscConfig+0x37e>
 80038b4:	e014      	b.n	80038e0 <HAL_RCC_OscConfig+0x3cc>
				}
			}
		} else {
			/* Get Start Tick */
			tickstart = HAL_GetTick();
 80038b6:	f7fe ffcf 	bl	8002858 <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80038bc:	e00a      	b.n	80038d4 <HAL_RCC_OscConfig+0x3c0>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80038be:	f7fe ffcb 	bl	8002858 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCC_OscConfig+0x3c0>
					return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e09b      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80038d4:	4b40      	ldr	r3, [pc, #256]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1ee      	bne.n	80038be <HAL_RCC_OscConfig+0x3aa>
				}
			}
		}

		/* Require to disable power clock if necessary */
		if (pwrclkchanged == SET) {
 80038e0:	7dfb      	ldrb	r3, [r7, #23]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d105      	bne.n	80038f2 <HAL_RCC_OscConfig+0x3de>
			__HAL_RCC_PWR_CLK_DISABLE();
 80038e6:	4b3c      	ldr	r3, [pc, #240]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	4a3b      	ldr	r2, [pc, #236]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80038ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 8087 	beq.w	8003a0a <HAL_RCC_OscConfig+0x4f6>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
 80038fc:	4b36      	ldr	r3, [pc, #216]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 030c 	and.w	r3, r3, #12
 8003904:	2b08      	cmp	r3, #8
 8003906:	d061      	beq.n	80039cc <HAL_RCC_OscConfig+0x4b8>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	2b02      	cmp	r3, #2
 800390e:	d146      	bne.n	800399e <HAL_RCC_OscConfig+0x48a>
				assert_param(
						IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
				assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8003910:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <HAL_RCC_OscConfig+0x4cc>)
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003916:	f7fe ff9f 	bl	8002858 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x41c>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800391e:	f7fe ff9b 	bl	8002858 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x41c>
						return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e06d      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8003930:	4b29      	ldr	r3, [pc, #164]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1f0      	bne.n	800391e <HAL_RCC_OscConfig+0x40a>
					}
				}

				/* Configure the HSE prediv factor --------------------------------*/
				/* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
				if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE) {
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003944:	d108      	bne.n	8003958 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

					/* Set PREDIV1 Value */
					__HAL_RCC_HSE_PREDIV_CONFIG(
 8003946:	4b24      	ldr	r3, [pc, #144]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	4921      	ldr	r1, [pc, #132]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003954:	4313      	orrs	r3, r2
 8003956:	604b      	str	r3, [r1, #4]
							RCC_OscInitStruct->HSEPredivValue);
				}

				/* Configure the main PLL clock source and multiplication factors. */
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003958:	4b1f      	ldr	r3, [pc, #124]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a19      	ldr	r1, [r3, #32]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	430b      	orrs	r3, r1
 800396a:	491b      	ldr	r1, [pc, #108]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	4313      	orrs	r3, r2
 800396e:	604b      	str	r3, [r1, #4]
						RCC_OscInitStruct->PLL.PLLMUL);
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8003970:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <HAL_RCC_OscConfig+0x4cc>)
 8003972:	2201      	movs	r2, #1
 8003974:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003976:	f7fe ff6f 	bl	8002858 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x47c>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800397e:	f7fe ff6b 	bl	8002858 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x47c>
						return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e03d      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8003990:	4b11      	ldr	r3, [pc, #68]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0f0      	beq.n	800397e <HAL_RCC_OscConfig+0x46a>
 800399c:	e035      	b.n	8003a0a <HAL_RCC_OscConfig+0x4f6>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 800399e:	4b10      	ldr	r3, [pc, #64]	; (80039e0 <HAL_RCC_OscConfig+0x4cc>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80039a4:	f7fe ff58 	bl	8002858 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x4aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 80039ac:	f7fe ff54 	bl	8002858 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x4aa>
						return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e026      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80039be:	4b06      	ldr	r3, [pc, #24]	; (80039d8 <HAL_RCC_OscConfig+0x4c4>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1f0      	bne.n	80039ac <HAL_RCC_OscConfig+0x498>
 80039ca:	e01e      	b.n	8003a0a <HAL_RCC_OscConfig+0x4f6>
					}
				}
			}
		} else {
			/* Check if there is a request to disable the PLL used as System clock source */
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) {
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d107      	bne.n	80039e4 <HAL_RCC_OscConfig+0x4d0>
				return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e019      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40007000 	.word	0x40007000
 80039e0:	42420060 	.word	0x42420060
			} else {
				/* Do not return HAL_ERROR if request repeats the current configuration */
				pll_config = RCC->CFGR;
 80039e4:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <HAL_RCC_OscConfig+0x500>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	60fb      	str	r3, [r7, #12]
				if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
						!= RCC_OscInitStruct->PLL.PLLSource)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
				if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC)
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d106      	bne.n	8003a06 <HAL_RCC_OscConfig+0x4f2>
						|| (READ_BIT(pll_config, RCC_CFGR_PLLMULL)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
								!= RCC_OscInitStruct->PLL.PLLMUL)) {
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
						|| (READ_BIT(pll_config, RCC_CFGR_PLLMULL)
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d001      	beq.n	8003a0a <HAL_RCC_OscConfig+0x4f6>
					return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e000      	b.n	8003a0c <HAL_RCC_OscConfig+0x4f8>
				}
			}
		}
	}

	return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40021000 	.word	0x40021000

08003a18 <HAL_RCC_ClockConfig>:
 *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 *         currently used as system clock source.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;

	/* Check Null pointer */
	if (RCC_ClkInitStruct == NULL) {
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_RCC_ClockConfig+0x14>
		return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e0d0      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
	 must be correctly programmed according to the frequency of the CPU clock
	 (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
	/* Increasing the number of wait states because of higher CPU frequency */
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 8003a2c:	4b6a      	ldr	r3, [pc, #424]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d910      	bls.n	8003a5c <HAL_RCC_ClockConfig+0x44>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8003a3a:	4b67      	ldr	r3, [pc, #412]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 0207 	bic.w	r2, r3, #7
 8003a42:	4965      	ldr	r1, [pc, #404]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8003a4a:	4b63      	ldr	r3, [pc, #396]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d001      	beq.n	8003a5c <HAL_RCC_ClockConfig+0x44>
			return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0b8      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
		}
	}

#endif /* FLASH_ACR_LATENCY */
	/*-------------------------- HCLK Configuration --------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d020      	beq.n	8003aaa <HAL_RCC_ClockConfig+0x92>
			== RCC_CLOCKTYPE_HCLK) {
		/* Set the highest APBx dividers in order to ensure that we do not go through
		 a non-spec phase whatever we decrease or increase HCLK. */
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x68>
				== RCC_CLOCKTYPE_PCLK1) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a74:	4b59      	ldr	r3, [pc, #356]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	4a58      	ldr	r2, [pc, #352]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003a7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a7e:	6053      	str	r3, [r2, #4]
		}

		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0308 	and.w	r3, r3, #8
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_ClockConfig+0x80>
				== RCC_CLOCKTYPE_PCLK2) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a8c:	4b53      	ldr	r3, [pc, #332]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	4a52      	ldr	r2, [pc, #328]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a96:	6053      	str	r3, [r2, #4]
		}

		/* Set the new HCLK clock divider */
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a98:	4b50      	ldr	r3, [pc, #320]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	494d      	ldr	r1, [pc, #308]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
	}

	/*------------------------- SYSCLK Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d040      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x120>
			== RCC_CLOCKTYPE_SYSCLK) {
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

		/* HSE is selected as System Clock Source */
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xb6>
			/* Check the HSE ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8003abe:	4b47      	ldr	r3, [pc, #284]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d115      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e07f      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		/* PLL is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xce>
			/* Check the PLL ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8003ad6:	4b41      	ldr	r3, [pc, #260]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e073      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		/* HSI is selected as System Clock Source */
		else {
			/* Check the HSI ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8003ae6:	4b3d      	ldr	r3, [pc, #244]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e06b      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003af6:	4b39      	ldr	r3, [pc, #228]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f023 0203 	bic.w	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4936      	ldr	r1, [pc, #216]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]

		/* Get Start Tick */
		tickstart = HAL_GetTick();
 8003b08:	f7fe fea6 	bl	8002858 <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_ClockConfig+0x10e>
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8003b10:	f7fe fea2 	bl	8002858 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x10e>
				return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e053      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b26:	4b2d      	ldr	r3, [pc, #180]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f003 020c 	and.w	r2, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	009b      	lsls	r3, r3, #2
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d1eb      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xf8>
		}
	}

#if defined(FLASH_ACR_LATENCY)
	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8003b38:	4b27      	ldr	r3, [pc, #156]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d210      	bcs.n	8003b68 <HAL_RCC_ClockConfig+0x150>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8003b46:	4b24      	ldr	r3, [pc, #144]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f023 0207 	bic.w	r2, r3, #7
 8003b4e:	4922      	ldr	r1, [pc, #136]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8003b56:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d001      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x150>
			return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e032      	b.n	8003bce <HAL_RCC_ClockConfig+0x1b6>
		}
	}
#endif /* FLASH_ACR_LATENCY */

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x16e>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 8003b74:	4b19      	ldr	r3, [pc, #100]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	4916      	ldr	r1, [pc, #88]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x18e>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 8003b92:	4b12      	ldr	r3, [pc, #72]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	490e      	ldr	r1, [pc, #56]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	604b      	str	r3, [r1, #4]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Update the SystemCoreClock global variable */
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8003ba6:	f000 f82d 	bl	8003c04 <HAL_RCC_GetSysClockFreq>
 8003baa:	4602      	mov	r2, r0
			>> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bac:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	091b      	lsrs	r3, r3, #4
 8003bb2:	f003 030f 	and.w	r3, r3, #15
 8003bb6:	490a      	ldr	r1, [pc, #40]	; (8003be0 <HAL_RCC_ClockConfig+0x1c8>)
 8003bb8:	5ccb      	ldrb	r3, [r1, r3]
 8003bba:	fa22 f303 	lsr.w	r3, r2, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8003bbe:	4a09      	ldr	r2, [pc, #36]	; (8003be4 <HAL_RCC_ClockConfig+0x1cc>)
 8003bc0:	6013      	str	r3, [r2, #0]

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(uwTickPrio);
 8003bc2:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <HAL_RCC_ClockConfig+0x1d0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fe fe04 	bl	80027d4 <HAL_InitTick>

	return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40022000 	.word	0x40022000
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	08005c74 	.word	0x08005c74
 8003be4:	20000018 	.word	0x20000018
 8003be8:	2000001c 	.word	0x2000001c

08003bec <HAL_RCC_EnableCSS>:
 *         software about the failure (Clock Security System Interrupt, CSSI),
 *         allowing the MCU to perform rescue operations. The CSSI is linked to
 *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
 * @retval None
 */
void HAL_RCC_EnableCSS(void) {
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
	*(__IO uint32_t*) RCC_CR_CSSON_BB = (uint32_t) ENABLE;
 8003bf0:	4b03      	ldr	r3, [pc, #12]	; (8003c00 <HAL_RCC_EnableCSS+0x14>)
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]
}
 8003bf6:	bf00      	nop
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc80      	pop	{r7}
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	4242004c 	.word	0x4242004c

08003c04 <HAL_RCC_GetSysClockFreq>:
 * @note   Each time SYSCLK changes, this function must be called to update the
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
#else
	static const uint8_t aPredivFactorTable[2U] = { 1, 2 };
#endif /*RCC_CFGR2_PREDIV1*/

#endif
	uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60bb      	str	r3, [r7, #8]
 8003c12:	2300      	movs	r3, #0
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	2300      	movs	r3, #0
 8003c18:	607b      	str	r3, [r7, #4]
	uint32_t sysclockfreq = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

	tmpreg = RCC->CFGR;
 8003c1e:	4b1e      	ldr	r3, [pc, #120]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	60fb      	str	r3, [r7, #12]

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (tmpreg & RCC_CFGR_SWS) {
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f003 030c 	and.w	r3, r3, #12
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	d002      	beq.n	8003c34 <HAL_RCC_GetSysClockFreq+0x30>
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d003      	beq.n	8003c3a <HAL_RCC_GetSysClockFreq+0x36>
 8003c32:	e027      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x80>
	case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */
	{
		sysclockfreq = HSE_VALUE;
 8003c34:	4b19      	ldr	r3, [pc, #100]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c36:	613b      	str	r3, [r7, #16]
		break;
 8003c38:	e027      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x86>
	}
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */
	{
		pllmul = aPLLMULFactorTable[(uint32_t) (tmpreg & RCC_CFGR_PLLMULL)
				>> RCC_CFGR_PLLMULL_Pos];
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	0c9b      	lsrs	r3, r3, #18
 8003c3e:	f003 030f 	and.w	r3, r3, #15
		pllmul = aPLLMULFactorTable[(uint32_t) (tmpreg & RCC_CFGR_PLLMULL)
 8003c42:	4a17      	ldr	r2, [pc, #92]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c44:	5cd3      	ldrb	r3, [r2, r3]
 8003c46:	607b      	str	r3, [r7, #4]
		if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2) {
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d010      	beq.n	8003c74 <HAL_RCC_GetSysClockFreq+0x70>
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
			prediv = aPredivFactorTable[(uint32_t) (RCC->CFGR
 8003c52:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c54:	685b      	ldr	r3, [r3, #4]
					& RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c56:	0c5b      	lsrs	r3, r3, #17
 8003c58:	f003 0301 	and.w	r3, r3, #1
			prediv = aPredivFactorTable[(uint32_t) (RCC->CFGR
 8003c5c:	4a11      	ldr	r2, [pc, #68]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c5e:	5cd3      	ldrb	r3, [r2, r3]
 8003c60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
			/* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
			pllclk = (uint32_t) ((HSE_VALUE * pllmul) / prediv);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a0d      	ldr	r2, [pc, #52]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c66:	fb03 f202 	mul.w	r2, r3, r2
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	e004      	b.n	8003c7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
		} else {
			/* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
			pllclk = (uint32_t) ((HSI_VALUE >> 1) * pllmul);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0c      	ldr	r2, [pc, #48]	; (8003ca8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c78:	fb02 f303 	mul.w	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]
		}
		sysclockfreq = pllclk;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	613b      	str	r3, [r7, #16]
		break;
 8003c82:	e002      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x86>
	}
	case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
	default: /* HSI used as system clock */
	{
		sysclockfreq = HSI_VALUE;
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c86:	613b      	str	r3, [r7, #16]
		break;
 8003c88:	bf00      	nop
	}
	}
	return sysclockfreq;
 8003c8a:	693b      	ldr	r3, [r7, #16]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	007a1200 	.word	0x007a1200
 8003ca0:	08005c8c 	.word	0x08005c8c
 8003ca4:	08005c9c 	.word	0x08005c9c
 8003ca8:	003d0900 	.word	0x003d0900

08003cac <HAL_RCC_GetHCLKFreq>:
 *
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
	return SystemCoreClock;
 8003cb0:	4b02      	ldr	r3, [pc, #8]	; (8003cbc <HAL_RCC_GetHCLKFreq+0x10>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr
 8003cbc:	20000018 	.word	0x20000018

08003cc0 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8003cc4:	f7ff fff2 	bl	8003cac <HAL_RCC_GetHCLKFreq>
 8003cc8:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cca:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	0a1b      	lsrs	r3, r3, #8
 8003cd0:	f003 0307 	and.w	r3, r3, #7
 8003cd4:	4903      	ldr	r1, [pc, #12]	; (8003ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cd6:	5ccb      	ldrb	r3, [r1, r3]
 8003cd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	08005c84 	.word	0x08005c84

08003ce8 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8003cec:	f7ff ffde 	bl	8003cac <HAL_RCC_GetHCLKFreq>
 8003cf0:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cf2:	4b05      	ldr	r3, [pc, #20]	; (8003d08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	0adb      	lsrs	r3, r3, #11
 8003cf8:	f003 0307 	and.w	r3, r3, #7
 8003cfc:	4903      	ldr	r1, [pc, #12]	; (8003d0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cfe:	5ccb      	ldrb	r3, [r1, r3]
 8003d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	08005c84 	.word	0x08005c84

08003d10 <HAL_RCC_NMI_IRQHandler>:
/**
 * @brief This function handles the RCC CSS interrupt request.
 * @note This API should be called under the NMI_Handler().
 * @retval None
 */
void HAL_RCC_NMI_IRQHandler(void) {
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
	/* Check RCC CSSF flag  */
	if (__HAL_RCC_GET_IT(RCC_IT_CSS)) {
 8003d14:	4b06      	ldr	r3, [pc, #24]	; (8003d30 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1c:	2b80      	cmp	r3, #128	; 0x80
 8003d1e:	d104      	bne.n	8003d2a <HAL_RCC_NMI_IRQHandler+0x1a>
		/* RCC Clock Security System interrupt user callback */
		HAL_RCC_CSSCallback();
 8003d20:	f000 f828 	bl	8003d74 <HAL_RCC_CSSCallback>

		/* Clear RCC CSS pending bit */
		__HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003d24:	4b03      	ldr	r3, [pc, #12]	; (8003d34 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003d26:	2280      	movs	r2, #128	; 0x80
 8003d28:	701a      	strb	r2, [r3, #0]
	}
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
 8003d34:	4002100a 	.word	0x4002100a

08003d38 <RCC_Delay>:
/**
 * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
 * @param  mdelay: specifies the delay time length, in milliseconds.
 * @retval None
 */
static void RCC_Delay(uint32_t mdelay) {
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
	__IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d40:	4b0a      	ldr	r3, [pc, #40]	; (8003d6c <RCC_Delay+0x34>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a0a      	ldr	r2, [pc, #40]	; (8003d70 <RCC_Delay+0x38>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	0a5b      	lsrs	r3, r3, #9
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	60fb      	str	r3, [r7, #12]
	do {
		__NOP();
 8003d54:	bf00      	nop
	} while (Delay--);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	1e5a      	subs	r2, r3, #1
 8003d5a:	60fa      	str	r2, [r7, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1f9      	bne.n	8003d54 <RCC_Delay+0x1c>
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr
 8003d6c:	20000018 	.word	0x20000018
 8003d70:	10624dd3 	.word	0x10624dd3

08003d74 <HAL_RCC_CSSCallback>:

/**
 * @brief  RCC Clock Security System interrupt callback
 * @retval none
 */
__weak void HAL_RCC_CSSCallback(void) {
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_RCC_CSSCallback could be implemented in the user file
	 */
}
 8003d78:	bf00      	nop
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <HAL_RCCEx_PeriphCLKConfig>:
 *         manually disable it.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(
		RCC_PeriphCLKInitTypeDef *PeriphClkInit) {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0U, temp_reg = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	613b      	str	r3, [r7, #16]
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]

	/* Check the parameters */
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

	/*------------------------------- RTC/LCD Configuration ------------------------*/
	if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d07d      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x118>
			== RCC_PERIPHCLK_RTC)) {
		FlagStatus pwrclkchanged = RESET;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	75fb      	strb	r3, [r7, #23]
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

		/* As soon as function is called to change RTC clock source, activation of the
		 power domain is done. */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 8003da0:	4b4f      	ldr	r3, [pc, #316]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d10d      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x48>
			__HAL_RCC_PWR_CLK_ENABLE();
 8003dac:	4b4c      	ldr	r3, [pc, #304]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	4a4b      	ldr	r2, [pc, #300]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db6:	61d3      	str	r3, [r2, #28]
 8003db8:	4b49      	ldr	r3, [pc, #292]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	75fb      	strb	r3, [r7, #23]
		}

		if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003dc8:	4b46      	ldr	r3, [pc, #280]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d118      	bne.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x86>
			/* Enable write access to Backup domain */
			SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dd4:	4b43      	ldr	r3, [pc, #268]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a42      	ldr	r2, [pc, #264]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dde:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 8003de0:	f7fe fd3a 	bl	8002858 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003de6:	e008      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8003de8:	f7fe fd36 	bl	8002858 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b64      	cmp	r3, #100	; 0x64
 8003df4:	d901      	bls.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
					return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e06d      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x156>
			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003dfa:	4b3a      	ldr	r3, [pc, #232]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0f0      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x68>
				}
			}
		}

		/* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
		temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e06:	4b36      	ldr	r3, [pc, #216]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e0e:	60fb      	str	r3, [r7, #12]
		if ((temp_reg != 0x00000000U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d02e      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
				&& (temp_reg
						!= (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))) {
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&& (temp_reg
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d027      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
			/* Store the content of BDCR register before the reset of Backup Domain */
			temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e24:	4b2e      	ldr	r3, [pc, #184]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2c:	60fb      	str	r3, [r7, #12]
			/* RTC Clock selection can be changed only if the Backup Domain is reset */
			__HAL_RCC_BACKUPRESET_FORCE();
 8003e2e:	4b2e      	ldr	r3, [pc, #184]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e30:	2201      	movs	r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
			__HAL_RCC_BACKUPRESET_RELEASE();
 8003e34:	4b2c      	ldr	r3, [pc, #176]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	601a      	str	r2, [r3, #0]
			/* Restore the Content of BDCR register */
			RCC->BDCR = temp_reg;
 8003e3a:	4a29      	ldr	r2, [pc, #164]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6213      	str	r3, [r2, #32]

			/* Wait for LSERDY if LSE was enabled */
			if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON)) {
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d014      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003e4a:	f7fe fd05 	bl	8002858 <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

				/* Wait till LSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8003e50:	e00a      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8003e52:	f7fe fd01 	bl	8002858 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
						return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e036      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x156>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8003e68:	4b1d      	ldr	r3, [pc, #116]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0ee      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xd2>
					}
				}
			}
		}
		__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e74:	4b1a      	ldr	r3, [pc, #104]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	4917      	ldr	r1, [pc, #92]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	620b      	str	r3, [r1, #32]

		/* Require to disable power clock if necessary */
		if (pwrclkchanged == SET) {
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x118>
			__HAL_RCC_PWR_CLK_DISABLE();
 8003e8c:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	4a13      	ldr	r2, [pc, #76]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e96:	61d3      	str	r3, [r2, #28]
		}
	}

	/*------------------------------ ADC clock Configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x136>
			== RCC_PERIPHCLK_ADC) {
		/* Check the parameters */
		assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

		/* Configure the ADC clock source */
		__HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	490b      	ldr	r1, [pc, #44]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
	/*------------------------------ USB clock Configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0310 	and.w	r3, r3, #16
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d008      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x154>
			== RCC_PERIPHCLK_USB) {
		/* Check the parameters */
		assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

		/* Configure the USB clock source */
		__HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ec2:	4b07      	ldr	r3, [pc, #28]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	4904      	ldr	r1, [pc, #16]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	604b      	str	r3, [r1, #4]
	}
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

	return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	40007000 	.word	0x40007000
 8003ee8:	42420440 	.word	0x42420440

08003eec <HAL_TIM_Base_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e041      	b.n	8003f82 <HAL_TIM_Base_Init+0x96>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fe fb08 	bl	8002528 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3304      	adds	r3, #4
 8003f28:	4619      	mov	r1, r3
 8003f2a:	4610      	mov	r0, r2
 8003f2c:	f000 fb24 	bl	8004578 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <HAL_TIM_Base_Start>:
/**
 * @brief  Starts the TIM Base generation.
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) {
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Check the TIM state */
	if (htim->State != HAL_TIM_STATE_READY) {
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d001      	beq.n	8003fa4 <HAL_TIM_Base_Start+0x18>
		return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e032      	b.n	800400a <HAL_TIM_Base_Start+0x7e>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a18      	ldr	r2, [pc, #96]	; (8004014 <HAL_TIM_Base_Start+0x88>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d00e      	beq.n	8003fd4 <HAL_TIM_Base_Start+0x48>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fbe:	d009      	beq.n	8003fd4 <HAL_TIM_Base_Start+0x48>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a14      	ldr	r2, [pc, #80]	; (8004018 <HAL_TIM_Base_Start+0x8c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d004      	beq.n	8003fd4 <HAL_TIM_Base_Start+0x48>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a13      	ldr	r2, [pc, #76]	; (800401c <HAL_TIM_Base_Start+0x90>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d111      	bne.n	8003ff8 <HAL_TIM_Base_Start+0x6c>
		tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	60fb      	str	r3, [r7, #12]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d010      	beq.n	8004008 <HAL_TIM_Base_Start+0x7c>
			__HAL_TIM_ENABLE(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0201 	orr.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8003ff6:	e007      	b.n	8004008 <HAL_TIM_Base_Start+0x7c>
		}
	} else {
		__HAL_TIM_ENABLE(htim);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 0201 	orr.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]
	}

	/* Return function status */
	return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	40012c00 	.word	0x40012c00
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800

08004020 <HAL_TIM_OC_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
 * @param  htim TIM Output Compare handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim) {
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_TIM_OC_Init+0x12>
		return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e041      	b.n	80040b6 <HAL_TIM_OC_Init+0x96>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <HAL_TIM_OC_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
		HAL_TIM_OC_MspInit(htim);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f839 	bl	80040be <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Init the base time for the Output Compare */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3304      	adds	r3, #4
 800405c:	4619      	mov	r1, r3
 800405e:	4610      	mov	r0, r2
 8004060:	f000 fa8a 	bl	8004578 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_TIM_OC_MspInit>:
/**
 * @brief  Initializes the TIM Output Compare MSP.
 * @param  htim TIM Output Compare handle
 * @retval None
 */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim) {
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_OC_MspInit could be implemented in the user file
	 */
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bc80      	pop	{r7}
 80040ce:	4770      	bx	lr

080040d0 <HAL_TIM_Encoder_Init>:
 * @param  htim TIM Encoder Interface handle
 * @param  sConfig TIM Encoder Interface configuration structure
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,
		const TIM_Encoder_InitTypeDef *sConfig) {
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Check the TIM handle allocation */
	if (htim == NULL) {
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_TIM_Encoder_Init+0x14>
		return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e093      	b.n	800420c <HAL_TIM_Encoder_Init+0x13c>
	assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
	assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
	assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));

	if (htim->State == HAL_TIM_STATE_RESET) {
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d106      	bne.n	80040fe <HAL_TIM_Encoder_Init+0x2e>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
		HAL_TIM_Encoder_MspInit(htim);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7fe f9d5 	bl	80024a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2202      	movs	r2, #2
 8004102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Reset the SMS and ECE bits */
	htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6812      	ldr	r2, [r2, #0]
 8004110:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004114:	f023 0307 	bic.w	r3, r3, #7
 8004118:	6093      	str	r3, [r2, #8]

	/* Configure the Time base in the Encoder Mode */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	3304      	adds	r3, #4
 8004122:	4619      	mov	r1, r3
 8004124:	4610      	mov	r0, r2
 8004126:	f000 fa27 	bl	8004578 <TIM_Base_SetConfig>

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	617b      	str	r3, [r7, #20]

	/* Get the TIMx CCMR1 register value */
	tmpccmr1 = htim->Instance->CCMR1;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCER register value */
	tmpccer = htim->Instance->CCER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	60fb      	str	r3, [r7, #12]

	/* Set the encoder Mode */
	tmpsmcr |= sConfig->EncoderMode;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]

	/* Select the Capture Compare 1 and the Capture Compare 2 as input */
	tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004152:	f023 0303 	bic.w	r3, r3, #3
 8004156:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	021b      	lsls	r3, r3, #8
 8004162:	4313      	orrs	r3, r2
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]

	/* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
	tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004170:	f023 030c 	bic.w	r3, r3, #12
 8004174:	613b      	str	r3, [r7, #16]
	tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800417c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004180:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4313      	orrs	r3, r2
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	011a      	lsls	r2, r3, #4
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	031b      	lsls	r3, r3, #12
 80041a0:	4313      	orrs	r3, r2
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]

	/* Set the TI1 and the TI2 Polarities */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80041ae:	60fb      	str	r3, [r7, #12]
	tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	4313      	orrs	r3, r2
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]

	/* Write to TIMx SMCR */
	htim->Instance->SMCR = tmpsmcr;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	609a      	str	r2, [r3, #8]

	/* Write to TIMx CCMR1 */
	htim->Instance->CCMR1 = tmpccmr1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	619a      	str	r2, [r3, #24]

	/* Write to TIMx CCER */
	htim->Instance->CCER = tmpccer;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	621a      	str	r2, [r3, #32]

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Set the TIM channels state */
	TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_TIM_Encoder_Start>:
 *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim,
		uint32_t Channel) {
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
	HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004224:	73fb      	strb	r3, [r7, #15]
			TIM_CHANNEL_1);
	HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim,
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800422c:	73bb      	strb	r3, [r7, #14]
			TIM_CHANNEL_2);
	HAL_TIM_ChannelStateTypeDef complementary_channel_1_state =
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004234:	737b      	strb	r3, [r7, #13]
			TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
	HAL_TIM_ChannelStateTypeDef complementary_channel_2_state =
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800423c:	733b      	strb	r3, [r7, #12]

	/* Check the parameters */
	assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

	/* Set the TIM channel(s) state */
	if (Channel == TIM_CHANNEL_1) {
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d110      	bne.n	8004266 <HAL_TIM_Encoder_Start+0x52>
		if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004244:	7bfb      	ldrb	r3, [r7, #15]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d102      	bne.n	8004250 <HAL_TIM_Encoder_Start+0x3c>
				|| (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) {
 800424a:	7b7b      	ldrb	r3, [r7, #13]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d001      	beq.n	8004254 <HAL_TIM_Encoder_Start+0x40>
			return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e069      	b.n	8004328 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1,
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004264:	e031      	b.n	80042ca <HAL_TIM_Encoder_Start+0xb6>
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	} else if (Channel == TIM_CHANNEL_2) {
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b04      	cmp	r3, #4
 800426a:	d110      	bne.n	800428e <HAL_TIM_Encoder_Start+0x7a>
		if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800426c:	7bbb      	ldrb	r3, [r7, #14]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d102      	bne.n	8004278 <HAL_TIM_Encoder_Start+0x64>
				|| (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) {
 8004272:	7b3b      	ldrb	r3, [r7, #12]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d001      	beq.n	800427c <HAL_TIM_Encoder_Start+0x68>
			return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e055      	b.n	8004328 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2,
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2,
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800428c:	e01d      	b.n	80042ca <HAL_TIM_Encoder_Start+0xb6>
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	} else {
		if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d108      	bne.n	80042a6 <HAL_TIM_Encoder_Start+0x92>
				|| (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004294:	7bbb      	ldrb	r3, [r7, #14]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d105      	bne.n	80042a6 <HAL_TIM_Encoder_Start+0x92>
				|| (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800429a:	7b7b      	ldrb	r3, [r7, #13]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d102      	bne.n	80042a6 <HAL_TIM_Encoder_Start+0x92>
				|| (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) {
 80042a0:	7b3b      	ldrb	r3, [r7, #12]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d001      	beq.n	80042aa <HAL_TIM_Encoder_Start+0x96>
			return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e03e      	b.n	8004328 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1,
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2202      	movs	r2, #2
 80042ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2,
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2202      	movs	r2, #2
 80042b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1,
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2202      	movs	r2, #2
 80042be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2,
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2202      	movs	r2, #2
 80042c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	}

	/* Enable the encoder interface channels */
	switch (Channel) {
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_TIM_Encoder_Start+0xc4>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d008      	beq.n	80042e8 <HAL_TIM_Encoder_Start+0xd4>
 80042d6:	e00f      	b.n	80042f8 <HAL_TIM_Encoder_Start+0xe4>
	case TIM_CHANNEL_1: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2201      	movs	r2, #1
 80042de:	2100      	movs	r1, #0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fbc9 	bl	8004a78 <TIM_CCxChannelCmd>
		break;
 80042e6:	e016      	b.n	8004316 <HAL_TIM_Encoder_Start+0x102>
	}

	case TIM_CHANNEL_2: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2201      	movs	r2, #1
 80042ee:	2104      	movs	r1, #4
 80042f0:	4618      	mov	r0, r3
 80042f2:	f000 fbc1 	bl	8004a78 <TIM_CCxChannelCmd>
		break;
 80042f6:	e00e      	b.n	8004316 <HAL_TIM_Encoder_Start+0x102>
	}

	default: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2201      	movs	r2, #1
 80042fe:	2100      	movs	r1, #0
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fbb9 	bl	8004a78 <TIM_CCxChannelCmd>
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2201      	movs	r2, #1
 800430c:	2104      	movs	r1, #4
 800430e:	4618      	mov	r0, r3
 8004310:	f000 fbb2 	bl	8004a78 <TIM_CCxChannelCmd>
		break;
 8004314:	bf00      	nop
	}
	}
	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f042 0201 	orr.w	r2, r2, #1
 8004324:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <HAL_TIM_OC_ConfigChannel>:
 *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
		const TIM_OC_InitTypeDef *sConfig, uint32_t Channel) {
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 800433c:	2300      	movs	r3, #0
 800433e:	75fb      	strb	r3, [r7, #23]
	assert_param(IS_TIM_CHANNELS(Channel));
	assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
	assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

	/* Process Locked */
	__HAL_LOCK(htim);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004346:	2b01      	cmp	r3, #1
 8004348:	d101      	bne.n	800434e <HAL_TIM_OC_ConfigChannel+0x1e>
 800434a:	2302      	movs	r3, #2
 800434c:	e048      	b.n	80043e0 <HAL_TIM_OC_ConfigChannel+0xb0>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	switch (Channel) {
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b0c      	cmp	r3, #12
 800435a:	d839      	bhi.n	80043d0 <HAL_TIM_OC_ConfigChannel+0xa0>
 800435c:	a201      	add	r2, pc, #4	; (adr r2, 8004364 <HAL_TIM_OC_ConfigChannel+0x34>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	08004399 	.word	0x08004399
 8004368:	080043d1 	.word	0x080043d1
 800436c:	080043d1 	.word	0x080043d1
 8004370:	080043d1 	.word	0x080043d1
 8004374:	080043a7 	.word	0x080043a7
 8004378:	080043d1 	.word	0x080043d1
 800437c:	080043d1 	.word	0x080043d1
 8004380:	080043d1 	.word	0x080043d1
 8004384:	080043b5 	.word	0x080043b5
 8004388:	080043d1 	.word	0x080043d1
 800438c:	080043d1 	.word	0x080043d1
 8004390:	080043d1 	.word	0x080043d1
 8004394:	080043c3 	.word	0x080043c3
	case TIM_CHANNEL_1: {
		/* Check the parameters */
		assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 1 in Output Compare */
		TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68b9      	ldr	r1, [r7, #8]
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 f94c 	bl	800463c <TIM_OC1_SetConfig>
		break;
 80043a4:	e017      	b.n	80043d6 <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_2: {
		/* Check the parameters */
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 2 in Output Compare */
		TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68b9      	ldr	r1, [r7, #8]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 f9ab 	bl	8004708 <TIM_OC2_SetConfig>
		break;
 80043b2:	e010      	b.n	80043d6 <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_3: {
		/* Check the parameters */
		assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 3 in Output Compare */
		TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 fa0e 	bl	80047dc <TIM_OC3_SetConfig>
		break;
 80043c0:	e009      	b.n	80043d6 <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_4: {
		/* Check the parameters */
		assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 4 in Output Compare */
		TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fa71 	bl	80048b0 <TIM_OC4_SetConfig>
		break;
 80043ce:	e002      	b.n	80043d6 <HAL_TIM_OC_ConfigChannel+0xa6>
	}

	default:
		status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	75fb      	strb	r3, [r7, #23]
		break;
 80043d4:	bf00      	nop
	}

	__HAL_UNLOCK(htim);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return status;
 80043de:	7dfb      	ldrb	r3, [r7, #23]
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_TIM_ConfigClockSource>:
 * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
 *         contains the clock source information for the TIM peripheral.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim,
		const TIM_ClockConfigTypeDef *sClockSourceConfig) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	73fb      	strb	r3, [r7, #15]
	uint32_t tmpsmcr;

	/* Process Locked */
	__HAL_LOCK(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_TIM_ConfigClockSource+0x1c>
 8004400:	2302      	movs	r3, #2
 8004402:	e0b4      	b.n	800456e <HAL_TIM_ConfigClockSource+0x186>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	htim->State = HAL_TIM_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Check the parameters */
	assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

	/* Reset the SMS, TS, ECE, ETPS and ETRF bits */
	tmpsmcr = htim->Instance->SMCR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	60bb      	str	r3, [r7, #8]
	tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004422:	60bb      	str	r3, [r7, #8]
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800442a:	60bb      	str	r3, [r7, #8]
	htim->Instance->SMCR = tmpsmcr;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	609a      	str	r2, [r3, #8]

	switch (sClockSourceConfig->ClockSource) {
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800443c:	d03e      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0xd4>
 800443e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004442:	f200 8087 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004446:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800444a:	f000 8086 	beq.w	800455a <HAL_TIM_ConfigClockSource+0x172>
 800444e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004452:	d87f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b70      	cmp	r3, #112	; 0x70
 8004456:	d01a      	beq.n	800448e <HAL_TIM_ConfigClockSource+0xa6>
 8004458:	2b70      	cmp	r3, #112	; 0x70
 800445a:	d87b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b60      	cmp	r3, #96	; 0x60
 800445e:	d050      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x11a>
 8004460:	2b60      	cmp	r3, #96	; 0x60
 8004462:	d877      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b50      	cmp	r3, #80	; 0x50
 8004466:	d03c      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0xfa>
 8004468:	2b50      	cmp	r3, #80	; 0x50
 800446a:	d873      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800446c:	2b40      	cmp	r3, #64	; 0x40
 800446e:	d058      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x13a>
 8004470:	2b40      	cmp	r3, #64	; 0x40
 8004472:	d86f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004474:	2b30      	cmp	r3, #48	; 0x30
 8004476:	d064      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004478:	2b30      	cmp	r3, #48	; 0x30
 800447a:	d86b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800447c:	2b20      	cmp	r3, #32
 800447e:	d060      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004480:	2b20      	cmp	r3, #32
 8004482:	d867      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d05c      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004488:	2b10      	cmp	r3, #16
 800448a:	d05a      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 800448c:	e062      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		/* Configure the ETR Clock source */
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6899      	ldr	r1, [r3, #8]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f000 facc 	bl	8004a3a <TIM_ETR_SetConfig>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);

		/* Select the External clock mode1 and the ETRF trigger */
		tmpsmcr = htim->Instance->SMCR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	60bb      	str	r3, [r7, #8]
		tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044b0:	60bb      	str	r3, [r7, #8]
		/* Write to TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	609a      	str	r2, [r3, #8]
		break;
 80044ba:	e04f      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		/* Configure the ETR Clock source */
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6899      	ldr	r1, [r3, #8]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f000 fab5 	bl	8004a3a <TIM_ETR_SetConfig>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		/* Enable the External clock mode2 */
		htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044de:	609a      	str	r2, [r3, #8]
		break;
 80044e0:	e03c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI1 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI1_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 fa2c 	bl	800494c <TIM_TI1_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2150      	movs	r1, #80	; 0x50
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fa83 	bl	8004a06 <TIM_ITRx_SetConfig>
		break;
 8004500:	e02c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI2 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI2_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	461a      	mov	r2, r3
 8004510:	f000 fa4a 	bl	80049a8 <TIM_TI2_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2160      	movs	r1, #96	; 0x60
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fa73 	bl	8004a06 <TIM_ITRx_SetConfig>
		break;
 8004520:	e01c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI1 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI1_ConfigInputStage(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6859      	ldr	r1, [r3, #4]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	461a      	mov	r2, r3
 8004530:	f000 fa0c 	bl	800494c <TIM_TI1_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2140      	movs	r1, #64	; 0x40
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fa63 	bl	8004a06 <TIM_ITRx_SetConfig>
		break;
 8004540:	e00c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
	case TIM_CLOCKSOURCE_ITR2:
	case TIM_CLOCKSOURCE_ITR3: {
		/* Check whether or not the timer instance supports internal trigger input */
		assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

		TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f000 fa5a 	bl	8004a06 <TIM_ITRx_SetConfig>
		break;
 8004552:	e003      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
	}

	default:
		status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	73fb      	strb	r3, [r7, #15]
		break;
 8004558:	e000      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
		break;
 800455a:	bf00      	nop
	}
	htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return status;
 800456c:	7bfb      	ldrb	r3, [r7, #15]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <TIM_Base_SetConfig>:
 * @param  TIMx TIM peripheral
 * @param  Structure TIM Base configuration structure
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx,
		const TIM_Base_InitTypeDef *Structure) {
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1;
	tmpcr1 = TIMx->CR1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) {
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a29      	ldr	r2, [pc, #164]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d00b      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004596:	d007      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a26      	ldr	r2, [pc, #152]	; (8004634 <TIM_Base_SetConfig+0xbc>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d003      	beq.n	80045a8 <TIM_Base_SetConfig+0x30>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a25      	ldr	r2, [pc, #148]	; (8004638 <TIM_Base_SetConfig+0xc0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d108      	bne.n	80045ba <TIM_Base_SetConfig+0x42>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) {
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a1c      	ldr	r2, [pc, #112]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d00b      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c8:	d007      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a19      	ldr	r2, [pc, #100]	; (8004634 <TIM_Base_SetConfig+0xbc>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d003      	beq.n	80045da <TIM_Base_SetConfig+0x62>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a18      	ldr	r2, [pc, #96]	; (8004638 <TIM_Base_SetConfig+0xc0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d108      	bne.n	80045ec <TIM_Base_SetConfig+0x74>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045e0:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
	}

	/* Set the auto-reload preload */
	MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]

	TIMx->CR1 = tmpcr1;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	601a      	str	r2, [r3, #0]

	/* Set the Autoreload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = Structure->Prescaler;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) {
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a07      	ldr	r2, [pc, #28]	; (8004630 <TIM_Base_SetConfig+0xb8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d103      	bne.n	8004620 <TIM_Base_SetConfig+0xa8>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	691a      	ldr	r2, [r3, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler
	 and the repetition counter (only for advanced timer) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	615a      	str	r2, [r3, #20]
}
 8004626:	bf00      	nop
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800

0800463c <TIM_OC1_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 1: Reset the CC1E Bit */
	TIMx->CCER &= ~TIM_CCER_CC1E;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	f023 0201 	bic.w	r2, r3, #1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR1 register value */
	tmpccmrx = TIMx->CCMR1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare Mode Bits */
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466a:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0303 	bic.w	r3, r3, #3
 8004672:	60fb      	str	r3, [r7, #12]
	/* Select the Output Compare Mode */
	tmpccmrx |= OC_Config->OCMode;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC1P;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f023 0302 	bic.w	r3, r3, #2
 8004684:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= OC_Config->OCPolarity;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1)) {
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a1c      	ldr	r2, [pc, #112]	; (8004704 <TIM_OC1_SetConfig+0xc8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d10c      	bne.n	80046b2 <TIM_OC1_SetConfig+0x76>
		/* Check parameters */
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC1NP;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f023 0308 	bic.w	r3, r3, #8
 800469e:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= OC_Config->OCNPolarity;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC1NE;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f023 0304 	bic.w	r3, r3, #4
 80046b0:	617b      	str	r3, [r7, #20]
	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a13      	ldr	r2, [pc, #76]	; (8004704 <TIM_OC1_SetConfig+0xc8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d111      	bne.n	80046de <TIM_OC1_SetConfig+0xa2>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS1;
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c0:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS1N;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046c8:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= OC_Config->OCIdleState;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= OC_Config->OCNIdleState;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR1 */
	TIMx->CCMR1 = tmpccmrx;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	619a      	str	r2, [r3, #24]

	/* Set the Capture Compare Register value */
	TIMx->CCR1 = OC_Config->Pulse;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	635a      	str	r2, [r3, #52]	; 0x34

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	621a      	str	r2, [r3, #32]
}
 80046f8:	bf00      	nop
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40012c00 	.word	0x40012c00

08004708 <TIM_OC2_SetConfig>:
 * @brief  Timer Output Compare 2 configuration
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config) {
 8004708:	b480      	push	{r7}
 800470a:	b087      	sub	sp, #28
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 2: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC2E;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	f023 0210 	bic.w	r2, r3, #16
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR1 register value */
	tmpccmrx = TIMx->CCMR1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004736:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473e:	60fb      	str	r3, [r7, #12]

	/* Select the Output Compare Mode */
	tmpccmrx |= (OC_Config->OCMode << 8U);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	021b      	lsls	r3, r3, #8
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4313      	orrs	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC2P;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f023 0320 	bic.w	r3, r3, #32
 8004752:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 4U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	011b      	lsls	r3, r3, #4
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2)) {
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <TIM_OC2_SetConfig+0xd0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d10d      	bne.n	8004784 <TIM_OC2_SetConfig+0x7c>
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC2NP;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476e:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC2NE;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004782:	617b      	str	r3, [r7, #20]

	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <TIM_OC2_SetConfig+0xd0>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d113      	bne.n	80047b4 <TIM_OC2_SetConfig+0xac>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS2;
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004792:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS2N;
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800479a:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR1 */
	TIMx->CCMR1 = tmpccmrx;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	619a      	str	r2, [r3, #24]

	/* Set the Capture Compare Register value */
	TIMx->CCR2 = OC_Config->Pulse;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr
 80047d8:	40012c00 	.word	0x40012c00

080047dc <TIM_OC3_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 3: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC3E;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR2 register value */
	tmpccmrx = TIMx->CCMR2;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800480a:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR2_CC3S;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0303 	bic.w	r3, r3, #3
 8004812:	60fb      	str	r3, [r7, #12]
	/* Select the Output Compare Mode */
	tmpccmrx |= OC_Config->OCMode;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC3P;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004824:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 8U);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	021b      	lsls	r3, r3, #8
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3)) {
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a1d      	ldr	r2, [pc, #116]	; (80048ac <TIM_OC3_SetConfig+0xd0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d10d      	bne.n	8004856 <TIM_OC3_SetConfig+0x7a>
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC3NP;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004840:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC3NE;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004854:	617b      	str	r3, [r7, #20]
	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a14      	ldr	r2, [pc, #80]	; (80048ac <TIM_OC3_SetConfig+0xd0>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d113      	bne.n	8004886 <TIM_OC3_SetConfig+0xaa>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS3;
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004864:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS3N;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800486c:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	011b      	lsls	r3, r3, #4
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR2 */
	TIMx->CCMR2 = tmpccmrx;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	61da      	str	r2, [r3, #28]

	/* Set the Capture Compare Register value */
	TIMx->CCR3 = OC_Config->Pulse;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	621a      	str	r2, [r3, #32]
}
 80048a0:	bf00      	nop
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40012c00 	.word	0x40012c00

080048b0 <TIM_OC4_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	613b      	str	r3, [r7, #16]

	/* Disable the Channel 4: Reset the CC4E Bit */
	TIMx->CCER &= ~TIM_CCER_CC4E;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	617b      	str	r3, [r7, #20]

	/* Get the TIMx CCMR2 register value */
	tmpccmrx = TIMx->CCMR2;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048de:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e6:	60fb      	str	r3, [r7, #12]

	/* Select the Output Compare Mode */
	tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC4P;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048fa:	613b      	str	r3, [r7, #16]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 12U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	031b      	lsls	r3, r3, #12
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	613b      	str	r3, [r7, #16]

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a0f      	ldr	r2, [pc, #60]	; (8004948 <TIM_OC4_SetConfig+0x98>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d109      	bne.n	8004924 <TIM_OC4_SetConfig+0x74>
		/* Check parameters */
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS4;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004916:	617b      	str	r3, [r7, #20]

		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	019b      	lsls	r3, r3, #6
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR2 */
	TIMx->CCMR2 = tmpccmrx;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	61da      	str	r2, [r3, #28]

	/* Set the Capture Compare Register value */
	TIMx->CCR4 = OC_Config->Pulse;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	641a      	str	r2, [r3, #64]	; 0x40

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	621a      	str	r2, [r3, #32]
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr
 8004948:	40012c00 	.word	0x40012c00

0800494c <TIM_TI1_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 1: Reset the CC1E Bit */
	tmpccer = TIMx->CCER;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	617b      	str	r3, [r7, #20]
	TIMx->CCER &= ~TIM_CCER_CC1E;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f023 0201 	bic.w	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004976:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (TIM_ICFilter << 4U);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	4313      	orrs	r3, r2
 8004980:	613b      	str	r3, [r7, #16]

	/* Select the Polarity and set the CC1E Bit */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f023 030a 	bic.w	r3, r3, #10
 8004988:	617b      	str	r3, [r7, #20]
	tmpccer |= TIM_ICPolarity;
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	4313      	orrs	r3, r2
 8004990:	617b      	str	r3, [r7, #20]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	621a      	str	r2, [r3, #32]
}
 800499e:	bf00      	nop
 80049a0:	371c      	adds	r7, #28
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr

080049a8 <TIM_TI2_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 80049a8:	b480      	push	{r7}
 80049aa:	b087      	sub	sp, #28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 2: Reset the CC2E Bit */
	tmpccer = TIMx->CCER;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	617b      	str	r3, [r7, #20]
	TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	f023 0210 	bic.w	r2, r3, #16
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049d2:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (TIM_ICFilter << 12U);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	031b      	lsls	r3, r3, #12
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]

	/* Select the Polarity and set the CC2E Bit */
	tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049e4:	617b      	str	r3, [r7, #20]
	tmpccer |= (TIM_ICPolarity << 4U);
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	617b      	str	r3, [r7, #20]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr

08004a06 <TIM_ITRx_SetConfig>:
 *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
 *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
 *            @arg TIM_TS_ETRF: External Trigger input
 * @retval None
 */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) {
 8004a06:	b480      	push	{r7}
 8004a08:	b085      	sub	sp, #20
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;

	/* Get the TIMx SMCR register value */
	tmpsmcr = TIMx->SMCR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	60fb      	str	r3, [r7, #12]
	/* Reset the TS Bits */
	tmpsmcr &= ~TIM_SMCR_TS;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a1c:	60fb      	str	r3, [r7, #12]
	/* Set the Input Trigger source and the slave mode*/
	tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f043 0307 	orr.w	r3, r3, #7
 8004a28:	60fb      	str	r3, [r7, #12]
	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	609a      	str	r2, [r3, #8]
}
 8004a30:	bf00      	nop
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr

08004a3a <TIM_ETR_SetConfig>:
 * @param  ExtTRGFilter External Trigger Filter.
 *          This parameter must be a value between 0x00 and 0x0F
 * @retval None
 */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
		uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) {
 8004a3a:	b480      	push	{r7}
 8004a3c:	b087      	sub	sp, #28
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	60f8      	str	r0, [r7, #12]
 8004a42:	60b9      	str	r1, [r7, #8]
 8004a44:	607a      	str	r2, [r7, #4]
 8004a46:	603b      	str	r3, [r7, #0]
	uint32_t tmpsmcr;

	tmpsmcr = TIMx->SMCR;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	617b      	str	r3, [r7, #20]

	/* Reset the ETR Bits */
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a54:	617b      	str	r3, [r7, #20]

	/* Set the Prescaler, the Filter value and the Polarity */
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
			| (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	021a      	lsls	r2, r3, #8
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	4313      	orrs	r3, r2
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	617b      	str	r3, [r7, #20]

	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	609a      	str	r2, [r3, #8]
}
 8004a6e:	bf00      	nop
 8004a70:	371c      	adds	r7, #28
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr

08004a78 <TIM_CCxChannelCmd>:
 * @param  ChannelState specifies the TIM Channel CCxE bit new state.
 *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
 * @retval None
 */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel,
		uint32_t ChannelState) {
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_CC1_INSTANCE(TIMx));
	assert_param(IS_TIM_CHANNELS(Channel));

	tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	617b      	str	r3, [r7, #20]

	/* Reset the CCxE Bit */
	TIMx->CCER &= ~tmp;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1a      	ldr	r2, [r3, #32]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	43db      	mvns	r3, r3
 8004a9a:	401a      	ands	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	621a      	str	r2, [r3, #32]

	/* Set or reset the CCxE Bit */
	TIMx->CCER |= (uint32_t) (ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1a      	ldr	r2, [r3, #32]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f003 031f 	and.w	r3, r3, #31
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	621a      	str	r2, [r3, #32]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr

08004ac0 <HAL_TIMEx_MasterConfigSynchronization>:
 *         contains the selected trigger output (TRGO) and the Master/Slave
 *         mode.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
		const TIM_MasterConfigTypeDef *sMasterConfig) {
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
	assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
	assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

	/* Check input state */
	__HAL_LOCK(htim);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e046      	b.n	8004b66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	/* Change the handler state */
	htim->State = HAL_TIM_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Get the TIMx CR2 register value */
	tmpcr2 = htim->Instance->CR2;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	60fb      	str	r3, [r7, #12]

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	60bb      	str	r3, [r7, #8]

	/* Reset the MMS Bits */
	tmpcr2 &= ~TIM_CR2_MMS;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004afe:	60fb      	str	r3, [r7, #12]
	/* Select the TRGO source */
	tmpcr2 |= sMasterConfig->MasterOutputTrigger;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]

	/* Update TIMx CR2 */
	htim->Instance->CR2 = tmpcr2;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	605a      	str	r2, [r3, #4]

	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a16      	ldr	r2, [pc, #88]	; (8004b70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d00e      	beq.n	8004b3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b24:	d009      	beq.n	8004b3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a12      	ldr	r2, [pc, #72]	; (8004b74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d004      	beq.n	8004b3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a10      	ldr	r2, [pc, #64]	; (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d10c      	bne.n	8004b54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
		/* Reset the MSM Bit */
		tmpsmcr &= ~TIM_SMCR_MSM;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b40:	60bb      	str	r3, [r7, #8]
		/* Set master mode */
		tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60bb      	str	r3, [r7, #8]

		/* Update TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	609a      	str	r2, [r3, #8]
	}

	/* Change the htim state */
	htim->State = HAL_TIM_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	40012c00 	.word	0x40012c00
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800

08004b7c <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e042      	b.n	8004c14 <HAL_UART_Init+0x98>
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

	if (huart->gState == HAL_UART_STATE_RESET) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fd fd38 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2224      	movs	r2, #36	; 0x24
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bbe:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 f82b 	bl	8004c1c <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	691a      	ldr	r2, [r3, #16]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bd4:	611a      	str	r2, [r3, #16]
	CLEAR_BIT(huart->Instance->CR3,
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695a      	ldr	r2, [r3, #20]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004be4:	615a      	str	r2, [r3, #20]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf4:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	645a      	str	r2, [r3, #68]	; 0x44
	huart->gState = HAL_UART_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	huart->RxState = HAL_UART_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2220      	movs	r2, #32
 8004c08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	635a      	str	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <UART_SetConfig>:
 * @brief  Configures the UART peripheral.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits
	 according to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68da      	ldr	r2, [r3, #12]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689a      	ldr	r2, [r3, #8]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	431a      	orrs	r2, r3
			| huart->Init.Mode;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	695b      	ldr	r3, [r3, #20]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]
	MODIFY_REG(huart->Instance->CR1,
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c56:	f023 030c 	bic.w	r3, r3, #12
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6812      	ldr	r2, [r2, #0]
 8004c5e:	68b9      	ldr	r1, [r7, #8]
 8004c60:	430b      	orrs	r3, r1
 8004c62:	60d3      	str	r3, [r2, #12]
			tmpreg);
#endif /* USART_CR1_OVER8 */

	/*-------------------------- USART CR3 Configuration -----------------------*/
	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE),
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699a      	ldr	r2, [r3, #24]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	615a      	str	r2, [r3, #20]
			huart->Init.HwFlowCtl);

	if (huart->Instance == USART1) {
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a2c      	ldr	r2, [pc, #176]	; (8004d30 <UART_SetConfig+0x114>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d103      	bne.n	8004c8c <UART_SetConfig+0x70>
		pclk = HAL_RCC_GetPCLK2Freq();
 8004c84:	f7ff f830 	bl	8003ce8 <HAL_RCC_GetPCLK2Freq>
 8004c88:	60f8      	str	r0, [r7, #12]
 8004c8a:	e002      	b.n	8004c92 <UART_SetConfig+0x76>
	} else {
		pclk = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f7ff f818 	bl	8003cc0 <HAL_RCC_GetPCLK1Freq>
 8004c90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
	huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	009a      	lsls	r2, r3, #2
 8004c9c:	441a      	add	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	4a22      	ldr	r2, [pc, #136]	; (8004d34 <UART_SetConfig+0x118>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	0119      	lsls	r1, r3, #4
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	009a      	lsls	r2, r3, #2
 8004cbc:	441a      	add	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cc8:	4b1a      	ldr	r3, [pc, #104]	; (8004d34 <UART_SetConfig+0x118>)
 8004cca:	fba3 0302 	umull	r0, r3, r3, r2
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	2064      	movs	r0, #100	; 0x64
 8004cd2:	fb00 f303 	mul.w	r3, r0, r3
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	3332      	adds	r3, #50	; 0x32
 8004cdc:	4a15      	ldr	r2, [pc, #84]	; (8004d34 <UART_SetConfig+0x118>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ce8:	4419      	add	r1, r3
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	009a      	lsls	r2, r3, #2
 8004cf4:	441a      	add	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d00:	4b0c      	ldr	r3, [pc, #48]	; (8004d34 <UART_SetConfig+0x118>)
 8004d02:	fba3 0302 	umull	r0, r3, r3, r2
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	2064      	movs	r0, #100	; 0x64
 8004d0a:	fb00 f303 	mul.w	r3, r0, r3
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	3332      	adds	r3, #50	; 0x32
 8004d14:	4a07      	ldr	r2, [pc, #28]	; (8004d34 <UART_SetConfig+0x118>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	095b      	lsrs	r3, r3, #5
 8004d1c:	f003 020f 	and.w	r2, r3, #15
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	440a      	add	r2, r1
 8004d26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d28:	bf00      	nop
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40013800 	.word	0x40013800
 8004d34:	51eb851f 	.word	0x51eb851f

08004d38 <__errno>:
 8004d38:	4b01      	ldr	r3, [pc, #4]	; (8004d40 <__errno+0x8>)
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	20000024 	.word	0x20000024

08004d44 <__libc_init_array>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	2600      	movs	r6, #0
 8004d48:	4d0c      	ldr	r5, [pc, #48]	; (8004d7c <__libc_init_array+0x38>)
 8004d4a:	4c0d      	ldr	r4, [pc, #52]	; (8004d80 <__libc_init_array+0x3c>)
 8004d4c:	1b64      	subs	r4, r4, r5
 8004d4e:	10a4      	asrs	r4, r4, #2
 8004d50:	42a6      	cmp	r6, r4
 8004d52:	d109      	bne.n	8004d68 <__libc_init_array+0x24>
 8004d54:	f000 ff62 	bl	8005c1c <_init>
 8004d58:	2600      	movs	r6, #0
 8004d5a:	4d0a      	ldr	r5, [pc, #40]	; (8004d84 <__libc_init_array+0x40>)
 8004d5c:	4c0a      	ldr	r4, [pc, #40]	; (8004d88 <__libc_init_array+0x44>)
 8004d5e:	1b64      	subs	r4, r4, r5
 8004d60:	10a4      	asrs	r4, r4, #2
 8004d62:	42a6      	cmp	r6, r4
 8004d64:	d105      	bne.n	8004d72 <__libc_init_array+0x2e>
 8004d66:	bd70      	pop	{r4, r5, r6, pc}
 8004d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d6c:	4798      	blx	r3
 8004d6e:	3601      	adds	r6, #1
 8004d70:	e7ee      	b.n	8004d50 <__libc_init_array+0xc>
 8004d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d76:	4798      	blx	r3
 8004d78:	3601      	adds	r6, #1
 8004d7a:	e7f2      	b.n	8004d62 <__libc_init_array+0x1e>
 8004d7c:	08005cf8 	.word	0x08005cf8
 8004d80:	08005cf8 	.word	0x08005cf8
 8004d84:	08005cf8 	.word	0x08005cf8
 8004d88:	08005cfc 	.word	0x08005cfc

08004d8c <__itoa>:
 8004d8c:	1e93      	subs	r3, r2, #2
 8004d8e:	2b22      	cmp	r3, #34	; 0x22
 8004d90:	b510      	push	{r4, lr}
 8004d92:	460c      	mov	r4, r1
 8004d94:	d904      	bls.n	8004da0 <__itoa+0x14>
 8004d96:	2300      	movs	r3, #0
 8004d98:	461c      	mov	r4, r3
 8004d9a:	700b      	strb	r3, [r1, #0]
 8004d9c:	4620      	mov	r0, r4
 8004d9e:	bd10      	pop	{r4, pc}
 8004da0:	2a0a      	cmp	r2, #10
 8004da2:	d109      	bne.n	8004db8 <__itoa+0x2c>
 8004da4:	2800      	cmp	r0, #0
 8004da6:	da07      	bge.n	8004db8 <__itoa+0x2c>
 8004da8:	232d      	movs	r3, #45	; 0x2d
 8004daa:	700b      	strb	r3, [r1, #0]
 8004dac:	2101      	movs	r1, #1
 8004dae:	4240      	negs	r0, r0
 8004db0:	4421      	add	r1, r4
 8004db2:	f000 f80d 	bl	8004dd0 <__utoa>
 8004db6:	e7f1      	b.n	8004d9c <__itoa+0x10>
 8004db8:	2100      	movs	r1, #0
 8004dba:	e7f9      	b.n	8004db0 <__itoa+0x24>

08004dbc <itoa>:
 8004dbc:	f7ff bfe6 	b.w	8004d8c <__itoa>

08004dc0 <memset>:
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	4402      	add	r2, r0
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d100      	bne.n	8004dca <memset+0xa>
 8004dc8:	4770      	bx	lr
 8004dca:	f803 1b01 	strb.w	r1, [r3], #1
 8004dce:	e7f9      	b.n	8004dc4 <memset+0x4>

08004dd0 <__utoa>:
 8004dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dd2:	b08b      	sub	sp, #44	; 0x2c
 8004dd4:	4605      	mov	r5, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	466e      	mov	r6, sp
 8004dda:	4c1d      	ldr	r4, [pc, #116]	; (8004e50 <__utoa+0x80>)
 8004ddc:	f104 0c20 	add.w	ip, r4, #32
 8004de0:	4637      	mov	r7, r6
 8004de2:	6820      	ldr	r0, [r4, #0]
 8004de4:	6861      	ldr	r1, [r4, #4]
 8004de6:	3408      	adds	r4, #8
 8004de8:	c703      	stmia	r7!, {r0, r1}
 8004dea:	4564      	cmp	r4, ip
 8004dec:	463e      	mov	r6, r7
 8004dee:	d1f7      	bne.n	8004de0 <__utoa+0x10>
 8004df0:	7921      	ldrb	r1, [r4, #4]
 8004df2:	6820      	ldr	r0, [r4, #0]
 8004df4:	7139      	strb	r1, [r7, #4]
 8004df6:	1e91      	subs	r1, r2, #2
 8004df8:	2922      	cmp	r1, #34	; 0x22
 8004dfa:	6038      	str	r0, [r7, #0]
 8004dfc:	f04f 0100 	mov.w	r1, #0
 8004e00:	d904      	bls.n	8004e0c <__utoa+0x3c>
 8004e02:	7019      	strb	r1, [r3, #0]
 8004e04:	460b      	mov	r3, r1
 8004e06:	4618      	mov	r0, r3
 8004e08:	b00b      	add	sp, #44	; 0x2c
 8004e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e0c:	1e58      	subs	r0, r3, #1
 8004e0e:	4684      	mov	ip, r0
 8004e10:	fbb5 f7f2 	udiv	r7, r5, r2
 8004e14:	fb02 5617 	mls	r6, r2, r7, r5
 8004e18:	3628      	adds	r6, #40	; 0x28
 8004e1a:	446e      	add	r6, sp
 8004e1c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004e20:	460c      	mov	r4, r1
 8004e22:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004e26:	462e      	mov	r6, r5
 8004e28:	42b2      	cmp	r2, r6
 8004e2a:	463d      	mov	r5, r7
 8004e2c:	f101 0101 	add.w	r1, r1, #1
 8004e30:	d9ee      	bls.n	8004e10 <__utoa+0x40>
 8004e32:	2200      	movs	r2, #0
 8004e34:	545a      	strb	r2, [r3, r1]
 8004e36:	1919      	adds	r1, r3, r4
 8004e38:	1aa5      	subs	r5, r4, r2
 8004e3a:	42aa      	cmp	r2, r5
 8004e3c:	dae3      	bge.n	8004e06 <__utoa+0x36>
 8004e3e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004e42:	780e      	ldrb	r6, [r1, #0]
 8004e44:	3201      	adds	r2, #1
 8004e46:	7006      	strb	r6, [r0, #0]
 8004e48:	f801 5901 	strb.w	r5, [r1], #-1
 8004e4c:	e7f4      	b.n	8004e38 <__utoa+0x68>
 8004e4e:	bf00      	nop
 8004e50:	08005c9e 	.word	0x08005c9e

08004e54 <pow>:
 8004e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e58:	4614      	mov	r4, r2
 8004e5a:	461d      	mov	r5, r3
 8004e5c:	4680      	mov	r8, r0
 8004e5e:	4689      	mov	r9, r1
 8004e60:	f000 f862 	bl	8004f28 <__ieee754_pow>
 8004e64:	4622      	mov	r2, r4
 8004e66:	4606      	mov	r6, r0
 8004e68:	460f      	mov	r7, r1
 8004e6a:	462b      	mov	r3, r5
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	4629      	mov	r1, r5
 8004e70:	f7fb fdc4 	bl	80009fc <__aeabi_dcmpun>
 8004e74:	bbc8      	cbnz	r0, 8004eea <pow+0x96>
 8004e76:	2200      	movs	r2, #0
 8004e78:	2300      	movs	r3, #0
 8004e7a:	4640      	mov	r0, r8
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	f7fb fd8b 	bl	8000998 <__aeabi_dcmpeq>
 8004e82:	b1b8      	cbz	r0, 8004eb4 <pow+0x60>
 8004e84:	2200      	movs	r2, #0
 8004e86:	2300      	movs	r3, #0
 8004e88:	4620      	mov	r0, r4
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	f7fb fd84 	bl	8000998 <__aeabi_dcmpeq>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d141      	bne.n	8004f18 <pow+0xc4>
 8004e94:	4620      	mov	r0, r4
 8004e96:	4629      	mov	r1, r5
 8004e98:	f000 fe3b 	bl	8005b12 <finite>
 8004e9c:	b328      	cbz	r0, 8004eea <pow+0x96>
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	4629      	mov	r1, r5
 8004ea6:	f7fb fd81 	bl	80009ac <__aeabi_dcmplt>
 8004eaa:	b1f0      	cbz	r0, 8004eea <pow+0x96>
 8004eac:	f7ff ff44 	bl	8004d38 <__errno>
 8004eb0:	2322      	movs	r3, #34	; 0x22
 8004eb2:	e019      	b.n	8004ee8 <pow+0x94>
 8004eb4:	4630      	mov	r0, r6
 8004eb6:	4639      	mov	r1, r7
 8004eb8:	f000 fe2b 	bl	8005b12 <finite>
 8004ebc:	b9c8      	cbnz	r0, 8004ef2 <pow+0x9e>
 8004ebe:	4640      	mov	r0, r8
 8004ec0:	4649      	mov	r1, r9
 8004ec2:	f000 fe26 	bl	8005b12 <finite>
 8004ec6:	b1a0      	cbz	r0, 8004ef2 <pow+0x9e>
 8004ec8:	4620      	mov	r0, r4
 8004eca:	4629      	mov	r1, r5
 8004ecc:	f000 fe21 	bl	8005b12 <finite>
 8004ed0:	b178      	cbz	r0, 8004ef2 <pow+0x9e>
 8004ed2:	4632      	mov	r2, r6
 8004ed4:	463b      	mov	r3, r7
 8004ed6:	4630      	mov	r0, r6
 8004ed8:	4639      	mov	r1, r7
 8004eda:	f7fb fd8f 	bl	80009fc <__aeabi_dcmpun>
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d0e4      	beq.n	8004eac <pow+0x58>
 8004ee2:	f7ff ff29 	bl	8004d38 <__errno>
 8004ee6:	2321      	movs	r3, #33	; 0x21
 8004ee8:	6003      	str	r3, [r0, #0]
 8004eea:	4630      	mov	r0, r6
 8004eec:	4639      	mov	r1, r7
 8004eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	4639      	mov	r1, r7
 8004efa:	f7fb fd4d 	bl	8000998 <__aeabi_dcmpeq>
 8004efe:	2800      	cmp	r0, #0
 8004f00:	d0f3      	beq.n	8004eea <pow+0x96>
 8004f02:	4640      	mov	r0, r8
 8004f04:	4649      	mov	r1, r9
 8004f06:	f000 fe04 	bl	8005b12 <finite>
 8004f0a:	2800      	cmp	r0, #0
 8004f0c:	d0ed      	beq.n	8004eea <pow+0x96>
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f000 fdfe 	bl	8005b12 <finite>
 8004f16:	e7c8      	b.n	8004eaa <pow+0x56>
 8004f18:	2600      	movs	r6, #0
 8004f1a:	4f01      	ldr	r7, [pc, #4]	; (8004f20 <pow+0xcc>)
 8004f1c:	e7e5      	b.n	8004eea <pow+0x96>
 8004f1e:	bf00      	nop
 8004f20:	3ff00000 	.word	0x3ff00000
 8004f24:	00000000 	.word	0x00000000

08004f28 <__ieee754_pow>:
 8004f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f2c:	b093      	sub	sp, #76	; 0x4c
 8004f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f32:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8004f36:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8004f3a:	4689      	mov	r9, r1
 8004f3c:	ea56 0102 	orrs.w	r1, r6, r2
 8004f40:	4680      	mov	r8, r0
 8004f42:	d111      	bne.n	8004f68 <__ieee754_pow+0x40>
 8004f44:	1803      	adds	r3, r0, r0
 8004f46:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8004f4a:	4152      	adcs	r2, r2
 8004f4c:	4299      	cmp	r1, r3
 8004f4e:	4b82      	ldr	r3, [pc, #520]	; (8005158 <__ieee754_pow+0x230>)
 8004f50:	4193      	sbcs	r3, r2
 8004f52:	f080 84b9 	bcs.w	80058c8 <__ieee754_pow+0x9a0>
 8004f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f5a:	4640      	mov	r0, r8
 8004f5c:	4649      	mov	r1, r9
 8004f5e:	f7fb f8fd 	bl	800015c <__adddf3>
 8004f62:	4683      	mov	fp, r0
 8004f64:	468c      	mov	ip, r1
 8004f66:	e06f      	b.n	8005048 <__ieee754_pow+0x120>
 8004f68:	4b7c      	ldr	r3, [pc, #496]	; (800515c <__ieee754_pow+0x234>)
 8004f6a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8004f6e:	429c      	cmp	r4, r3
 8004f70:	464d      	mov	r5, r9
 8004f72:	4682      	mov	sl, r0
 8004f74:	dc06      	bgt.n	8004f84 <__ieee754_pow+0x5c>
 8004f76:	d101      	bne.n	8004f7c <__ieee754_pow+0x54>
 8004f78:	2800      	cmp	r0, #0
 8004f7a:	d1ec      	bne.n	8004f56 <__ieee754_pow+0x2e>
 8004f7c:	429e      	cmp	r6, r3
 8004f7e:	dc01      	bgt.n	8004f84 <__ieee754_pow+0x5c>
 8004f80:	d10f      	bne.n	8004fa2 <__ieee754_pow+0x7a>
 8004f82:	b172      	cbz	r2, 8004fa2 <__ieee754_pow+0x7a>
 8004f84:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004f88:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8004f8c:	ea55 050a 	orrs.w	r5, r5, sl
 8004f90:	d1e1      	bne.n	8004f56 <__ieee754_pow+0x2e>
 8004f92:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004f96:	18db      	adds	r3, r3, r3
 8004f98:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8004f9c:	4152      	adcs	r2, r2
 8004f9e:	429d      	cmp	r5, r3
 8004fa0:	e7d5      	b.n	8004f4e <__ieee754_pow+0x26>
 8004fa2:	2d00      	cmp	r5, #0
 8004fa4:	da39      	bge.n	800501a <__ieee754_pow+0xf2>
 8004fa6:	4b6e      	ldr	r3, [pc, #440]	; (8005160 <__ieee754_pow+0x238>)
 8004fa8:	429e      	cmp	r6, r3
 8004faa:	dc52      	bgt.n	8005052 <__ieee754_pow+0x12a>
 8004fac:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004fb0:	429e      	cmp	r6, r3
 8004fb2:	f340 849c 	ble.w	80058ee <__ieee754_pow+0x9c6>
 8004fb6:	1533      	asrs	r3, r6, #20
 8004fb8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004fbc:	2b14      	cmp	r3, #20
 8004fbe:	dd0f      	ble.n	8004fe0 <__ieee754_pow+0xb8>
 8004fc0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004fc4:	fa22 f103 	lsr.w	r1, r2, r3
 8004fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	f040 848e 	bne.w	80058ee <__ieee754_pow+0x9c6>
 8004fd2:	f001 0101 	and.w	r1, r1, #1
 8004fd6:	f1c1 0302 	rsb	r3, r1, #2
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	b182      	cbz	r2, 8005000 <__ieee754_pow+0xd8>
 8004fde:	e05d      	b.n	800509c <__ieee754_pow+0x174>
 8004fe0:	2a00      	cmp	r2, #0
 8004fe2:	d159      	bne.n	8005098 <__ieee754_pow+0x170>
 8004fe4:	f1c3 0314 	rsb	r3, r3, #20
 8004fe8:	fa46 f103 	asr.w	r1, r6, r3
 8004fec:	fa01 f303 	lsl.w	r3, r1, r3
 8004ff0:	42b3      	cmp	r3, r6
 8004ff2:	f040 8479 	bne.w	80058e8 <__ieee754_pow+0x9c0>
 8004ff6:	f001 0101 	and.w	r1, r1, #1
 8004ffa:	f1c1 0302 	rsb	r3, r1, #2
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	4b58      	ldr	r3, [pc, #352]	; (8005164 <__ieee754_pow+0x23c>)
 8005002:	429e      	cmp	r6, r3
 8005004:	d132      	bne.n	800506c <__ieee754_pow+0x144>
 8005006:	2f00      	cmp	r7, #0
 8005008:	f280 846a 	bge.w	80058e0 <__ieee754_pow+0x9b8>
 800500c:	4642      	mov	r2, r8
 800500e:	464b      	mov	r3, r9
 8005010:	2000      	movs	r0, #0
 8005012:	4954      	ldr	r1, [pc, #336]	; (8005164 <__ieee754_pow+0x23c>)
 8005014:	f7fb fb82 	bl	800071c <__aeabi_ddiv>
 8005018:	e7a3      	b.n	8004f62 <__ieee754_pow+0x3a>
 800501a:	2300      	movs	r3, #0
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	2a00      	cmp	r2, #0
 8005020:	d13c      	bne.n	800509c <__ieee754_pow+0x174>
 8005022:	4b4e      	ldr	r3, [pc, #312]	; (800515c <__ieee754_pow+0x234>)
 8005024:	429e      	cmp	r6, r3
 8005026:	d1eb      	bne.n	8005000 <__ieee754_pow+0xd8>
 8005028:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800502c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005030:	ea53 030a 	orrs.w	r3, r3, sl
 8005034:	f000 8448 	beq.w	80058c8 <__ieee754_pow+0x9a0>
 8005038:	4b4b      	ldr	r3, [pc, #300]	; (8005168 <__ieee754_pow+0x240>)
 800503a:	429c      	cmp	r4, r3
 800503c:	dd0b      	ble.n	8005056 <__ieee754_pow+0x12e>
 800503e:	2f00      	cmp	r7, #0
 8005040:	f2c0 8448 	blt.w	80058d4 <__ieee754_pow+0x9ac>
 8005044:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005048:	4658      	mov	r0, fp
 800504a:	4661      	mov	r1, ip
 800504c:	b013      	add	sp, #76	; 0x4c
 800504e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005052:	2302      	movs	r3, #2
 8005054:	e7e2      	b.n	800501c <__ieee754_pow+0xf4>
 8005056:	2f00      	cmp	r7, #0
 8005058:	f04f 0b00 	mov.w	fp, #0
 800505c:	f04f 0c00 	mov.w	ip, #0
 8005060:	daf2      	bge.n	8005048 <__ieee754_pow+0x120>
 8005062:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005066:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800506a:	e7ed      	b.n	8005048 <__ieee754_pow+0x120>
 800506c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005070:	d106      	bne.n	8005080 <__ieee754_pow+0x158>
 8005072:	4642      	mov	r2, r8
 8005074:	464b      	mov	r3, r9
 8005076:	4640      	mov	r0, r8
 8005078:	4649      	mov	r1, r9
 800507a:	f7fb fa25 	bl	80004c8 <__aeabi_dmul>
 800507e:	e770      	b.n	8004f62 <__ieee754_pow+0x3a>
 8005080:	4b3a      	ldr	r3, [pc, #232]	; (800516c <__ieee754_pow+0x244>)
 8005082:	429f      	cmp	r7, r3
 8005084:	d10a      	bne.n	800509c <__ieee754_pow+0x174>
 8005086:	2d00      	cmp	r5, #0
 8005088:	db08      	blt.n	800509c <__ieee754_pow+0x174>
 800508a:	4640      	mov	r0, r8
 800508c:	4649      	mov	r1, r9
 800508e:	b013      	add	sp, #76	; 0x4c
 8005090:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005094:	f000 bc5e 	b.w	8005954 <__ieee754_sqrt>
 8005098:	2300      	movs	r3, #0
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	4640      	mov	r0, r8
 800509e:	4649      	mov	r1, r9
 80050a0:	f000 fd34 	bl	8005b0c <fabs>
 80050a4:	4683      	mov	fp, r0
 80050a6:	468c      	mov	ip, r1
 80050a8:	f1ba 0f00 	cmp.w	sl, #0
 80050ac:	d128      	bne.n	8005100 <__ieee754_pow+0x1d8>
 80050ae:	b124      	cbz	r4, 80050ba <__ieee754_pow+0x192>
 80050b0:	4b2c      	ldr	r3, [pc, #176]	; (8005164 <__ieee754_pow+0x23c>)
 80050b2:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d122      	bne.n	8005100 <__ieee754_pow+0x1d8>
 80050ba:	2f00      	cmp	r7, #0
 80050bc:	da07      	bge.n	80050ce <__ieee754_pow+0x1a6>
 80050be:	465a      	mov	r2, fp
 80050c0:	4663      	mov	r3, ip
 80050c2:	2000      	movs	r0, #0
 80050c4:	4927      	ldr	r1, [pc, #156]	; (8005164 <__ieee754_pow+0x23c>)
 80050c6:	f7fb fb29 	bl	800071c <__aeabi_ddiv>
 80050ca:	4683      	mov	fp, r0
 80050cc:	468c      	mov	ip, r1
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	daba      	bge.n	8005048 <__ieee754_pow+0x120>
 80050d2:	9b00      	ldr	r3, [sp, #0]
 80050d4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80050d8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80050dc:	4323      	orrs	r3, r4
 80050de:	d108      	bne.n	80050f2 <__ieee754_pow+0x1ca>
 80050e0:	465a      	mov	r2, fp
 80050e2:	4663      	mov	r3, ip
 80050e4:	4658      	mov	r0, fp
 80050e6:	4661      	mov	r1, ip
 80050e8:	f7fb f836 	bl	8000158 <__aeabi_dsub>
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	e790      	b.n	8005014 <__ieee754_pow+0xec>
 80050f2:	9b00      	ldr	r3, [sp, #0]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d1a7      	bne.n	8005048 <__ieee754_pow+0x120>
 80050f8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80050fc:	469c      	mov	ip, r3
 80050fe:	e7a3      	b.n	8005048 <__ieee754_pow+0x120>
 8005100:	0feb      	lsrs	r3, r5, #31
 8005102:	3b01      	subs	r3, #1
 8005104:	930c      	str	r3, [sp, #48]	; 0x30
 8005106:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005108:	9b00      	ldr	r3, [sp, #0]
 800510a:	4313      	orrs	r3, r2
 800510c:	d104      	bne.n	8005118 <__ieee754_pow+0x1f0>
 800510e:	4642      	mov	r2, r8
 8005110:	464b      	mov	r3, r9
 8005112:	4640      	mov	r0, r8
 8005114:	4649      	mov	r1, r9
 8005116:	e7e7      	b.n	80050e8 <__ieee754_pow+0x1c0>
 8005118:	4b15      	ldr	r3, [pc, #84]	; (8005170 <__ieee754_pow+0x248>)
 800511a:	429e      	cmp	r6, r3
 800511c:	f340 80f6 	ble.w	800530c <__ieee754_pow+0x3e4>
 8005120:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005124:	429e      	cmp	r6, r3
 8005126:	4b10      	ldr	r3, [pc, #64]	; (8005168 <__ieee754_pow+0x240>)
 8005128:	dd09      	ble.n	800513e <__ieee754_pow+0x216>
 800512a:	429c      	cmp	r4, r3
 800512c:	dc0c      	bgt.n	8005148 <__ieee754_pow+0x220>
 800512e:	2f00      	cmp	r7, #0
 8005130:	da0c      	bge.n	800514c <__ieee754_pow+0x224>
 8005132:	2000      	movs	r0, #0
 8005134:	b013      	add	sp, #76	; 0x4c
 8005136:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513a:	f000 bce2 	b.w	8005b02 <__math_oflow>
 800513e:	429c      	cmp	r4, r3
 8005140:	dbf5      	blt.n	800512e <__ieee754_pow+0x206>
 8005142:	4b08      	ldr	r3, [pc, #32]	; (8005164 <__ieee754_pow+0x23c>)
 8005144:	429c      	cmp	r4, r3
 8005146:	dd15      	ble.n	8005174 <__ieee754_pow+0x24c>
 8005148:	2f00      	cmp	r7, #0
 800514a:	dcf2      	bgt.n	8005132 <__ieee754_pow+0x20a>
 800514c:	2000      	movs	r0, #0
 800514e:	b013      	add	sp, #76	; 0x4c
 8005150:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005154:	f000 bcd0 	b.w	8005af8 <__math_uflow>
 8005158:	fff00000 	.word	0xfff00000
 800515c:	7ff00000 	.word	0x7ff00000
 8005160:	433fffff 	.word	0x433fffff
 8005164:	3ff00000 	.word	0x3ff00000
 8005168:	3fefffff 	.word	0x3fefffff
 800516c:	3fe00000 	.word	0x3fe00000
 8005170:	41e00000 	.word	0x41e00000
 8005174:	4661      	mov	r1, ip
 8005176:	2200      	movs	r2, #0
 8005178:	4658      	mov	r0, fp
 800517a:	4b5f      	ldr	r3, [pc, #380]	; (80052f8 <__ieee754_pow+0x3d0>)
 800517c:	f7fa ffec 	bl	8000158 <__aeabi_dsub>
 8005180:	a355      	add	r3, pc, #340	; (adr r3, 80052d8 <__ieee754_pow+0x3b0>)
 8005182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005186:	4604      	mov	r4, r0
 8005188:	460d      	mov	r5, r1
 800518a:	f7fb f99d 	bl	80004c8 <__aeabi_dmul>
 800518e:	a354      	add	r3, pc, #336	; (adr r3, 80052e0 <__ieee754_pow+0x3b8>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	4606      	mov	r6, r0
 8005196:	460f      	mov	r7, r1
 8005198:	4620      	mov	r0, r4
 800519a:	4629      	mov	r1, r5
 800519c:	f7fb f994 	bl	80004c8 <__aeabi_dmul>
 80051a0:	2200      	movs	r2, #0
 80051a2:	4682      	mov	sl, r0
 80051a4:	468b      	mov	fp, r1
 80051a6:	4620      	mov	r0, r4
 80051a8:	4629      	mov	r1, r5
 80051aa:	4b54      	ldr	r3, [pc, #336]	; (80052fc <__ieee754_pow+0x3d4>)
 80051ac:	f7fb f98c 	bl	80004c8 <__aeabi_dmul>
 80051b0:	4602      	mov	r2, r0
 80051b2:	460b      	mov	r3, r1
 80051b4:	a14c      	add	r1, pc, #304	; (adr r1, 80052e8 <__ieee754_pow+0x3c0>)
 80051b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051ba:	f7fa ffcd 	bl	8000158 <__aeabi_dsub>
 80051be:	4622      	mov	r2, r4
 80051c0:	462b      	mov	r3, r5
 80051c2:	f7fb f981 	bl	80004c8 <__aeabi_dmul>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	2000      	movs	r0, #0
 80051cc:	494c      	ldr	r1, [pc, #304]	; (8005300 <__ieee754_pow+0x3d8>)
 80051ce:	f7fa ffc3 	bl	8000158 <__aeabi_dsub>
 80051d2:	4622      	mov	r2, r4
 80051d4:	462b      	mov	r3, r5
 80051d6:	4680      	mov	r8, r0
 80051d8:	4689      	mov	r9, r1
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	f7fb f973 	bl	80004c8 <__aeabi_dmul>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4640      	mov	r0, r8
 80051e8:	4649      	mov	r1, r9
 80051ea:	f7fb f96d 	bl	80004c8 <__aeabi_dmul>
 80051ee:	a340      	add	r3, pc, #256	; (adr r3, 80052f0 <__ieee754_pow+0x3c8>)
 80051f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f4:	f7fb f968 	bl	80004c8 <__aeabi_dmul>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4650      	mov	r0, sl
 80051fe:	4659      	mov	r1, fp
 8005200:	f7fa ffaa 	bl	8000158 <__aeabi_dsub>
 8005204:	f04f 0a00 	mov.w	sl, #0
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	4604      	mov	r4, r0
 800520e:	460d      	mov	r5, r1
 8005210:	4630      	mov	r0, r6
 8005212:	4639      	mov	r1, r7
 8005214:	f7fa ffa2 	bl	800015c <__adddf3>
 8005218:	4632      	mov	r2, r6
 800521a:	463b      	mov	r3, r7
 800521c:	4650      	mov	r0, sl
 800521e:	468b      	mov	fp, r1
 8005220:	f7fa ff9a 	bl	8000158 <__aeabi_dsub>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	4620      	mov	r0, r4
 800522a:	4629      	mov	r1, r5
 800522c:	f7fa ff94 	bl	8000158 <__aeabi_dsub>
 8005230:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005234:	9b00      	ldr	r3, [sp, #0]
 8005236:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005238:	3b01      	subs	r3, #1
 800523a:	4313      	orrs	r3, r2
 800523c:	f04f 0600 	mov.w	r6, #0
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	bf0c      	ite	eq
 8005246:	4b2f      	ldreq	r3, [pc, #188]	; (8005304 <__ieee754_pow+0x3dc>)
 8005248:	4b2b      	ldrne	r3, [pc, #172]	; (80052f8 <__ieee754_pow+0x3d0>)
 800524a:	4604      	mov	r4, r0
 800524c:	460d      	mov	r5, r1
 800524e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005252:	e9cd 2300 	strd	r2, r3, [sp]
 8005256:	4632      	mov	r2, r6
 8005258:	463b      	mov	r3, r7
 800525a:	f7fa ff7d 	bl	8000158 <__aeabi_dsub>
 800525e:	4652      	mov	r2, sl
 8005260:	465b      	mov	r3, fp
 8005262:	f7fb f931 	bl	80004c8 <__aeabi_dmul>
 8005266:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800526a:	4680      	mov	r8, r0
 800526c:	4689      	mov	r9, r1
 800526e:	4620      	mov	r0, r4
 8005270:	4629      	mov	r1, r5
 8005272:	f7fb f929 	bl	80004c8 <__aeabi_dmul>
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	4640      	mov	r0, r8
 800527c:	4649      	mov	r1, r9
 800527e:	f7fa ff6d 	bl	800015c <__adddf3>
 8005282:	4632      	mov	r2, r6
 8005284:	463b      	mov	r3, r7
 8005286:	4680      	mov	r8, r0
 8005288:	4689      	mov	r9, r1
 800528a:	4650      	mov	r0, sl
 800528c:	4659      	mov	r1, fp
 800528e:	f7fb f91b 	bl	80004c8 <__aeabi_dmul>
 8005292:	4604      	mov	r4, r0
 8005294:	460d      	mov	r5, r1
 8005296:	460b      	mov	r3, r1
 8005298:	4602      	mov	r2, r0
 800529a:	4649      	mov	r1, r9
 800529c:	4640      	mov	r0, r8
 800529e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80052a2:	f7fa ff5b 	bl	800015c <__adddf3>
 80052a6:	4b18      	ldr	r3, [pc, #96]	; (8005308 <__ieee754_pow+0x3e0>)
 80052a8:	4682      	mov	sl, r0
 80052aa:	4299      	cmp	r1, r3
 80052ac:	460f      	mov	r7, r1
 80052ae:	460e      	mov	r6, r1
 80052b0:	f340 82e5 	ble.w	800587e <__ieee754_pow+0x956>
 80052b4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80052b8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80052bc:	4303      	orrs	r3, r0
 80052be:	f000 81df 	beq.w	8005680 <__ieee754_pow+0x758>
 80052c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052c6:	2200      	movs	r2, #0
 80052c8:	2300      	movs	r3, #0
 80052ca:	f7fb fb6f 	bl	80009ac <__aeabi_dcmplt>
 80052ce:	3800      	subs	r0, #0
 80052d0:	bf18      	it	ne
 80052d2:	2001      	movne	r0, #1
 80052d4:	e72e      	b.n	8005134 <__ieee754_pow+0x20c>
 80052d6:	bf00      	nop
 80052d8:	60000000 	.word	0x60000000
 80052dc:	3ff71547 	.word	0x3ff71547
 80052e0:	f85ddf44 	.word	0xf85ddf44
 80052e4:	3e54ae0b 	.word	0x3e54ae0b
 80052e8:	55555555 	.word	0x55555555
 80052ec:	3fd55555 	.word	0x3fd55555
 80052f0:	652b82fe 	.word	0x652b82fe
 80052f4:	3ff71547 	.word	0x3ff71547
 80052f8:	3ff00000 	.word	0x3ff00000
 80052fc:	3fd00000 	.word	0x3fd00000
 8005300:	3fe00000 	.word	0x3fe00000
 8005304:	bff00000 	.word	0xbff00000
 8005308:	408fffff 	.word	0x408fffff
 800530c:	4bd2      	ldr	r3, [pc, #840]	; (8005658 <__ieee754_pow+0x730>)
 800530e:	2200      	movs	r2, #0
 8005310:	402b      	ands	r3, r5
 8005312:	b943      	cbnz	r3, 8005326 <__ieee754_pow+0x3fe>
 8005314:	4658      	mov	r0, fp
 8005316:	4661      	mov	r1, ip
 8005318:	4bd0      	ldr	r3, [pc, #832]	; (800565c <__ieee754_pow+0x734>)
 800531a:	f7fb f8d5 	bl	80004c8 <__aeabi_dmul>
 800531e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005322:	4683      	mov	fp, r0
 8005324:	460c      	mov	r4, r1
 8005326:	1523      	asrs	r3, r4, #20
 8005328:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800532c:	4413      	add	r3, r2
 800532e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005330:	4bcb      	ldr	r3, [pc, #812]	; (8005660 <__ieee754_pow+0x738>)
 8005332:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005336:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800533a:	429c      	cmp	r4, r3
 800533c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005340:	dd08      	ble.n	8005354 <__ieee754_pow+0x42c>
 8005342:	4bc8      	ldr	r3, [pc, #800]	; (8005664 <__ieee754_pow+0x73c>)
 8005344:	429c      	cmp	r4, r3
 8005346:	f340 8199 	ble.w	800567c <__ieee754_pow+0x754>
 800534a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800534c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005350:	3301      	adds	r3, #1
 8005352:	930b      	str	r3, [sp, #44]	; 0x2c
 8005354:	2600      	movs	r6, #0
 8005356:	00f3      	lsls	r3, r6, #3
 8005358:	930d      	str	r3, [sp, #52]	; 0x34
 800535a:	4bc3      	ldr	r3, [pc, #780]	; (8005668 <__ieee754_pow+0x740>)
 800535c:	4658      	mov	r0, fp
 800535e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005362:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005366:	4629      	mov	r1, r5
 8005368:	461a      	mov	r2, r3
 800536a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800536e:	4623      	mov	r3, r4
 8005370:	f7fa fef2 	bl	8000158 <__aeabi_dsub>
 8005374:	46da      	mov	sl, fp
 8005376:	462b      	mov	r3, r5
 8005378:	4652      	mov	r2, sl
 800537a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800537e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005382:	f7fa feeb 	bl	800015c <__adddf3>
 8005386:	4602      	mov	r2, r0
 8005388:	460b      	mov	r3, r1
 800538a:	2000      	movs	r0, #0
 800538c:	49b7      	ldr	r1, [pc, #732]	; (800566c <__ieee754_pow+0x744>)
 800538e:	f7fb f9c5 	bl	800071c <__aeabi_ddiv>
 8005392:	4602      	mov	r2, r0
 8005394:	460b      	mov	r3, r1
 8005396:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800539a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800539e:	f7fb f893 	bl	80004c8 <__aeabi_dmul>
 80053a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053a6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80053aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053ae:	2300      	movs	r3, #0
 80053b0:	2200      	movs	r2, #0
 80053b2:	46ab      	mov	fp, r5
 80053b4:	106d      	asrs	r5, r5, #1
 80053b6:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80053ba:	9304      	str	r3, [sp, #16]
 80053bc:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80053c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80053c4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	4614      	mov	r4, r2
 80053ce:	461d      	mov	r5, r3
 80053d0:	f7fb f87a 	bl	80004c8 <__aeabi_dmul>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80053dc:	f7fa febc 	bl	8000158 <__aeabi_dsub>
 80053e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80053e4:	4606      	mov	r6, r0
 80053e6:	460f      	mov	r7, r1
 80053e8:	4620      	mov	r0, r4
 80053ea:	4629      	mov	r1, r5
 80053ec:	f7fa feb4 	bl	8000158 <__aeabi_dsub>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	4650      	mov	r0, sl
 80053f6:	4659      	mov	r1, fp
 80053f8:	f7fa feae 	bl	8000158 <__aeabi_dsub>
 80053fc:	4642      	mov	r2, r8
 80053fe:	464b      	mov	r3, r9
 8005400:	f7fb f862 	bl	80004c8 <__aeabi_dmul>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4630      	mov	r0, r6
 800540a:	4639      	mov	r1, r7
 800540c:	f7fa fea4 	bl	8000158 <__aeabi_dsub>
 8005410:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005414:	f7fb f858 	bl	80004c8 <__aeabi_dmul>
 8005418:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800541c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005420:	4610      	mov	r0, r2
 8005422:	4619      	mov	r1, r3
 8005424:	f7fb f850 	bl	80004c8 <__aeabi_dmul>
 8005428:	a379      	add	r3, pc, #484	; (adr r3, 8005610 <__ieee754_pow+0x6e8>)
 800542a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542e:	4604      	mov	r4, r0
 8005430:	460d      	mov	r5, r1
 8005432:	f7fb f849 	bl	80004c8 <__aeabi_dmul>
 8005436:	a378      	add	r3, pc, #480	; (adr r3, 8005618 <__ieee754_pow+0x6f0>)
 8005438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543c:	f7fa fe8e 	bl	800015c <__adddf3>
 8005440:	4622      	mov	r2, r4
 8005442:	462b      	mov	r3, r5
 8005444:	f7fb f840 	bl	80004c8 <__aeabi_dmul>
 8005448:	a375      	add	r3, pc, #468	; (adr r3, 8005620 <__ieee754_pow+0x6f8>)
 800544a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544e:	f7fa fe85 	bl	800015c <__adddf3>
 8005452:	4622      	mov	r2, r4
 8005454:	462b      	mov	r3, r5
 8005456:	f7fb f837 	bl	80004c8 <__aeabi_dmul>
 800545a:	a373      	add	r3, pc, #460	; (adr r3, 8005628 <__ieee754_pow+0x700>)
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	f7fa fe7c 	bl	800015c <__adddf3>
 8005464:	4622      	mov	r2, r4
 8005466:	462b      	mov	r3, r5
 8005468:	f7fb f82e 	bl	80004c8 <__aeabi_dmul>
 800546c:	a370      	add	r3, pc, #448	; (adr r3, 8005630 <__ieee754_pow+0x708>)
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f7fa fe73 	bl	800015c <__adddf3>
 8005476:	4622      	mov	r2, r4
 8005478:	462b      	mov	r3, r5
 800547a:	f7fb f825 	bl	80004c8 <__aeabi_dmul>
 800547e:	a36e      	add	r3, pc, #440	; (adr r3, 8005638 <__ieee754_pow+0x710>)
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f7fa fe6a 	bl	800015c <__adddf3>
 8005488:	4622      	mov	r2, r4
 800548a:	4606      	mov	r6, r0
 800548c:	460f      	mov	r7, r1
 800548e:	462b      	mov	r3, r5
 8005490:	4620      	mov	r0, r4
 8005492:	4629      	mov	r1, r5
 8005494:	f7fb f818 	bl	80004c8 <__aeabi_dmul>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4630      	mov	r0, r6
 800549e:	4639      	mov	r1, r7
 80054a0:	f7fb f812 	bl	80004c8 <__aeabi_dmul>
 80054a4:	4604      	mov	r4, r0
 80054a6:	460d      	mov	r5, r1
 80054a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054ac:	4642      	mov	r2, r8
 80054ae:	464b      	mov	r3, r9
 80054b0:	f7fa fe54 	bl	800015c <__adddf3>
 80054b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054b8:	f7fb f806 	bl	80004c8 <__aeabi_dmul>
 80054bc:	4622      	mov	r2, r4
 80054be:	462b      	mov	r3, r5
 80054c0:	f7fa fe4c 	bl	800015c <__adddf3>
 80054c4:	4642      	mov	r2, r8
 80054c6:	4606      	mov	r6, r0
 80054c8:	460f      	mov	r7, r1
 80054ca:	464b      	mov	r3, r9
 80054cc:	4640      	mov	r0, r8
 80054ce:	4649      	mov	r1, r9
 80054d0:	f7fa fffa 	bl	80004c8 <__aeabi_dmul>
 80054d4:	2200      	movs	r2, #0
 80054d6:	4b66      	ldr	r3, [pc, #408]	; (8005670 <__ieee754_pow+0x748>)
 80054d8:	4682      	mov	sl, r0
 80054da:	468b      	mov	fp, r1
 80054dc:	f7fa fe3e 	bl	800015c <__adddf3>
 80054e0:	4632      	mov	r2, r6
 80054e2:	463b      	mov	r3, r7
 80054e4:	f7fa fe3a 	bl	800015c <__adddf3>
 80054e8:	2400      	movs	r4, #0
 80054ea:	460d      	mov	r5, r1
 80054ec:	4622      	mov	r2, r4
 80054ee:	460b      	mov	r3, r1
 80054f0:	4640      	mov	r0, r8
 80054f2:	4649      	mov	r1, r9
 80054f4:	f7fa ffe8 	bl	80004c8 <__aeabi_dmul>
 80054f8:	2200      	movs	r2, #0
 80054fa:	4680      	mov	r8, r0
 80054fc:	4689      	mov	r9, r1
 80054fe:	4620      	mov	r0, r4
 8005500:	4629      	mov	r1, r5
 8005502:	4b5b      	ldr	r3, [pc, #364]	; (8005670 <__ieee754_pow+0x748>)
 8005504:	f7fa fe28 	bl	8000158 <__aeabi_dsub>
 8005508:	4652      	mov	r2, sl
 800550a:	465b      	mov	r3, fp
 800550c:	f7fa fe24 	bl	8000158 <__aeabi_dsub>
 8005510:	4602      	mov	r2, r0
 8005512:	460b      	mov	r3, r1
 8005514:	4630      	mov	r0, r6
 8005516:	4639      	mov	r1, r7
 8005518:	f7fa fe1e 	bl	8000158 <__aeabi_dsub>
 800551c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005520:	f7fa ffd2 	bl	80004c8 <__aeabi_dmul>
 8005524:	4622      	mov	r2, r4
 8005526:	4606      	mov	r6, r0
 8005528:	460f      	mov	r7, r1
 800552a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800552e:	462b      	mov	r3, r5
 8005530:	f7fa ffca 	bl	80004c8 <__aeabi_dmul>
 8005534:	4602      	mov	r2, r0
 8005536:	460b      	mov	r3, r1
 8005538:	4630      	mov	r0, r6
 800553a:	4639      	mov	r1, r7
 800553c:	f7fa fe0e 	bl	800015c <__adddf3>
 8005540:	2400      	movs	r4, #0
 8005542:	4606      	mov	r6, r0
 8005544:	460f      	mov	r7, r1
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	4640      	mov	r0, r8
 800554c:	4649      	mov	r1, r9
 800554e:	f7fa fe05 	bl	800015c <__adddf3>
 8005552:	a33b      	add	r3, pc, #236	; (adr r3, 8005640 <__ieee754_pow+0x718>)
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	4620      	mov	r0, r4
 800555a:	460d      	mov	r5, r1
 800555c:	f7fa ffb4 	bl	80004c8 <__aeabi_dmul>
 8005560:	4642      	mov	r2, r8
 8005562:	464b      	mov	r3, r9
 8005564:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005568:	4620      	mov	r0, r4
 800556a:	4629      	mov	r1, r5
 800556c:	f7fa fdf4 	bl	8000158 <__aeabi_dsub>
 8005570:	4602      	mov	r2, r0
 8005572:	460b      	mov	r3, r1
 8005574:	4630      	mov	r0, r6
 8005576:	4639      	mov	r1, r7
 8005578:	f7fa fdee 	bl	8000158 <__aeabi_dsub>
 800557c:	a332      	add	r3, pc, #200	; (adr r3, 8005648 <__ieee754_pow+0x720>)
 800557e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005582:	f7fa ffa1 	bl	80004c8 <__aeabi_dmul>
 8005586:	a332      	add	r3, pc, #200	; (adr r3, 8005650 <__ieee754_pow+0x728>)
 8005588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558c:	4606      	mov	r6, r0
 800558e:	460f      	mov	r7, r1
 8005590:	4620      	mov	r0, r4
 8005592:	4629      	mov	r1, r5
 8005594:	f7fa ff98 	bl	80004c8 <__aeabi_dmul>
 8005598:	4602      	mov	r2, r0
 800559a:	460b      	mov	r3, r1
 800559c:	4630      	mov	r0, r6
 800559e:	4639      	mov	r1, r7
 80055a0:	f7fa fddc 	bl	800015c <__adddf3>
 80055a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055a6:	4b33      	ldr	r3, [pc, #204]	; (8005674 <__ieee754_pow+0x74c>)
 80055a8:	f04f 0a00 	mov.w	sl, #0
 80055ac:	4413      	add	r3, r2
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	f7fa fdd3 	bl	800015c <__adddf3>
 80055b6:	4680      	mov	r8, r0
 80055b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80055ba:	4689      	mov	r9, r1
 80055bc:	f7fa ff1a 	bl	80003f4 <__aeabi_i2d>
 80055c0:	4604      	mov	r4, r0
 80055c2:	460d      	mov	r5, r1
 80055c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055c6:	4b2c      	ldr	r3, [pc, #176]	; (8005678 <__ieee754_pow+0x750>)
 80055c8:	4413      	add	r3, r2
 80055ca:	e9d3 6700 	ldrd	r6, r7, [r3]
 80055ce:	4642      	mov	r2, r8
 80055d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055d4:	464b      	mov	r3, r9
 80055d6:	f7fa fdc1 	bl	800015c <__adddf3>
 80055da:	4632      	mov	r2, r6
 80055dc:	463b      	mov	r3, r7
 80055de:	f7fa fdbd 	bl	800015c <__adddf3>
 80055e2:	4622      	mov	r2, r4
 80055e4:	462b      	mov	r3, r5
 80055e6:	f7fa fdb9 	bl	800015c <__adddf3>
 80055ea:	4622      	mov	r2, r4
 80055ec:	462b      	mov	r3, r5
 80055ee:	4650      	mov	r0, sl
 80055f0:	468b      	mov	fp, r1
 80055f2:	f7fa fdb1 	bl	8000158 <__aeabi_dsub>
 80055f6:	4632      	mov	r2, r6
 80055f8:	463b      	mov	r3, r7
 80055fa:	f7fa fdad 	bl	8000158 <__aeabi_dsub>
 80055fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005602:	f7fa fda9 	bl	8000158 <__aeabi_dsub>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4640      	mov	r0, r8
 800560c:	4649      	mov	r1, r9
 800560e:	e60d      	b.n	800522c <__ieee754_pow+0x304>
 8005610:	4a454eef 	.word	0x4a454eef
 8005614:	3fca7e28 	.word	0x3fca7e28
 8005618:	93c9db65 	.word	0x93c9db65
 800561c:	3fcd864a 	.word	0x3fcd864a
 8005620:	a91d4101 	.word	0xa91d4101
 8005624:	3fd17460 	.word	0x3fd17460
 8005628:	518f264d 	.word	0x518f264d
 800562c:	3fd55555 	.word	0x3fd55555
 8005630:	db6fabff 	.word	0xdb6fabff
 8005634:	3fdb6db6 	.word	0x3fdb6db6
 8005638:	33333303 	.word	0x33333303
 800563c:	3fe33333 	.word	0x3fe33333
 8005640:	e0000000 	.word	0xe0000000
 8005644:	3feec709 	.word	0x3feec709
 8005648:	dc3a03fd 	.word	0xdc3a03fd
 800564c:	3feec709 	.word	0x3feec709
 8005650:	145b01f5 	.word	0x145b01f5
 8005654:	be3e2fe0 	.word	0xbe3e2fe0
 8005658:	7ff00000 	.word	0x7ff00000
 800565c:	43400000 	.word	0x43400000
 8005660:	0003988e 	.word	0x0003988e
 8005664:	000bb679 	.word	0x000bb679
 8005668:	08005cc8 	.word	0x08005cc8
 800566c:	3ff00000 	.word	0x3ff00000
 8005670:	40080000 	.word	0x40080000
 8005674:	08005ce8 	.word	0x08005ce8
 8005678:	08005cd8 	.word	0x08005cd8
 800567c:	2601      	movs	r6, #1
 800567e:	e66a      	b.n	8005356 <__ieee754_pow+0x42e>
 8005680:	a39d      	add	r3, pc, #628	; (adr r3, 80058f8 <__ieee754_pow+0x9d0>)
 8005682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005686:	4640      	mov	r0, r8
 8005688:	4649      	mov	r1, r9
 800568a:	f7fa fd67 	bl	800015c <__adddf3>
 800568e:	4622      	mov	r2, r4
 8005690:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005694:	462b      	mov	r3, r5
 8005696:	4650      	mov	r0, sl
 8005698:	4639      	mov	r1, r7
 800569a:	f7fa fd5d 	bl	8000158 <__aeabi_dsub>
 800569e:	4602      	mov	r2, r0
 80056a0:	460b      	mov	r3, r1
 80056a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056a6:	f7fb f99f 	bl	80009e8 <__aeabi_dcmpgt>
 80056aa:	2800      	cmp	r0, #0
 80056ac:	f47f ae09 	bne.w	80052c2 <__ieee754_pow+0x39a>
 80056b0:	4aa3      	ldr	r2, [pc, #652]	; (8005940 <__ieee754_pow+0xa18>)
 80056b2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80056b6:	4293      	cmp	r3, r2
 80056b8:	f340 8101 	ble.w	80058be <__ieee754_pow+0x996>
 80056bc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80056c0:	2000      	movs	r0, #0
 80056c2:	151b      	asrs	r3, r3, #20
 80056c4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80056c8:	fa4a f303 	asr.w	r3, sl, r3
 80056cc:	4433      	add	r3, r6
 80056ce:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80056d2:	4f9c      	ldr	r7, [pc, #624]	; (8005944 <__ieee754_pow+0xa1c>)
 80056d4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80056d8:	4117      	asrs	r7, r2
 80056da:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80056de:	ea23 0107 	bic.w	r1, r3, r7
 80056e2:	f1c2 0214 	rsb	r2, r2, #20
 80056e6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80056ea:	460b      	mov	r3, r1
 80056ec:	fa4a fa02 	asr.w	sl, sl, r2
 80056f0:	2e00      	cmp	r6, #0
 80056f2:	4602      	mov	r2, r0
 80056f4:	4629      	mov	r1, r5
 80056f6:	4620      	mov	r0, r4
 80056f8:	bfb8      	it	lt
 80056fa:	f1ca 0a00 	rsblt	sl, sl, #0
 80056fe:	f7fa fd2b 	bl	8000158 <__aeabi_dsub>
 8005702:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800570a:	2400      	movs	r4, #0
 800570c:	4642      	mov	r2, r8
 800570e:	464b      	mov	r3, r9
 8005710:	f7fa fd24 	bl	800015c <__adddf3>
 8005714:	a37a      	add	r3, pc, #488	; (adr r3, 8005900 <__ieee754_pow+0x9d8>)
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	4620      	mov	r0, r4
 800571c:	460d      	mov	r5, r1
 800571e:	f7fa fed3 	bl	80004c8 <__aeabi_dmul>
 8005722:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005726:	4606      	mov	r6, r0
 8005728:	460f      	mov	r7, r1
 800572a:	4620      	mov	r0, r4
 800572c:	4629      	mov	r1, r5
 800572e:	f7fa fd13 	bl	8000158 <__aeabi_dsub>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4640      	mov	r0, r8
 8005738:	4649      	mov	r1, r9
 800573a:	f7fa fd0d 	bl	8000158 <__aeabi_dsub>
 800573e:	a372      	add	r3, pc, #456	; (adr r3, 8005908 <__ieee754_pow+0x9e0>)
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	f7fa fec0 	bl	80004c8 <__aeabi_dmul>
 8005748:	a371      	add	r3, pc, #452	; (adr r3, 8005910 <__ieee754_pow+0x9e8>)
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	4680      	mov	r8, r0
 8005750:	4689      	mov	r9, r1
 8005752:	4620      	mov	r0, r4
 8005754:	4629      	mov	r1, r5
 8005756:	f7fa feb7 	bl	80004c8 <__aeabi_dmul>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4640      	mov	r0, r8
 8005760:	4649      	mov	r1, r9
 8005762:	f7fa fcfb 	bl	800015c <__adddf3>
 8005766:	4604      	mov	r4, r0
 8005768:	460d      	mov	r5, r1
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4630      	mov	r0, r6
 8005770:	4639      	mov	r1, r7
 8005772:	f7fa fcf3 	bl	800015c <__adddf3>
 8005776:	4632      	mov	r2, r6
 8005778:	463b      	mov	r3, r7
 800577a:	4680      	mov	r8, r0
 800577c:	4689      	mov	r9, r1
 800577e:	f7fa fceb 	bl	8000158 <__aeabi_dsub>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4620      	mov	r0, r4
 8005788:	4629      	mov	r1, r5
 800578a:	f7fa fce5 	bl	8000158 <__aeabi_dsub>
 800578e:	4642      	mov	r2, r8
 8005790:	4606      	mov	r6, r0
 8005792:	460f      	mov	r7, r1
 8005794:	464b      	mov	r3, r9
 8005796:	4640      	mov	r0, r8
 8005798:	4649      	mov	r1, r9
 800579a:	f7fa fe95 	bl	80004c8 <__aeabi_dmul>
 800579e:	a35e      	add	r3, pc, #376	; (adr r3, 8005918 <__ieee754_pow+0x9f0>)
 80057a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a4:	4604      	mov	r4, r0
 80057a6:	460d      	mov	r5, r1
 80057a8:	f7fa fe8e 	bl	80004c8 <__aeabi_dmul>
 80057ac:	a35c      	add	r3, pc, #368	; (adr r3, 8005920 <__ieee754_pow+0x9f8>)
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	f7fa fcd1 	bl	8000158 <__aeabi_dsub>
 80057b6:	4622      	mov	r2, r4
 80057b8:	462b      	mov	r3, r5
 80057ba:	f7fa fe85 	bl	80004c8 <__aeabi_dmul>
 80057be:	a35a      	add	r3, pc, #360	; (adr r3, 8005928 <__ieee754_pow+0xa00>)
 80057c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c4:	f7fa fcca 	bl	800015c <__adddf3>
 80057c8:	4622      	mov	r2, r4
 80057ca:	462b      	mov	r3, r5
 80057cc:	f7fa fe7c 	bl	80004c8 <__aeabi_dmul>
 80057d0:	a357      	add	r3, pc, #348	; (adr r3, 8005930 <__ieee754_pow+0xa08>)
 80057d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d6:	f7fa fcbf 	bl	8000158 <__aeabi_dsub>
 80057da:	4622      	mov	r2, r4
 80057dc:	462b      	mov	r3, r5
 80057de:	f7fa fe73 	bl	80004c8 <__aeabi_dmul>
 80057e2:	a355      	add	r3, pc, #340	; (adr r3, 8005938 <__ieee754_pow+0xa10>)
 80057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e8:	f7fa fcb8 	bl	800015c <__adddf3>
 80057ec:	4622      	mov	r2, r4
 80057ee:	462b      	mov	r3, r5
 80057f0:	f7fa fe6a 	bl	80004c8 <__aeabi_dmul>
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	4640      	mov	r0, r8
 80057fa:	4649      	mov	r1, r9
 80057fc:	f7fa fcac 	bl	8000158 <__aeabi_dsub>
 8005800:	4604      	mov	r4, r0
 8005802:	460d      	mov	r5, r1
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4640      	mov	r0, r8
 800580a:	4649      	mov	r1, r9
 800580c:	f7fa fe5c 	bl	80004c8 <__aeabi_dmul>
 8005810:	2200      	movs	r2, #0
 8005812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005816:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800581a:	4620      	mov	r0, r4
 800581c:	4629      	mov	r1, r5
 800581e:	f7fa fc9b 	bl	8000158 <__aeabi_dsub>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800582a:	f7fa ff77 	bl	800071c <__aeabi_ddiv>
 800582e:	4632      	mov	r2, r6
 8005830:	4604      	mov	r4, r0
 8005832:	460d      	mov	r5, r1
 8005834:	463b      	mov	r3, r7
 8005836:	4640      	mov	r0, r8
 8005838:	4649      	mov	r1, r9
 800583a:	f7fa fe45 	bl	80004c8 <__aeabi_dmul>
 800583e:	4632      	mov	r2, r6
 8005840:	463b      	mov	r3, r7
 8005842:	f7fa fc8b 	bl	800015c <__adddf3>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	4620      	mov	r0, r4
 800584c:	4629      	mov	r1, r5
 800584e:	f7fa fc83 	bl	8000158 <__aeabi_dsub>
 8005852:	4642      	mov	r2, r8
 8005854:	464b      	mov	r3, r9
 8005856:	f7fa fc7f 	bl	8000158 <__aeabi_dsub>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	2000      	movs	r0, #0
 8005860:	4939      	ldr	r1, [pc, #228]	; (8005948 <__ieee754_pow+0xa20>)
 8005862:	f7fa fc79 	bl	8000158 <__aeabi_dsub>
 8005866:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800586a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800586e:	da29      	bge.n	80058c4 <__ieee754_pow+0x99c>
 8005870:	4652      	mov	r2, sl
 8005872:	f000 f955 	bl	8005b20 <scalbn>
 8005876:	e9dd 2300 	ldrd	r2, r3, [sp]
 800587a:	f7ff bbfe 	b.w	800507a <__ieee754_pow+0x152>
 800587e:	4b33      	ldr	r3, [pc, #204]	; (800594c <__ieee754_pow+0xa24>)
 8005880:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005884:	429f      	cmp	r7, r3
 8005886:	f77f af13 	ble.w	80056b0 <__ieee754_pow+0x788>
 800588a:	4b31      	ldr	r3, [pc, #196]	; (8005950 <__ieee754_pow+0xa28>)
 800588c:	440b      	add	r3, r1
 800588e:	4303      	orrs	r3, r0
 8005890:	d009      	beq.n	80058a6 <__ieee754_pow+0x97e>
 8005892:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005896:	2200      	movs	r2, #0
 8005898:	2300      	movs	r3, #0
 800589a:	f7fb f887 	bl	80009ac <__aeabi_dcmplt>
 800589e:	3800      	subs	r0, #0
 80058a0:	bf18      	it	ne
 80058a2:	2001      	movne	r0, #1
 80058a4:	e453      	b.n	800514e <__ieee754_pow+0x226>
 80058a6:	4622      	mov	r2, r4
 80058a8:	462b      	mov	r3, r5
 80058aa:	f7fa fc55 	bl	8000158 <__aeabi_dsub>
 80058ae:	4642      	mov	r2, r8
 80058b0:	464b      	mov	r3, r9
 80058b2:	f7fb f88f 	bl	80009d4 <__aeabi_dcmpge>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	f43f aefa 	beq.w	80056b0 <__ieee754_pow+0x788>
 80058bc:	e7e9      	b.n	8005892 <__ieee754_pow+0x96a>
 80058be:	f04f 0a00 	mov.w	sl, #0
 80058c2:	e720      	b.n	8005706 <__ieee754_pow+0x7de>
 80058c4:	4621      	mov	r1, r4
 80058c6:	e7d6      	b.n	8005876 <__ieee754_pow+0x94e>
 80058c8:	f04f 0b00 	mov.w	fp, #0
 80058cc:	f8df c078 	ldr.w	ip, [pc, #120]	; 8005948 <__ieee754_pow+0xa20>
 80058d0:	f7ff bbba 	b.w	8005048 <__ieee754_pow+0x120>
 80058d4:	f04f 0b00 	mov.w	fp, #0
 80058d8:	f04f 0c00 	mov.w	ip, #0
 80058dc:	f7ff bbb4 	b.w	8005048 <__ieee754_pow+0x120>
 80058e0:	4640      	mov	r0, r8
 80058e2:	4649      	mov	r1, r9
 80058e4:	f7ff bb3d 	b.w	8004f62 <__ieee754_pow+0x3a>
 80058e8:	9200      	str	r2, [sp, #0]
 80058ea:	f7ff bb89 	b.w	8005000 <__ieee754_pow+0xd8>
 80058ee:	2300      	movs	r3, #0
 80058f0:	f7ff bb73 	b.w	8004fda <__ieee754_pow+0xb2>
 80058f4:	f3af 8000 	nop.w
 80058f8:	652b82fe 	.word	0x652b82fe
 80058fc:	3c971547 	.word	0x3c971547
 8005900:	00000000 	.word	0x00000000
 8005904:	3fe62e43 	.word	0x3fe62e43
 8005908:	fefa39ef 	.word	0xfefa39ef
 800590c:	3fe62e42 	.word	0x3fe62e42
 8005910:	0ca86c39 	.word	0x0ca86c39
 8005914:	be205c61 	.word	0xbe205c61
 8005918:	72bea4d0 	.word	0x72bea4d0
 800591c:	3e663769 	.word	0x3e663769
 8005920:	c5d26bf1 	.word	0xc5d26bf1
 8005924:	3ebbbd41 	.word	0x3ebbbd41
 8005928:	af25de2c 	.word	0xaf25de2c
 800592c:	3f11566a 	.word	0x3f11566a
 8005930:	16bebd93 	.word	0x16bebd93
 8005934:	3f66c16c 	.word	0x3f66c16c
 8005938:	5555553e 	.word	0x5555553e
 800593c:	3fc55555 	.word	0x3fc55555
 8005940:	3fe00000 	.word	0x3fe00000
 8005944:	000fffff 	.word	0x000fffff
 8005948:	3ff00000 	.word	0x3ff00000
 800594c:	4090cbff 	.word	0x4090cbff
 8005950:	3f6f3400 	.word	0x3f6f3400

08005954 <__ieee754_sqrt>:
 8005954:	f8df c158 	ldr.w	ip, [pc, #344]	; 8005ab0 <__ieee754_sqrt+0x15c>
 8005958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595c:	ea3c 0c01 	bics.w	ip, ip, r1
 8005960:	4606      	mov	r6, r0
 8005962:	460d      	mov	r5, r1
 8005964:	460c      	mov	r4, r1
 8005966:	460a      	mov	r2, r1
 8005968:	4607      	mov	r7, r0
 800596a:	4603      	mov	r3, r0
 800596c:	d10f      	bne.n	800598e <__ieee754_sqrt+0x3a>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	f7fa fda9 	bl	80004c8 <__aeabi_dmul>
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	4630      	mov	r0, r6
 800597c:	4629      	mov	r1, r5
 800597e:	f7fa fbed 	bl	800015c <__adddf3>
 8005982:	4606      	mov	r6, r0
 8005984:	460d      	mov	r5, r1
 8005986:	4630      	mov	r0, r6
 8005988:	4629      	mov	r1, r5
 800598a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800598e:	2900      	cmp	r1, #0
 8005990:	dc0e      	bgt.n	80059b0 <__ieee754_sqrt+0x5c>
 8005992:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005996:	ea5c 0707 	orrs.w	r7, ip, r7
 800599a:	d0f4      	beq.n	8005986 <__ieee754_sqrt+0x32>
 800599c:	b141      	cbz	r1, 80059b0 <__ieee754_sqrt+0x5c>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	f7fa fbd9 	bl	8000158 <__aeabi_dsub>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	f7fa feb7 	bl	800071c <__aeabi_ddiv>
 80059ae:	e7e8      	b.n	8005982 <__ieee754_sqrt+0x2e>
 80059b0:	1521      	asrs	r1, r4, #20
 80059b2:	d075      	beq.n	8005aa0 <__ieee754_sqrt+0x14c>
 80059b4:	07cc      	lsls	r4, r1, #31
 80059b6:	f04f 0400 	mov.w	r4, #0
 80059ba:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80059be:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 80059c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80059c6:	bf5e      	ittt	pl
 80059c8:	0fd9      	lsrpl	r1, r3, #31
 80059ca:	005b      	lslpl	r3, r3, #1
 80059cc:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 80059d0:	0fd9      	lsrs	r1, r3, #31
 80059d2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80059d6:	2516      	movs	r5, #22
 80059d8:	4620      	mov	r0, r4
 80059da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80059de:	107f      	asrs	r7, r7, #1
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	1846      	adds	r6, r0, r1
 80059e4:	4296      	cmp	r6, r2
 80059e6:	bfde      	ittt	le
 80059e8:	1b92      	suble	r2, r2, r6
 80059ea:	1870      	addle	r0, r6, r1
 80059ec:	1864      	addle	r4, r4, r1
 80059ee:	0052      	lsls	r2, r2, #1
 80059f0:	3d01      	subs	r5, #1
 80059f2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80059f6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80059fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80059fe:	d1f0      	bne.n	80059e2 <__ieee754_sqrt+0x8e>
 8005a00:	4629      	mov	r1, r5
 8005a02:	f04f 0e20 	mov.w	lr, #32
 8005a06:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005a0a:	4282      	cmp	r2, r0
 8005a0c:	eb06 0c05 	add.w	ip, r6, r5
 8005a10:	dc02      	bgt.n	8005a18 <__ieee754_sqrt+0xc4>
 8005a12:	d113      	bne.n	8005a3c <__ieee754_sqrt+0xe8>
 8005a14:	459c      	cmp	ip, r3
 8005a16:	d811      	bhi.n	8005a3c <__ieee754_sqrt+0xe8>
 8005a18:	f1bc 0f00 	cmp.w	ip, #0
 8005a1c:	eb0c 0506 	add.w	r5, ip, r6
 8005a20:	da43      	bge.n	8005aaa <__ieee754_sqrt+0x156>
 8005a22:	2d00      	cmp	r5, #0
 8005a24:	db41      	blt.n	8005aaa <__ieee754_sqrt+0x156>
 8005a26:	f100 0801 	add.w	r8, r0, #1
 8005a2a:	1a12      	subs	r2, r2, r0
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	459c      	cmp	ip, r3
 8005a30:	bf88      	it	hi
 8005a32:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005a36:	eba3 030c 	sub.w	r3, r3, ip
 8005a3a:	4431      	add	r1, r6
 8005a3c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005a40:	f1be 0e01 	subs.w	lr, lr, #1
 8005a44:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8005a48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a4c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005a50:	d1db      	bne.n	8005a0a <__ieee754_sqrt+0xb6>
 8005a52:	4313      	orrs	r3, r2
 8005a54:	d006      	beq.n	8005a64 <__ieee754_sqrt+0x110>
 8005a56:	1c48      	adds	r0, r1, #1
 8005a58:	bf0b      	itete	eq
 8005a5a:	4671      	moveq	r1, lr
 8005a5c:	3101      	addne	r1, #1
 8005a5e:	3401      	addeq	r4, #1
 8005a60:	f021 0101 	bicne.w	r1, r1, #1
 8005a64:	1063      	asrs	r3, r4, #1
 8005a66:	0849      	lsrs	r1, r1, #1
 8005a68:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005a6c:	07e2      	lsls	r2, r4, #31
 8005a6e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005a72:	bf48      	it	mi
 8005a74:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005a78:	460e      	mov	r6, r1
 8005a7a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005a7e:	e782      	b.n	8005986 <__ieee754_sqrt+0x32>
 8005a80:	0ada      	lsrs	r2, r3, #11
 8005a82:	3815      	subs	r0, #21
 8005a84:	055b      	lsls	r3, r3, #21
 8005a86:	2a00      	cmp	r2, #0
 8005a88:	d0fa      	beq.n	8005a80 <__ieee754_sqrt+0x12c>
 8005a8a:	02d5      	lsls	r5, r2, #11
 8005a8c:	d50a      	bpl.n	8005aa4 <__ieee754_sqrt+0x150>
 8005a8e:	f1c1 0420 	rsb	r4, r1, #32
 8005a92:	fa23 f404 	lsr.w	r4, r3, r4
 8005a96:	1e4d      	subs	r5, r1, #1
 8005a98:	408b      	lsls	r3, r1
 8005a9a:	4322      	orrs	r2, r4
 8005a9c:	1b41      	subs	r1, r0, r5
 8005a9e:	e789      	b.n	80059b4 <__ieee754_sqrt+0x60>
 8005aa0:	4608      	mov	r0, r1
 8005aa2:	e7f0      	b.n	8005a86 <__ieee754_sqrt+0x132>
 8005aa4:	0052      	lsls	r2, r2, #1
 8005aa6:	3101      	adds	r1, #1
 8005aa8:	e7ef      	b.n	8005a8a <__ieee754_sqrt+0x136>
 8005aaa:	4680      	mov	r8, r0
 8005aac:	e7bd      	b.n	8005a2a <__ieee754_sqrt+0xd6>
 8005aae:	bf00      	nop
 8005ab0:	7ff00000 	.word	0x7ff00000

08005ab4 <with_errno>:
 8005ab4:	b570      	push	{r4, r5, r6, lr}
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	460d      	mov	r5, r1
 8005aba:	4616      	mov	r6, r2
 8005abc:	f7ff f93c 	bl	8004d38 <__errno>
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	6006      	str	r6, [r0, #0]
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	bd70      	pop	{r4, r5, r6, pc}

08005ac8 <xflow>:
 8005ac8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005aca:	4615      	mov	r5, r2
 8005acc:	461c      	mov	r4, r3
 8005ace:	b180      	cbz	r0, 8005af2 <xflow+0x2a>
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005ad6:	e9cd 0100 	strd	r0, r1, [sp]
 8005ada:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ade:	4628      	mov	r0, r5
 8005ae0:	4621      	mov	r1, r4
 8005ae2:	f7fa fcf1 	bl	80004c8 <__aeabi_dmul>
 8005ae6:	2222      	movs	r2, #34	; 0x22
 8005ae8:	b003      	add	sp, #12
 8005aea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005aee:	f7ff bfe1 	b.w	8005ab4 <with_errno>
 8005af2:	4610      	mov	r0, r2
 8005af4:	4619      	mov	r1, r3
 8005af6:	e7ee      	b.n	8005ad6 <xflow+0xe>

08005af8 <__math_uflow>:
 8005af8:	2200      	movs	r2, #0
 8005afa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005afe:	f7ff bfe3 	b.w	8005ac8 <xflow>

08005b02 <__math_oflow>:
 8005b02:	2200      	movs	r2, #0
 8005b04:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005b08:	f7ff bfde 	b.w	8005ac8 <xflow>

08005b0c <fabs>:
 8005b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b10:	4770      	bx	lr

08005b12 <finite>:
 8005b12:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8005b16:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005b1a:	0fc0      	lsrs	r0, r0, #31
 8005b1c:	4770      	bx	lr
	...

08005b20 <scalbn>:
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005b26:	4604      	mov	r4, r0
 8005b28:	460d      	mov	r5, r1
 8005b2a:	4617      	mov	r7, r2
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	b996      	cbnz	r6, 8005b56 <scalbn+0x36>
 8005b30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b34:	4303      	orrs	r3, r0
 8005b36:	d039      	beq.n	8005bac <scalbn+0x8c>
 8005b38:	4b33      	ldr	r3, [pc, #204]	; (8005c08 <scalbn+0xe8>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f7fa fcc4 	bl	80004c8 <__aeabi_dmul>
 8005b40:	4b32      	ldr	r3, [pc, #200]	; (8005c0c <scalbn+0xec>)
 8005b42:	4604      	mov	r4, r0
 8005b44:	429f      	cmp	r7, r3
 8005b46:	460d      	mov	r5, r1
 8005b48:	da0f      	bge.n	8005b6a <scalbn+0x4a>
 8005b4a:	a32b      	add	r3, pc, #172	; (adr r3, 8005bf8 <scalbn+0xd8>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f7fa fcba 	bl	80004c8 <__aeabi_dmul>
 8005b54:	e006      	b.n	8005b64 <scalbn+0x44>
 8005b56:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005b5a:	4296      	cmp	r6, r2
 8005b5c:	d10a      	bne.n	8005b74 <scalbn+0x54>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	f7fa fafc 	bl	800015c <__adddf3>
 8005b64:	4604      	mov	r4, r0
 8005b66:	460d      	mov	r5, r1
 8005b68:	e020      	b.n	8005bac <scalbn+0x8c>
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005b70:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8005b74:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8005b78:	19b9      	adds	r1, r7, r6
 8005b7a:	4291      	cmp	r1, r2
 8005b7c:	dd0e      	ble.n	8005b9c <scalbn+0x7c>
 8005b7e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005b82:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005b86:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005b8a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005b8e:	4820      	ldr	r0, [pc, #128]	; (8005c10 <scalbn+0xf0>)
 8005b90:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005b94:	a31a      	add	r3, pc, #104	; (adr r3, 8005c00 <scalbn+0xe0>)
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	e7d9      	b.n	8005b50 <scalbn+0x30>
 8005b9c:	2900      	cmp	r1, #0
 8005b9e:	dd08      	ble.n	8005bb2 <scalbn+0x92>
 8005ba0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005ba4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005ba8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005bac:	4620      	mov	r0, r4
 8005bae:	4629      	mov	r1, r5
 8005bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bb2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8005bb6:	da12      	bge.n	8005bde <scalbn+0xbe>
 8005bb8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005bbc:	429f      	cmp	r7, r3
 8005bbe:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8005bc2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8005bc6:	dcdc      	bgt.n	8005b82 <scalbn+0x62>
 8005bc8:	a30b      	add	r3, pc, #44	; (adr r3, 8005bf8 <scalbn+0xd8>)
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005bd2:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005bd6:	480f      	ldr	r0, [pc, #60]	; (8005c14 <scalbn+0xf4>)
 8005bd8:	f041 011f 	orr.w	r1, r1, #31
 8005bdc:	e7b8      	b.n	8005b50 <scalbn+0x30>
 8005bde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005be2:	3136      	adds	r1, #54	; 0x36
 8005be4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005be8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005bec:	4620      	mov	r0, r4
 8005bee:	4629      	mov	r1, r5
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	4b09      	ldr	r3, [pc, #36]	; (8005c18 <scalbn+0xf8>)
 8005bf4:	e7ac      	b.n	8005b50 <scalbn+0x30>
 8005bf6:	bf00      	nop
 8005bf8:	c2f8f359 	.word	0xc2f8f359
 8005bfc:	01a56e1f 	.word	0x01a56e1f
 8005c00:	8800759c 	.word	0x8800759c
 8005c04:	7e37e43c 	.word	0x7e37e43c
 8005c08:	43500000 	.word	0x43500000
 8005c0c:	ffff3cb0 	.word	0xffff3cb0
 8005c10:	8800759c 	.word	0x8800759c
 8005c14:	c2f8f359 	.word	0xc2f8f359
 8005c18:	3c900000 	.word	0x3c900000

08005c1c <_init>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	bf00      	nop
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr

08005c28 <_fini>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	bf00      	nop
 8005c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2e:	bc08      	pop	{r3}
 8005c30:	469e      	mov	lr, r3
 8005c32:	4770      	bx	lr
