// Seed: 3249025126
module module_0;
  logic [7:0] id_1;
  assign id_1[1'b0] = 1;
  wire id_2;
  wire id_3 = id_2;
  wire id_4;
endmodule
module module_1 #(
    parameter id_13 = 32'd89,
    parameter id_14 = 32'd44
) (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input tri0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0();
  wire id_11;
  wire id_12 = id_11;
  defparam id_13.id_14 = ~id_2;
endmodule
