$date
	Thu Sep 11 15:41:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module d_flip_flop_sync_reset $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#1
0!
1#
1"
#2
0#
0"
#3
1#
1"
#4
0#
0"
#5
1"
#6
0"
#7
1"
#8
0"
0$
#9
1!
1"
1#
#10
0"
0#
#11
1"
1#
#12
0"
0#
#13
0!
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
