// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : litepcie_core.v
// Device     : xc7a
// LiteX sha1 : c717e4c8
// Date       : 2022-10-14 10:11:26
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module litepcie_core (
	output wire clk,
	output wire rst,
	input  wire pcie_rst_n,
	(* dont_touch = "true" *)	input  wire pcie_clk_p,
	input  wire pcie_clk_n,
	input  wire [1:0] pcie_rx_p,
	input  wire [1:0] pcie_rx_n,
	output wire [1:0] pcie_tx_p,
	output wire [1:0] pcie_tx_n,
	input  wire [31:0] cntrl_reader_data,
	input  wire cntrl_reader_valid,
	output wire [31:0] cntrl_writer_data,
	output wire cntrl_writer_valid,
	output wire cntrl_enable,
	output wire dma_writer0_valid,
	input  wire dma_writer0_ready,
	output wire dma_writer0_last,
	output wire [127:0] dma_writer0_data,
	output wire dma_writer0_enable,
	input  wire dma_reader0_valid,
	output wire dma_reader0_ready,
	input  wire dma_reader0_last,
	input  wire [127:0] dma_reader0_data,
	output wire dma_reader0_enable,
	input  wire [15:0] msi_irqs
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg  soc_rst = 1'd0;
wire cpu_rst;
reg  [1:0] reset_storage = 2'd0;
reg  reset_re = 1'd0;
reg  [31:0] scratch_storage = 32'd305419896;
reg  scratch_re = 1'd0;
wire [31:0] bus_errors_status;
wire bus_errors_we;
reg  bus_errors_re = 1'd0;
reg  bus_error = 1'd0;
reg  [31:0] bus_errors = 32'd0;
wire sys_clk;
wire sys_rst;
wire s7pciephy_sink_valid;
wire s7pciephy_sink_ready;
wire s7pciephy_sink_first;
wire s7pciephy_sink_last;
wire [127:0] s7pciephy_sink_payload_dat;
wire [15:0] s7pciephy_sink_payload_be;
wire s7pciephy_source_valid;
wire s7pciephy_source_ready;
wire s7pciephy_source_first;
wire s7pciephy_source_last;
wire [127:0] s7pciephy_source_payload_dat;
wire [15:0] s7pciephy_source_payload_be;
wire s7pciephy_msi_valid;
wire s7pciephy_msi_ready;
wire s7pciephy_msi_first;
wire s7pciephy_msi_last;
wire [7:0] s7pciephy_msi_payload_dat;
wire s7pciephy_csrfield_status;
wire s7pciephy_csrfield_rate;
wire [1:0] s7pciephy_csrfield_width;
wire [5:0] s7pciephy_csrfield_ltssm;
reg  [9:0] s7pciephy_link_status_status = 10'd0;
wire s7pciephy_link_status_we;
reg  s7pciephy_link_status_re = 1'd0;
wire s7pciephy_msi_enable_status;
wire s7pciephy_msi_enable_we;
reg  s7pciephy_msi_enable_re = 1'd0;
wire s7pciephy_msix_enable_status;
wire s7pciephy_msix_enable_we;
reg  s7pciephy_msix_enable_re = 1'd0;
wire s7pciephy_bus_master_enable_status;
wire s7pciephy_bus_master_enable_we;
reg  s7pciephy_bus_master_enable_re = 1'd0;
wire [15:0] s7pciephy_max_request_size_status;
wire s7pciephy_max_request_size_we;
reg  s7pciephy_max_request_size_re = 1'd0;
wire [15:0] s7pciephy_max_payload_size_status;
wire s7pciephy_max_payload_size_we;
reg  s7pciephy_max_payload_size_re = 1'd0;
reg  [15:0] s7pciephy_id = 16'd0;
reg  [15:0] s7pciephy_max_request_size = 16'd0;
reg  [15:0] s7pciephy_max_payload_size = 16'd0;
wire s7pciephy_pcie_refclk;
wire s7pciephy_pcie_rst_n;
wire pcie_clk;
wire pcie_rst;
wire s7pciephy_tx_datapath_sink_sink_valid;
wire s7pciephy_tx_datapath_sink_sink_ready;
wire s7pciephy_tx_datapath_sink_sink_first;
wire s7pciephy_tx_datapath_sink_sink_last;
wire [127:0] s7pciephy_tx_datapath_sink_sink_payload_dat;
wire [15:0] s7pciephy_tx_datapath_sink_sink_payload_be;
wire s7pciephy_tx_datapath_source_source_valid;
wire s7pciephy_tx_datapath_source_source_ready;
wire s7pciephy_tx_datapath_source_source_first;
wire s7pciephy_tx_datapath_source_source_last;
wire [63:0] s7pciephy_tx_datapath_source_source_payload_dat;
wire [7:0] s7pciephy_tx_datapath_source_source_payload_be;
wire s7pciephy_tx_datapath_pipe_valid_sink_valid;
wire s7pciephy_tx_datapath_pipe_valid_sink_ready;
wire s7pciephy_tx_datapath_pipe_valid_sink_first;
wire s7pciephy_tx_datapath_pipe_valid_sink_last;
wire [127:0] s7pciephy_tx_datapath_pipe_valid_sink_payload_dat;
wire [15:0] s7pciephy_tx_datapath_pipe_valid_sink_payload_be;
reg  s7pciephy_tx_datapath_pipe_valid_source_valid = 1'd0;
wire s7pciephy_tx_datapath_pipe_valid_source_ready;
reg  s7pciephy_tx_datapath_pipe_valid_source_first = 1'd0;
reg  s7pciephy_tx_datapath_pipe_valid_source_last = 1'd0;
reg  [127:0] s7pciephy_tx_datapath_pipe_valid_source_payload_dat = 128'd0;
reg  [15:0] s7pciephy_tx_datapath_pipe_valid_source_payload_be = 16'd0;
wire s7pciephy_tx_datapath_cdc_sink_sink_valid;
wire s7pciephy_tx_datapath_cdc_sink_sink_ready;
wire s7pciephy_tx_datapath_cdc_sink_sink_first;
wire s7pciephy_tx_datapath_cdc_sink_sink_last;
wire [127:0] s7pciephy_tx_datapath_cdc_sink_sink_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_sink_sink_payload_be;
wire s7pciephy_tx_datapath_cdc_source_source_valid;
wire s7pciephy_tx_datapath_cdc_source_source_ready;
wire s7pciephy_tx_datapath_cdc_source_source_first;
wire s7pciephy_tx_datapath_cdc_source_source_last;
wire [127:0] s7pciephy_tx_datapath_cdc_source_source_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_source_source_payload_be;
wire s7pciephy_tx_datapath_cdc_cd_rst;
wire from3017629473504_clk;
wire from3017629473504_rst;
wire to3017629473504_clk;
wire to3017629473504_rst;
wire s7pciephy_tx_datapath_cdc_cdc_sink_valid;
wire s7pciephy_tx_datapath_cdc_cdc_sink_ready;
wire s7pciephy_tx_datapath_cdc_cdc_sink_first;
wire s7pciephy_tx_datapath_cdc_cdc_sink_last;
wire [127:0] s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_cdc_sink_payload_be;
wire s7pciephy_tx_datapath_cdc_cdc_source_valid;
wire s7pciephy_tx_datapath_cdc_cdc_source_ready;
wire s7pciephy_tx_datapath_cdc_cdc_source_first;
wire s7pciephy_tx_datapath_cdc_cdc_source_last;
wire [127:0] s7pciephy_tx_datapath_cdc_cdc_source_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_cdc_source_payload_be;
wire s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we;
wire s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable;
wire s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re;
wire s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable;
wire [145:0] s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din;
wire [145:0] s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout;
wire s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter0_q = 3'd0;
wire [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next;
reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary = 3'd0;
reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter1_q = 3'd0;
wire [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next;
reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary = 3'd0;
reg  [2:0] s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire [2:0] s7pciephy_tx_datapath_cdc_cdc_produce_rdomain;
wire [2:0] s7pciephy_tx_datapath_cdc_cdc_consume_wdomain;
wire [1:0] s7pciephy_tx_datapath_cdc_cdc_wrport_adr;
wire [145:0] s7pciephy_tx_datapath_cdc_cdc_wrport_dat_r;
wire s7pciephy_tx_datapath_cdc_cdc_wrport_we;
wire [145:0] s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w;
wire [1:0] s7pciephy_tx_datapath_cdc_cdc_rdport_adr;
wire [145:0] s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r;
wire [127:0] s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be;
wire s7pciephy_tx_datapath_cdc_cdc_fifo_in_first;
wire s7pciephy_tx_datapath_cdc_cdc_fifo_in_last;
wire [127:0] s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat;
wire [15:0] s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be;
wire s7pciephy_tx_datapath_cdc_cdc_fifo_out_first;
wire s7pciephy_tx_datapath_cdc_cdc_fifo_out_last;
wire s7pciephy_tx_datapath_converter_sink_valid;
wire s7pciephy_tx_datapath_converter_sink_ready;
wire s7pciephy_tx_datapath_converter_sink_first;
wire s7pciephy_tx_datapath_converter_sink_last;
wire [127:0] s7pciephy_tx_datapath_converter_sink_payload_dat;
wire [15:0] s7pciephy_tx_datapath_converter_sink_payload_be;
wire s7pciephy_tx_datapath_converter_source_valid;
wire s7pciephy_tx_datapath_converter_source_ready;
wire s7pciephy_tx_datapath_converter_source_first;
wire s7pciephy_tx_datapath_converter_source_last;
wire [63:0] s7pciephy_tx_datapath_converter_source_payload_dat;
wire [7:0] s7pciephy_tx_datapath_converter_source_payload_be;
wire s7pciephy_tx_datapath_converter_converter_sink_valid;
wire s7pciephy_tx_datapath_converter_converter_sink_ready;
wire s7pciephy_tx_datapath_converter_converter_sink_first;
wire s7pciephy_tx_datapath_converter_converter_sink_last;
reg  [143:0] s7pciephy_tx_datapath_converter_converter_sink_payload_data = 144'd0;
wire s7pciephy_tx_datapath_converter_converter_source_valid;
wire s7pciephy_tx_datapath_converter_converter_source_ready;
wire s7pciephy_tx_datapath_converter_converter_source_first;
wire s7pciephy_tx_datapath_converter_converter_source_last;
reg  [71:0] s7pciephy_tx_datapath_converter_converter_source_payload_data = 72'd0;
wire s7pciephy_tx_datapath_converter_converter_source_payload_valid_token_count;
reg  s7pciephy_tx_datapath_converter_converter_mux = 1'd0;
wire s7pciephy_tx_datapath_converter_converter_first;
wire s7pciephy_tx_datapath_converter_converter_last;
wire s7pciephy_tx_datapath_converter_source_source_valid;
wire s7pciephy_tx_datapath_converter_source_source_ready;
wire s7pciephy_tx_datapath_converter_source_source_first;
wire s7pciephy_tx_datapath_converter_source_source_last;
wire [71:0] s7pciephy_tx_datapath_converter_source_source_payload_data;
wire s7pciephy_tx_datapath_pipe_ready_sink_valid;
wire s7pciephy_tx_datapath_pipe_ready_sink_ready;
wire s7pciephy_tx_datapath_pipe_ready_sink_first;
wire s7pciephy_tx_datapath_pipe_ready_sink_last;
wire [63:0] s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
wire [7:0] s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
reg  s7pciephy_tx_datapath_pipe_ready_source_valid = 1'd0;
wire s7pciephy_tx_datapath_pipe_ready_source_ready;
reg  s7pciephy_tx_datapath_pipe_ready_source_first = 1'd0;
reg  s7pciephy_tx_datapath_pipe_ready_source_last = 1'd0;
reg  [63:0] s7pciephy_tx_datapath_pipe_ready_source_payload_dat = 64'd0;
reg  [7:0] s7pciephy_tx_datapath_pipe_ready_source_payload_be = 8'd0;
reg  s7pciephy_tx_datapath_pipe_ready_valid = 1'd0;
reg  s7pciephy_tx_datapath_pipe_ready_sink_d_valid = 1'd0;
reg  s7pciephy_tx_datapath_pipe_ready_sink_d_ready = 1'd0;
reg  s7pciephy_tx_datapath_pipe_ready_sink_d_first = 1'd0;
reg  s7pciephy_tx_datapath_pipe_ready_sink_d_last = 1'd0;
reg  [63:0] s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat = 64'd0;
reg  [7:0] s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be = 8'd0;
wire s7pciephy_rx_datapath_sink_sink_valid;
wire s7pciephy_rx_datapath_sink_sink_ready;
wire s7pciephy_rx_datapath_sink_sink_first;
wire s7pciephy_rx_datapath_sink_sink_last;
wire [63:0] s7pciephy_rx_datapath_sink_sink_payload_dat;
wire [7:0] s7pciephy_rx_datapath_sink_sink_payload_be;
wire s7pciephy_rx_datapath_source_source_valid;
wire s7pciephy_rx_datapath_source_source_ready;
wire s7pciephy_rx_datapath_source_source_first;
wire s7pciephy_rx_datapath_source_source_last;
wire [127:0] s7pciephy_rx_datapath_source_source_payload_dat;
wire [15:0] s7pciephy_rx_datapath_source_source_payload_be;
wire s7pciephy_rx_datapath_pipe_ready_sink_valid;
wire s7pciephy_rx_datapath_pipe_ready_sink_ready;
wire s7pciephy_rx_datapath_pipe_ready_sink_first;
wire s7pciephy_rx_datapath_pipe_ready_sink_last;
wire [127:0] s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
wire [15:0] s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
reg  s7pciephy_rx_datapath_pipe_ready_source_valid = 1'd0;
wire s7pciephy_rx_datapath_pipe_ready_source_ready;
reg  s7pciephy_rx_datapath_pipe_ready_source_first = 1'd0;
reg  s7pciephy_rx_datapath_pipe_ready_source_last = 1'd0;
reg  [127:0] s7pciephy_rx_datapath_pipe_ready_source_payload_dat = 128'd0;
reg  [15:0] s7pciephy_rx_datapath_pipe_ready_source_payload_be = 16'd0;
reg  s7pciephy_rx_datapath_pipe_ready_valid = 1'd0;
reg  s7pciephy_rx_datapath_pipe_ready_sink_d_valid = 1'd0;
reg  s7pciephy_rx_datapath_pipe_ready_sink_d_ready = 1'd0;
reg  s7pciephy_rx_datapath_pipe_ready_sink_d_first = 1'd0;
reg  s7pciephy_rx_datapath_pipe_ready_sink_d_last = 1'd0;
reg  [127:0] s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat = 128'd0;
reg  [15:0] s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be = 16'd0;
wire s7pciephy_rx_datapath_converter_sink_valid;
wire s7pciephy_rx_datapath_converter_sink_ready;
wire s7pciephy_rx_datapath_converter_sink_first;
wire s7pciephy_rx_datapath_converter_sink_last;
wire [63:0] s7pciephy_rx_datapath_converter_sink_payload_dat;
wire [7:0] s7pciephy_rx_datapath_converter_sink_payload_be;
wire s7pciephy_rx_datapath_converter_source_valid;
wire s7pciephy_rx_datapath_converter_source_ready;
wire s7pciephy_rx_datapath_converter_source_first;
wire s7pciephy_rx_datapath_converter_source_last;
reg  [127:0] s7pciephy_rx_datapath_converter_source_payload_dat = 128'd0;
reg  [15:0] s7pciephy_rx_datapath_converter_source_payload_be = 16'd0;
wire s7pciephy_rx_datapath_converter_converter_sink_valid;
wire s7pciephy_rx_datapath_converter_converter_sink_ready;
wire s7pciephy_rx_datapath_converter_converter_sink_first;
wire s7pciephy_rx_datapath_converter_converter_sink_last;
wire [71:0] s7pciephy_rx_datapath_converter_converter_sink_payload_data;
wire s7pciephy_rx_datapath_converter_converter_source_valid;
wire s7pciephy_rx_datapath_converter_converter_source_ready;
reg  s7pciephy_rx_datapath_converter_converter_source_first = 1'd0;
reg  s7pciephy_rx_datapath_converter_converter_source_last = 1'd0;
reg  [143:0] s7pciephy_rx_datapath_converter_converter_source_payload_data = 144'd0;
reg  [1:0] s7pciephy_rx_datapath_converter_converter_source_payload_valid_token_count = 2'd0;
reg  s7pciephy_rx_datapath_converter_converter_demux = 1'd0;
wire s7pciephy_rx_datapath_converter_converter_load_part;
reg  s7pciephy_rx_datapath_converter_converter_strobe_all = 1'd0;
wire s7pciephy_rx_datapath_converter_source_source_valid;
wire s7pciephy_rx_datapath_converter_source_source_ready;
wire s7pciephy_rx_datapath_converter_source_source_first;
wire s7pciephy_rx_datapath_converter_source_source_last;
wire [143:0] s7pciephy_rx_datapath_converter_source_source_payload_data;
wire s7pciephy_rx_datapath_cdc_sink_sink_valid;
wire s7pciephy_rx_datapath_cdc_sink_sink_ready;
wire s7pciephy_rx_datapath_cdc_sink_sink_first;
wire s7pciephy_rx_datapath_cdc_sink_sink_last;
wire [127:0] s7pciephy_rx_datapath_cdc_sink_sink_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_sink_sink_payload_be;
wire s7pciephy_rx_datapath_cdc_source_source_valid;
wire s7pciephy_rx_datapath_cdc_source_source_ready;
wire s7pciephy_rx_datapath_cdc_source_source_first;
wire s7pciephy_rx_datapath_cdc_source_source_last;
wire [127:0] s7pciephy_rx_datapath_cdc_source_source_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_source_source_payload_be;
wire s7pciephy_rx_datapath_cdc_cd_rst;
wire from3017630211024_clk;
wire from3017630211024_rst;
wire to3017630211024_clk;
wire to3017630211024_rst;
wire s7pciephy_rx_datapath_cdc_cdc_sink_valid;
wire s7pciephy_rx_datapath_cdc_cdc_sink_ready;
wire s7pciephy_rx_datapath_cdc_cdc_sink_first;
wire s7pciephy_rx_datapath_cdc_cdc_sink_last;
wire [127:0] s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_cdc_sink_payload_be;
wire s7pciephy_rx_datapath_cdc_cdc_source_valid;
wire s7pciephy_rx_datapath_cdc_cdc_source_ready;
wire s7pciephy_rx_datapath_cdc_cdc_source_first;
wire s7pciephy_rx_datapath_cdc_cdc_source_last;
wire [127:0] s7pciephy_rx_datapath_cdc_cdc_source_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_cdc_source_payload_be;
wire s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we;
wire s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable;
wire s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re;
wire s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable;
wire [145:0] s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din;
wire [145:0] s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout;
wire s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter0_q = 3'd0;
wire [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next;
reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary = 3'd0;
reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter1_q = 3'd0;
wire [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next;
reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary = 3'd0;
reg  [2:0] s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire [2:0] s7pciephy_rx_datapath_cdc_cdc_produce_rdomain;
wire [2:0] s7pciephy_rx_datapath_cdc_cdc_consume_wdomain;
wire [1:0] s7pciephy_rx_datapath_cdc_cdc_wrport_adr;
wire [145:0] s7pciephy_rx_datapath_cdc_cdc_wrport_dat_r;
wire s7pciephy_rx_datapath_cdc_cdc_wrport_we;
wire [145:0] s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w;
wire [1:0] s7pciephy_rx_datapath_cdc_cdc_rdport_adr;
wire [145:0] s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r;
wire [127:0] s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be;
wire s7pciephy_rx_datapath_cdc_cdc_fifo_in_first;
wire s7pciephy_rx_datapath_cdc_cdc_fifo_in_last;
wire [127:0] s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat;
wire [15:0] s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be;
wire s7pciephy_rx_datapath_cdc_cdc_fifo_out_first;
wire s7pciephy_rx_datapath_cdc_cdc_fifo_out_last;
wire s7pciephy_rx_datapath_pipe_valid_sink_valid;
wire s7pciephy_rx_datapath_pipe_valid_sink_ready;
wire s7pciephy_rx_datapath_pipe_valid_sink_first;
wire s7pciephy_rx_datapath_pipe_valid_sink_last;
wire [127:0] s7pciephy_rx_datapath_pipe_valid_sink_payload_dat;
wire [15:0] s7pciephy_rx_datapath_pipe_valid_sink_payload_be;
reg  s7pciephy_rx_datapath_pipe_valid_source_valid = 1'd0;
wire s7pciephy_rx_datapath_pipe_valid_source_ready;
reg  s7pciephy_rx_datapath_pipe_valid_source_first = 1'd0;
reg  s7pciephy_rx_datapath_pipe_valid_source_last = 1'd0;
reg  [127:0] s7pciephy_rx_datapath_pipe_valid_source_payload_dat = 128'd0;
reg  [15:0] s7pciephy_rx_datapath_pipe_valid_source_payload_be = 16'd0;
wire s7pciephy_msi_cdc_sink_sink_valid;
wire s7pciephy_msi_cdc_sink_sink_ready;
wire s7pciephy_msi_cdc_sink_sink_first;
wire s7pciephy_msi_cdc_sink_sink_last;
wire [7:0] s7pciephy_msi_cdc_sink_sink_payload_dat;
wire s7pciephy_msi_cdc_source_source_valid;
wire s7pciephy_msi_cdc_source_source_ready;
wire s7pciephy_msi_cdc_source_source_first;
wire s7pciephy_msi_cdc_source_source_last;
wire [7:0] s7pciephy_msi_cdc_source_source_payload_dat;
wire s7pciephy_msi_cdc_cd_rst;
wire from3017629921248_clk;
wire from3017629921248_rst;
wire to3017629921248_clk;
wire to3017629921248_rst;
wire s7pciephy_msi_cdc_cdc_sink_valid;
wire s7pciephy_msi_cdc_cdc_sink_ready;
wire s7pciephy_msi_cdc_cdc_sink_first;
wire s7pciephy_msi_cdc_cdc_sink_last;
wire [7:0] s7pciephy_msi_cdc_cdc_sink_payload_dat;
wire s7pciephy_msi_cdc_cdc_source_valid;
wire s7pciephy_msi_cdc_cdc_source_ready;
wire s7pciephy_msi_cdc_cdc_source_first;
wire s7pciephy_msi_cdc_cdc_source_last;
wire [7:0] s7pciephy_msi_cdc_cdc_source_payload_dat;
wire s7pciephy_msi_cdc_cdc_asyncfifo_we;
wire s7pciephy_msi_cdc_cdc_asyncfifo_writable;
wire s7pciephy_msi_cdc_cdc_asyncfifo_re;
wire s7pciephy_msi_cdc_cdc_asyncfifo_readable;
wire [9:0] s7pciephy_msi_cdc_cdc_asyncfifo_din;
wire [9:0] s7pciephy_msi_cdc_cdc_asyncfifo_dout;
wire s7pciephy_msi_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter0_q = 3'd0;
wire [2:0] s7pciephy_msi_cdc_cdc_graycounter0_q_next;
reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter0_q_binary = 3'd0;
reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire s7pciephy_msi_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *) reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter1_q = 3'd0;
wire [2:0] s7pciephy_msi_cdc_cdc_graycounter1_q_next;
reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter1_q_binary = 3'd0;
reg  [2:0] s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire [2:0] s7pciephy_msi_cdc_cdc_produce_rdomain;
wire [2:0] s7pciephy_msi_cdc_cdc_consume_wdomain;
wire [1:0] s7pciephy_msi_cdc_cdc_wrport_adr;
wire [9:0] s7pciephy_msi_cdc_cdc_wrport_dat_r;
wire s7pciephy_msi_cdc_cdc_wrport_we;
wire [9:0] s7pciephy_msi_cdc_cdc_wrport_dat_w;
wire [1:0] s7pciephy_msi_cdc_cdc_rdport_adr;
wire [9:0] s7pciephy_msi_cdc_cdc_rdport_dat_r;
wire [7:0] s7pciephy_msi_cdc_cdc_fifo_in_payload_dat;
wire s7pciephy_msi_cdc_cdc_fifo_in_first;
wire s7pciephy_msi_cdc_cdc_fifo_in_last;
wire [7:0] s7pciephy_msi_cdc_cdc_fifo_out_payload_dat;
wire s7pciephy_msi_cdc_cdc_fifo_out_first;
wire s7pciephy_msi_cdc_cdc_fifo_out_last;
wire [7:0] s7pciephy_bus_number;
wire [4:0] s7pciephy_device_number;
wire [2:0] s7pciephy_function_number;
wire [15:0] s7pciephy_command;
wire [15:0] s7pciephy_dcommand;
wire s7pciephy_m_axis_rx_tlast;
wire [31:0] s7pciephy_m_axis_rx_tuser;
wire s7pciephy0;
wire s7pciephy1;
wire s7pciephy2;
wire s7pciephy3;
wire s7pciephy4;
wire s7pciephy5;
wire s7pciephy6;
wire s7pciephy7;
wire s7pciephy8;
wire s7pciephy9;
wire s7pciephy10;
wire s7pciephy11;
wire s7pciephy12;
wire s7pciephy13;
wire s7pciephy14;
wire s7pciephy15;
wire s7pciephy16;
wire s7pciephy17;
wire s7pciephy18;
wire s7pciephy19;
wire s7pciephy20;
wire s7pciephy21;
wire s7pciephy22;
wire s7pciephy23;
wire s7pciephy24;
wire s7pciephy25;
wire s7pciephy26;
wire s7pciephy27;
wire s7pciephy28;
wire s7pciephy29;
wire s7pciephy30;
wire s7pciephy31;
wire s7pciephy32;
wire s7pciephy33;
wire s7pciephy34;
wire s7pciephy35;
wire s7pciephy36;
wire s7pciephy37;
wire s7pciephy38;
wire s7pciephy39;
wire s7pciephy40;
wire s7pciephy41;
wire s7pciephy42;
wire s7pciephy43;
wire s7pciephy44;
wire s7pciephy45;
wire s7pciephy46;
wire s7pciephy47;
wire s7pciephy48;
wire s7pciephy49;
wire s7pciephy50;
wire s7pciephy51;
wire s7pciephy52;
wire s7pciephy53;
wire s7pciephy54;
wire s7pciephy55;
wire s7pciephy56;
wire s7pciephy57;
wire s7pciephy58;
wire s7pciephy59;
wire s7pciephy60;
wire s7pciephy61;
wire s7pciephy62;
wire s7pciephy63;
wire s7pciephy64;
wire s7pciephy65;
wire s7pciephy66;
wire s7pciephy67;
wire s7pciephy68;
wire s7pciephy69;
wire s7pciephy70;
wire s7pciephy71;
wire s7pciephy72;
wire s7pciephy73;
wire s7pciephy74;
wire s7pciephy75;
wire s7pciephy76;
wire s7pciephy77;
wire s7pciephy78;
wire s7pciephy79;
wire depacketizer_sink_sink_valid;
wire depacketizer_sink_sink_ready;
wire depacketizer_sink_sink_first;
wire depacketizer_sink_sink_last;
wire [127:0] depacketizer_sink_sink_payload_dat;
wire [15:0] depacketizer_sink_sink_payload_be;
wire depacketizer_req_source_valid;
wire depacketizer_req_source_ready;
wire depacketizer_req_source_first;
wire depacketizer_req_source_last;
wire [15:0] depacketizer_req_source_payload_req_id;
wire depacketizer_req_source_payload_we;
wire [31:0] depacketizer_req_source_payload_adr;
wire [9:0] depacketizer_req_source_payload_len;
wire [7:0] depacketizer_req_source_payload_tag;
wire [127:0] depacketizer_req_source_payload_dat;
reg  [7:0] depacketizer_req_source_payload_channel = 8'd0;
reg  [7:0] depacketizer_req_source_payload_user_id = 8'd0;
wire depacketizer_cmp_source_valid;
wire depacketizer_cmp_source_ready;
wire depacketizer_cmp_source_first;
wire depacketizer_cmp_source_last;
wire [15:0] depacketizer_cmp_source_payload_req_id;
wire [15:0] depacketizer_cmp_source_payload_cmp_id;
wire [31:0] depacketizer_cmp_source_payload_adr;
wire [9:0] depacketizer_cmp_source_payload_len;
wire depacketizer_cmp_source_payload_end;
wire depacketizer_cmp_source_payload_err;
wire [7:0] depacketizer_cmp_source_payload_tag;
wire [127:0] depacketizer_cmp_source_payload_dat;
reg  [7:0] depacketizer_cmp_source_payload_channel = 8'd0;
reg  [7:0] depacketizer_cmp_source_payload_user_id = 8'd0;
wire depacketizer_header_extracter_sink_valid;
reg  depacketizer_header_extracter_sink_ready = 1'd0;
wire depacketizer_header_extracter_sink_first;
wire depacketizer_header_extracter_sink_last;
wire [127:0] depacketizer_header_extracter_sink_payload_dat;
wire [15:0] depacketizer_header_extracter_sink_payload_be;
reg  depacketizer_header_extracter_source_valid = 1'd0;
wire depacketizer_header_extracter_source_ready;
reg  depacketizer_header_extracter_source_first = 1'd0;
reg  depacketizer_header_extracter_source_last = 1'd0;
reg  [127:0] depacketizer_header_extracter_source_payload_header = 128'd0;
reg  [127:0] depacketizer_header_extracter_source_payload_dat = 128'd0;
reg  [15:0] depacketizer_header_extracter_source_payload_be = 16'd0;
reg  depacketizer_header_extracter_first = 1'd0;
reg  depacketizer_header_extracter_last = 1'd0;
reg  [127:0] depacketizer_header_extracter_dat = 128'd0;
reg  [15:0] depacketizer_header_extracter_be = 16'd0;
wire depacketizer_dispatch_source_valid;
reg  depacketizer_dispatch_source_ready = 1'd0;
wire depacketizer_dispatch_source_first;
wire depacketizer_dispatch_source_last;
wire [1:0] depacketizer_dispatch_source_payload_fmt;
wire [4:0] depacketizer_dispatch_source_payload_type;
reg  [127:0] depacketizer_dispatch_source_payload_dat = 128'd0;
reg  [15:0] depacketizer_dispatch_source_payload_be = 16'd0;
reg  depacketizer_endpoint0_valid = 1'd0;
wire depacketizer_endpoint0_ready;
reg  depacketizer_endpoint0_first = 1'd0;
reg  depacketizer_endpoint0_last = 1'd0;
reg  [1:0] depacketizer_endpoint0_payload_fmt = 2'd0;
reg  [4:0] depacketizer_endpoint0_payload_type = 5'd0;
reg  [127:0] depacketizer_endpoint0_payload_dat = 128'd0;
reg  [15:0] depacketizer_endpoint0_payload_be = 16'd0;
reg  depacketizer_endpoint1_valid = 1'd0;
wire depacketizer_endpoint1_ready;
reg  depacketizer_endpoint1_first = 1'd0;
reg  depacketizer_endpoint1_last = 1'd0;
reg  [1:0] depacketizer_endpoint1_payload_fmt = 2'd0;
reg  [4:0] depacketizer_endpoint1_payload_type = 5'd0;
reg  [127:0] depacketizer_endpoint1_payload_dat = 128'd0;
reg  [15:0] depacketizer_endpoint1_payload_be = 16'd0;
reg  depacketizer_endpoint2_valid = 1'd0;
wire depacketizer_endpoint2_ready;
reg  depacketizer_endpoint2_first = 1'd0;
reg  depacketizer_endpoint2_last = 1'd0;
reg  [1:0] depacketizer_endpoint2_payload_fmt = 2'd0;
reg  [4:0] depacketizer_endpoint2_payload_type = 5'd0;
reg  [127:0] depacketizer_endpoint2_payload_dat = 128'd0;
reg  [15:0] depacketizer_endpoint2_payload_be = 16'd0;
reg  [1:0] depacketizer_dispatcher_sel0 = 2'd0;
reg  depacketizer_dispatcher_first = 1'd1;
reg  depacketizer_dispatcher_last = 1'd0;
wire depacketizer_dispatcher_ongoing0;
reg  depacketizer_dispatcher_ongoing1 = 1'd0;
reg  [1:0] depacketizer_dispatcher_sel1 = 2'd0;
reg  [1:0] depacketizer_dispatcher_sel_ongoing = 2'd0;
wire depacketizer_tlp_req_valid;
wire depacketizer_tlp_req_ready;
wire depacketizer_tlp_req_first;
wire depacketizer_tlp_req_last;
wire [63:0] depacketizer_tlp_req_payload_address;
wire [1:0] depacketizer_tlp_req_payload_attr;
wire depacketizer_tlp_req_payload_ep;
wire [3:0] depacketizer_tlp_req_payload_first_be;
reg  [1:0] depacketizer_tlp_req_payload_fmt = 2'd0;
wire [3:0] depacketizer_tlp_req_payload_last_be;
wire [9:0] depacketizer_tlp_req_payload_length;
wire [15:0] depacketizer_tlp_req_payload_requester_id;
wire [7:0] depacketizer_tlp_req_payload_tag;
wire [2:0] depacketizer_tlp_req_payload_tc;
wire depacketizer_tlp_req_payload_td;
reg  [4:0] depacketizer_tlp_req_payload_type = 5'd0;
wire [127:0] depacketizer_tlp_req_payload_dat;
wire [15:0] depacketizer_tlp_req_payload_be;
wire depacketizer_tlp_cmp_valid;
wire depacketizer_tlp_cmp_ready;
wire depacketizer_tlp_cmp_first;
wire depacketizer_tlp_cmp_last;
wire [1:0] depacketizer_tlp_cmp_payload_attr;
wire depacketizer_tlp_cmp_payload_bcm;
wire [11:0] depacketizer_tlp_cmp_payload_byte_count;
wire [15:0] depacketizer_tlp_cmp_payload_completer_id;
wire depacketizer_tlp_cmp_payload_ep;
reg  [1:0] depacketizer_tlp_cmp_payload_fmt = 2'd0;
wire [9:0] depacketizer_tlp_cmp_payload_length;
wire [6:0] depacketizer_tlp_cmp_payload_lower_address;
wire [15:0] depacketizer_tlp_cmp_payload_requester_id;
wire [2:0] depacketizer_tlp_cmp_payload_status;
wire [7:0] depacketizer_tlp_cmp_payload_tag;
wire [2:0] depacketizer_tlp_cmp_payload_tc;
wire depacketizer_tlp_cmp_payload_td;
reg  [4:0] depacketizer_tlp_cmp_payload_type = 5'd0;
wire [127:0] depacketizer_tlp_cmp_payload_dat;
wire [15:0] depacketizer_tlp_cmp_payload_be;
wire packetizer_req_sink_valid;
wire packetizer_req_sink_ready;
wire packetizer_req_sink_first;
wire packetizer_req_sink_last;
wire [15:0] packetizer_req_sink_payload_req_id;
wire packetizer_req_sink_payload_we;
wire [31:0] packetizer_req_sink_payload_adr;
wire [9:0] packetizer_req_sink_payload_len;
wire [7:0] packetizer_req_sink_payload_tag;
wire [127:0] packetizer_req_sink_payload_dat;
wire [7:0] packetizer_req_sink_payload_channel;
wire [7:0] packetizer_req_sink_payload_user_id;
wire packetizer_cmp_sink_valid;
wire packetizer_cmp_sink_ready;
wire packetizer_cmp_sink_first;
wire packetizer_cmp_sink_last;
wire [15:0] packetizer_cmp_sink_payload_req_id;
wire [15:0] packetizer_cmp_sink_payload_cmp_id;
wire [31:0] packetizer_cmp_sink_payload_adr;
wire [9:0] packetizer_cmp_sink_payload_len;
wire packetizer_cmp_sink_payload_end;
wire packetizer_cmp_sink_payload_err;
wire [7:0] packetizer_cmp_sink_payload_tag;
wire [127:0] packetizer_cmp_sink_payload_dat;
wire [7:0] packetizer_cmp_sink_payload_channel;
wire [7:0] packetizer_cmp_sink_payload_user_id;
wire packetizer_source_valid;
wire packetizer_source_ready;
wire packetizer_source_first;
wire packetizer_source_last;
reg  [127:0] packetizer_source_payload_dat = 128'd0;
reg  [15:0] packetizer_source_payload_be = 16'd0;
wire packetizer_tlp_req_valid;
wire packetizer_tlp_req_ready;
wire packetizer_tlp_req_first;
wire packetizer_tlp_req_last;
wire [63:0] packetizer_tlp_req_payload_address;
wire [1:0] packetizer_tlp_req_payload_attr;
wire packetizer_tlp_req_payload_ep;
wire [3:0] packetizer_tlp_req_payload_first_be;
reg  [1:0] packetizer_tlp_req_payload_fmt = 2'd0;
reg  [3:0] packetizer_tlp_req_payload_last_be = 4'd0;
wire [9:0] packetizer_tlp_req_payload_length;
wire [15:0] packetizer_tlp_req_payload_requester_id;
wire [7:0] packetizer_tlp_req_payload_tag;
wire [2:0] packetizer_tlp_req_payload_tc;
wire packetizer_tlp_req_payload_td;
wire [4:0] packetizer_tlp_req_payload_type;
wire [127:0] packetizer_tlp_req_payload_dat;
reg  [15:0] packetizer_tlp_req_payload_be = 16'd0;
wire packetizer_tlp_raw_req_valid;
reg  packetizer_tlp_raw_req_ready = 1'd0;
wire packetizer_tlp_raw_req_first;
wire packetizer_tlp_raw_req_last;
wire [1:0] packetizer_tlp_raw_req_payload_fmt;
reg  [127:0] packetizer_tlp_raw_req_payload_header = 128'd0;
wire [127:0] packetizer_tlp_raw_req_payload_dat;
wire [15:0] packetizer_tlp_raw_req_payload_be;
reg  [127:0] packetizer_tlp_raw_req_header = 128'd0;
wire packetizer_tlp_cmp_valid;
wire packetizer_tlp_cmp_ready;
wire packetizer_tlp_cmp_first;
wire packetizer_tlp_cmp_last;
wire [1:0] packetizer_tlp_cmp_payload_attr;
wire packetizer_tlp_cmp_payload_bcm;
wire [11:0] packetizer_tlp_cmp_payload_byte_count;
wire [15:0] packetizer_tlp_cmp_payload_completer_id;
wire packetizer_tlp_cmp_payload_ep;
reg  [1:0] packetizer_tlp_cmp_payload_fmt = 2'd0;
wire [9:0] packetizer_tlp_cmp_payload_length;
wire [6:0] packetizer_tlp_cmp_payload_lower_address;
wire [15:0] packetizer_tlp_cmp_payload_requester_id;
reg  [2:0] packetizer_tlp_cmp_payload_status = 3'd0;
wire [7:0] packetizer_tlp_cmp_payload_tag;
wire [2:0] packetizer_tlp_cmp_payload_tc;
wire packetizer_tlp_cmp_payload_td;
reg  [4:0] packetizer_tlp_cmp_payload_type = 5'd0;
wire [127:0] packetizer_tlp_cmp_payload_dat;
reg  [15:0] packetizer_tlp_cmp_payload_be = 16'd0;
wire packetizer_tlp_raw_cmp_valid;
reg  packetizer_tlp_raw_cmp_ready = 1'd0;
wire packetizer_tlp_raw_cmp_first;
wire packetizer_tlp_raw_cmp_last;
wire [1:0] packetizer_tlp_raw_cmp_payload_fmt;
reg  [127:0] packetizer_tlp_raw_cmp_payload_header = 128'd0;
wire [127:0] packetizer_tlp_raw_cmp_payload_dat;
wire [15:0] packetizer_tlp_raw_cmp_payload_be;
reg  [127:0] packetizer_tlp_raw_cmp_header = 128'd0;
reg  packetizer_tlp_raw_valid = 1'd0;
wire packetizer_tlp_raw_ready;
reg  packetizer_tlp_raw_first = 1'd0;
reg  packetizer_tlp_raw_last = 1'd0;
reg  [1:0] packetizer_tlp_raw_payload_fmt = 2'd0;
reg  [127:0] packetizer_tlp_raw_payload_header = 128'd0;
reg  [127:0] packetizer_tlp_raw_payload_dat = 128'd0;
reg  [15:0] packetizer_tlp_raw_payload_be = 16'd0;
reg  [1:0] packetizer_request = 2'd0;
reg  packetizer_grant = 1'd0;
reg  packetizer_status0_first = 1'd1;
reg  packetizer_status0_last = 1'd0;
wire packetizer_status0_ongoing0;
reg  packetizer_status0_ongoing1 = 1'd0;
reg  packetizer_status1_first = 1'd1;
reg  packetizer_status1_last = 1'd0;
wire packetizer_status1_ongoing0;
reg  packetizer_status1_ongoing1 = 1'd0;
wire packetizer_sink_sink_valid;
reg  packetizer_sink_sink_ready = 1'd0;
wire packetizer_sink_sink_first;
wire packetizer_sink_sink_last;
wire [1:0] packetizer_sink_sink_payload_fmt;
wire [127:0] packetizer_sink_sink_payload_header;
wire [127:0] packetizer_sink_sink_payload_dat;
wire [15:0] packetizer_sink_sink_payload_be;
reg  packetizer_source_source_valid = 1'd0;
wire packetizer_source_source_ready;
reg  packetizer_source_source_first = 1'd0;
reg  packetizer_source_source_last = 1'd0;
reg  [127:0] packetizer_source_source_payload_dat = 128'd0;
reg  [15:0] packetizer_source_source_payload_be = 16'd0;
reg  packetizer_header_inserter_3dws_sink_valid = 1'd0;
reg  packetizer_header_inserter_3dws_sink_ready = 1'd0;
reg  packetizer_header_inserter_3dws_sink_first = 1'd0;
reg  packetizer_header_inserter_3dws_sink_last = 1'd0;
reg  [1:0] packetizer_header_inserter_3dws_sink_payload_fmt = 2'd0;
reg  [127:0] packetizer_header_inserter_3dws_sink_payload_header = 128'd0;
reg  [127:0] packetizer_header_inserter_3dws_sink_payload_dat = 128'd0;
reg  [15:0] packetizer_header_inserter_3dws_sink_payload_be = 16'd0;
reg  packetizer_header_inserter_3dws_source_valid = 1'd0;
reg  packetizer_header_inserter_3dws_source_ready = 1'd0;
reg  packetizer_header_inserter_3dws_source_first = 1'd0;
reg  packetizer_header_inserter_3dws_source_last = 1'd0;
reg  [127:0] packetizer_header_inserter_3dws_source_payload_dat = 128'd0;
reg  [15:0] packetizer_header_inserter_3dws_source_payload_be = 16'd0;
reg  [127:0] packetizer_header_inserter_3dws_dat = 128'd0;
reg  packetizer_header_inserter_3dws_last = 1'd0;
reg  packetizer_header_inserter_4dws_sink_valid = 1'd0;
reg  packetizer_header_inserter_4dws_sink_ready = 1'd0;
reg  packetizer_header_inserter_4dws_sink_first = 1'd0;
reg  packetizer_header_inserter_4dws_sink_last = 1'd0;
reg  [1:0] packetizer_header_inserter_4dws_sink_payload_fmt = 2'd0;
reg  [127:0] packetizer_header_inserter_4dws_sink_payload_header = 128'd0;
reg  [127:0] packetizer_header_inserter_4dws_sink_payload_dat = 128'd0;
reg  [15:0] packetizer_header_inserter_4dws_sink_payload_be = 16'd0;
reg  packetizer_header_inserter_4dws_source_valid = 1'd0;
reg  packetizer_header_inserter_4dws_source_ready = 1'd0;
reg  packetizer_header_inserter_4dws_source_first = 1'd0;
reg  packetizer_header_inserter_4dws_source_last = 1'd0;
reg  [127:0] packetizer_header_inserter_4dws_source_payload_dat = 128'd0;
reg  [15:0] packetizer_header_inserter_4dws_source_payload_be = 16'd0;
reg  packetizer_header_sel = 1'd0;
reg  master_sink_valid = 1'd0;
wire master_sink_ready;
reg  master_sink_first = 1'd0;
reg  master_sink_last = 1'd0;
reg  [15:0] master_sink_payload_req_id = 16'd0;
reg  master_sink_payload_we = 1'd0;
reg  [31:0] master_sink_payload_adr = 32'd0;
reg  [9:0] master_sink_payload_len = 10'd0;
reg  [7:0] master_sink_payload_tag = 8'd0;
reg  [127:0] master_sink_payload_dat = 128'd0;
reg  [7:0] master_sink_payload_channel = 8'd0;
reg  [7:0] master_sink_payload_user_id = 8'd0;
wire master_source_valid;
wire master_source_ready;
wire master_source_first;
wire master_source_last;
wire [15:0] master_source_payload_req_id;
wire [15:0] master_source_payload_cmp_id;
wire [31:0] master_source_payload_adr;
wire [9:0] master_source_payload_len;
wire master_source_payload_end;
wire master_source_payload_err;
wire [7:0] master_source_payload_tag;
wire [127:0] master_source_payload_dat;
wire [7:0] master_source_payload_channel;
wire [7:0] master_source_payload_user_id;
wire slave_sink_valid;
wire slave_sink_ready;
wire slave_sink_first;
wire slave_sink_last;
wire [15:0] slave_sink_payload_req_id;
wire [15:0] slave_sink_payload_cmp_id;
wire [31:0] slave_sink_payload_adr;
wire [9:0] slave_sink_payload_len;
wire slave_sink_payload_end;
wire slave_sink_payload_err;
wire [7:0] slave_sink_payload_tag;
wire [127:0] slave_sink_payload_dat;
wire [7:0] slave_sink_payload_channel;
wire [7:0] slave_sink_payload_user_id;
wire slave_source_valid;
wire slave_source_ready;
wire slave_source_first;
wire slave_source_last;
wire [15:0] slave_source_payload_req_id;
wire slave_source_payload_we;
wire [31:0] slave_source_payload_adr;
wire [9:0] slave_source_payload_len;
wire [7:0] slave_source_payload_tag;
wire [127:0] slave_source_payload_dat;
wire [7:0] slave_source_payload_channel;
wire [7:0] slave_source_payload_user_id;
reg  [29:0] pcie_wishbone_master_wishbone_adr = 30'd0;
reg  [31:0] pcie_wishbone_master_wishbone_dat_w = 32'd0;
wire [31:0] pcie_wishbone_master_wishbone_dat_r;
reg  [3:0] pcie_wishbone_master_wishbone_sel = 4'd0;
reg  pcie_wishbone_master_wishbone_cyc = 1'd0;
reg  pcie_wishbone_master_wishbone_stb = 1'd0;
wire pcie_wishbone_master_wishbone_ack;
reg  pcie_wishbone_master_wishbone_we = 1'd0;
reg  [2:0] pcie_wishbone_master_wishbone_cti = 3'd0;
reg  [1:0] pcie_wishbone_master_wishbone_bte = 2'd0;
wire pcie_wishbone_master_wishbone_err;
reg  pcie_wishbone_master_sink_valid = 1'd0;
wire pcie_wishbone_master_sink_ready;
reg  pcie_wishbone_master_sink_first = 1'd0;
reg  pcie_wishbone_master_sink_last = 1'd0;
reg  [15:0] pcie_wishbone_master_sink_payload_req_id = 16'd0;
reg  [15:0] pcie_wishbone_master_sink_payload_cmp_id = 16'd0;
reg  [31:0] pcie_wishbone_master_sink_payload_adr = 32'd0;
reg  [9:0] pcie_wishbone_master_sink_payload_len = 10'd0;
reg  pcie_wishbone_master_sink_payload_end = 1'd0;
reg  pcie_wishbone_master_sink_payload_err = 1'd0;
reg  [7:0] pcie_wishbone_master_sink_payload_tag = 8'd0;
reg  [127:0] pcie_wishbone_master_sink_payload_dat = 128'd0;
reg  [7:0] pcie_wishbone_master_sink_payload_channel = 8'd0;
reg  [7:0] pcie_wishbone_master_sink_payload_user_id = 8'd0;
wire pcie_wishbone_master_source_valid;
reg  pcie_wishbone_master_source_ready = 1'd0;
wire pcie_wishbone_master_source_first;
wire pcie_wishbone_master_source_last;
wire [15:0] pcie_wishbone_master_source_payload_req_id;
wire pcie_wishbone_master_source_payload_we;
wire [31:0] pcie_wishbone_master_source_payload_adr;
wire [9:0] pcie_wishbone_master_source_payload_len;
wire [7:0] pcie_wishbone_master_source_payload_tag;
wire [127:0] pcie_wishbone_master_source_payload_dat;
wire [7:0] pcie_wishbone_master_source_payload_channel;
wire [7:0] pcie_wishbone_master_source_payload_user_id;
reg  pcie_wishbone_master_update_dat = 1'd0;
reg  [31:0] CNTRL_cntrl_storage = 32'd0;
reg  CNTRL_cntrl_re = 1'd0;
wire CNTRL_cntrl_we;
wire [31:0] CNTRL_cntrl_dat_w;
reg  CNTRL_enable_storage = 1'd0;
reg  CNTRL_enable_re = 1'd0;
reg  [31:0] CNTRL_test_storage = 32'd0;
reg  CNTRL_test_re = 1'd0;
reg  [3:0] CNTRL_ndma_status = 4'd1;
wire CNTRL_ndma_we;
reg  CNTRL_ndma_re = 1'd0;
reg  CNTRL_enable_both_storage = 1'd0;
reg  CNTRL_enable_both_re = 1'd0;
reg  litepciemasterinternalport0_sink_valid = 1'd0;
wire litepciemasterinternalport0_sink_ready;
wire litepciemasterinternalport0_sink_first;
wire litepciemasterinternalport0_sink_last;
wire [15:0] litepciemasterinternalport0_sink_payload_req_id;
wire litepciemasterinternalport0_sink_payload_we;
wire [31:0] litepciemasterinternalport0_sink_payload_adr;
wire [9:0] litepciemasterinternalport0_sink_payload_len;
wire [7:0] litepciemasterinternalport0_sink_payload_tag;
wire [127:0] litepciemasterinternalport0_sink_payload_dat;
wire [7:0] litepciemasterinternalport0_sink_payload_channel;
wire [7:0] litepciemasterinternalport0_sink_payload_user_id;
wire litepciemasterinternalport0_source_valid;
reg  litepciemasterinternalport0_source_ready = 1'd0;
wire litepciemasterinternalport0_source_first;
wire litepciemasterinternalport0_source_last;
wire [15:0] litepciemasterinternalport0_source_payload_req_id;
wire [15:0] litepciemasterinternalport0_source_payload_cmp_id;
wire [31:0] litepciemasterinternalport0_source_payload_adr;
wire [9:0] litepciemasterinternalport0_source_payload_len;
wire litepciemasterinternalport0_source_payload_end;
wire litepciemasterinternalport0_source_payload_err;
wire [7:0] litepciemasterinternalport0_source_payload_tag;
wire [127:0] litepciemasterinternalport0_source_payload_dat;
wire [7:0] litepciemasterinternalport0_source_payload_channel;
wire [7:0] litepciemasterinternalport0_source_payload_user_id;
wire writer_sink_sink_valid;
reg  writer_sink_sink_ready = 1'd0;
wire writer_sink_sink_first;
wire writer_sink_sink_last;
wire [127:0] writer_sink_sink_payload_data;
reg  writer_enable_storage = 1'd0;
reg  writer_enable_re = 1'd0;
reg  writer_irq = 1'd0;
wire writer_table_source_source_valid;
wire writer_table_source_source_ready;
wire writer_table_source_source_first;
wire writer_table_source_source_last;
wire [31:0] writer_table_source_source_payload_address;
wire [23:0] writer_table_source_source_payload_length;
wire writer_table_source_source_payload_irq_disable;
wire writer_table_source_source_payload_last_disable;
wire [31:0] writer_table_address_lsb;
wire [23:0] writer_table_length;
wire writer_table_irq_disable;
wire writer_table_last_disable;
reg  [57:0] writer_table_value_storage = 58'd0;
reg  writer_table_value_re = 1'd0;
wire [31:0] writer_table_address_msb;
reg  [31:0] writer_table_we_storage = 32'd0;
reg  writer_table_we_re = 1'd0;
reg  writer_table_loop_prog_n_storage = 1'd0;
reg  writer_table_loop_prog_n_re = 1'd0;
reg  [15:0] writer_table_index = 16'd0;
reg  [15:0] writer_table_count = 16'd0;
reg  [31:0] writer_table_loop_status_status = 32'd0;
wire writer_table_loop_status_we;
reg  writer_table_loop_status_re = 1'd0;
wire [8:0] writer_table_level_status;
wire writer_table_level_we;
reg  writer_table_level_re = 1'd0;
reg  writer_table_reset_storage = 1'd0;
reg  writer_table_reset_re = 1'd0;
reg  writer_table_table_sink_valid = 1'd0;
wire writer_table_table_sink_ready;
reg  writer_table_table_sink_first = 1'd0;
reg  writer_table_table_sink_last = 1'd0;
reg  [31:0] writer_table_table_sink_payload_address = 32'd0;
reg  [23:0] writer_table_table_sink_payload_length = 24'd0;
reg  writer_table_table_sink_payload_irq_disable = 1'd0;
reg  writer_table_table_sink_payload_last_disable = 1'd0;
wire writer_table_table_source_valid;
wire writer_table_table_source_ready;
wire writer_table_table_source_first;
wire writer_table_table_source_last;
wire [31:0] writer_table_table_source_payload_address;
wire [23:0] writer_table_table_source_payload_length;
wire writer_table_table_source_payload_irq_disable;
wire writer_table_table_source_payload_last_disable;
wire writer_table_table_syncfifo_we;
wire writer_table_table_syncfifo_writable;
wire writer_table_table_syncfifo_re;
wire writer_table_table_syncfifo_readable;
wire [59:0] writer_table_table_syncfifo_din;
wire [59:0] writer_table_table_syncfifo_dout;
reg  [8:0] writer_table_table_level = 9'd0;
reg  writer_table_table_replace = 1'd0;
reg  [7:0] writer_table_table_produce = 8'd0;
reg  [7:0] writer_table_table_consume = 8'd0;
reg  [7:0] writer_table_table_wrport_adr = 8'd0;
wire [59:0] writer_table_table_wrport_dat_r;
wire writer_table_table_wrport_we;
wire [59:0] writer_table_table_wrport_dat_w;
wire writer_table_table_do_read;
wire [7:0] writer_table_table_rdport_adr;
wire [59:0] writer_table_table_rdport_dat_r;
wire [31:0] writer_table_table_fifo_in_payload_address;
wire [23:0] writer_table_table_fifo_in_payload_length;
wire writer_table_table_fifo_in_payload_irq_disable;
wire writer_table_table_fifo_in_payload_last_disable;
wire writer_table_table_fifo_in_first;
wire writer_table_table_fifo_in_last;
wire [31:0] writer_table_table_fifo_out_payload_address;
wire [23:0] writer_table_table_fifo_out_payload_length;
wire writer_table_table_fifo_out_payload_irq_disable;
wire writer_table_table_fifo_out_payload_last_disable;
wire writer_table_table_fifo_out_first;
wire writer_table_table_fifo_out_last;
wire writer_table_table_reset;
wire writer_splitter_sink_valid;
reg  writer_splitter_sink_ready = 1'd0;
wire writer_splitter_sink_first;
wire writer_splitter_sink_last;
wire [31:0] writer_splitter_sink_payload_address;
wire [23:0] writer_splitter_sink_payload_length;
wire writer_splitter_sink_payload_irq_disable;
wire writer_splitter_sink_payload_last_disable;
reg  writer_splitter_source_valid = 1'd0;
wire writer_splitter_source_ready;
reg  writer_splitter_source_first = 1'd0;
reg  writer_splitter_source_last = 1'd0;
wire [31:0] writer_splitter_source_payload_address;
reg  [23:0] writer_splitter_source_payload_length = 24'd0;
wire writer_splitter_source_payload_irq_disable;
wire writer_splitter_source_payload_last_disable;
wire [7:0] writer_splitter_source_payload_user_id;
reg  [31:0] writer_splitter_desc_length = 32'd0;
reg  [31:0] writer_splitter_desc_offset = 32'd0;
reg  [31:0] writer_splitter_desc_id = 32'd0;
reg  writer_splitter_reset = 1'd0;
wire writer_splitter_sink_sink_valid;
wire writer_splitter_sink_sink_ready;
wire writer_splitter_sink_sink_first;
wire writer_splitter_sink_sink_last;
wire [31:0] writer_splitter_sink_sink_payload_address;
wire [23:0] writer_splitter_sink_sink_payload_length;
wire writer_splitter_sink_sink_payload_irq_disable;
wire writer_splitter_sink_sink_payload_last_disable;
wire [7:0] writer_splitter_sink_sink_payload_user_id;
wire writer_splitter_source_source_valid;
reg  writer_splitter_source_source_ready = 1'd0;
wire writer_splitter_source_source_first;
wire writer_splitter_source_source_last;
wire [31:0] writer_splitter_source_source_payload_address;
wire [23:0] writer_splitter_source_source_payload_length;
wire writer_splitter_source_source_payload_irq_disable;
wire writer_splitter_source_source_payload_last_disable;
wire [7:0] writer_splitter_source_source_payload_user_id;
wire writer_splitter_pipe_valid_sink_valid;
wire writer_splitter_pipe_valid_sink_ready;
wire writer_splitter_pipe_valid_sink_first;
wire writer_splitter_pipe_valid_sink_last;
wire [31:0] writer_splitter_pipe_valid_sink_payload_address;
wire [23:0] writer_splitter_pipe_valid_sink_payload_length;
wire writer_splitter_pipe_valid_sink_payload_irq_disable;
wire writer_splitter_pipe_valid_sink_payload_last_disable;
wire [7:0] writer_splitter_pipe_valid_sink_payload_user_id;
reg  writer_splitter_pipe_valid_source_valid = 1'd0;
wire writer_splitter_pipe_valid_source_ready;
reg  writer_splitter_pipe_valid_source_first = 1'd0;
reg  writer_splitter_pipe_valid_source_last = 1'd0;
reg  [31:0] writer_splitter_pipe_valid_source_payload_address = 32'd0;
reg  [23:0] writer_splitter_pipe_valid_source_payload_length = 24'd0;
reg  writer_splitter_pipe_valid_source_payload_irq_disable = 1'd0;
reg  writer_splitter_pipe_valid_source_payload_last_disable = 1'd0;
reg  [7:0] writer_splitter_pipe_valid_source_payload_user_id = 8'd0;
reg  writer_data_fifo_sink_valid = 1'd0;
wire writer_data_fifo_sink_ready;
reg  writer_data_fifo_sink_first = 1'd0;
reg  writer_data_fifo_sink_last = 1'd0;
reg  [127:0] writer_data_fifo_sink_payload_data = 128'd0;
wire writer_data_fifo_source_valid;
reg  writer_data_fifo_source_ready = 1'd0;
wire writer_data_fifo_source_first;
wire writer_data_fifo_source_last;
wire [127:0] writer_data_fifo_source_payload_data;
wire writer_data_fifo_re;
reg  writer_data_fifo_readable = 1'd0;
wire writer_data_fifo_syncfifo_we;
wire writer_data_fifo_syncfifo_writable;
wire writer_data_fifo_syncfifo_re;
wire writer_data_fifo_syncfifo_readable;
wire [129:0] writer_data_fifo_syncfifo_din;
wire [129:0] writer_data_fifo_syncfifo_dout;
reg  [7:0] writer_data_fifo_level0 = 8'd0;
reg  writer_data_fifo_replace = 1'd0;
reg  [6:0] writer_data_fifo_produce = 7'd0;
reg  [6:0] writer_data_fifo_consume = 7'd0;
reg  [6:0] writer_data_fifo_wrport_adr = 7'd0;
wire [129:0] writer_data_fifo_wrport_dat_r;
wire writer_data_fifo_wrport_we;
wire [129:0] writer_data_fifo_wrport_dat_w;
wire writer_data_fifo_do_read;
wire [6:0] writer_data_fifo_rdport_adr;
wire [129:0] writer_data_fifo_rdport_dat_r;
wire writer_data_fifo_rdport_re;
wire [7:0] writer_data_fifo_level1;
wire [127:0] writer_data_fifo_fifo_in_payload_data;
wire writer_data_fifo_fifo_in_first;
wire writer_data_fifo_fifo_in_last;
wire [127:0] writer_data_fifo_fifo_out_payload_data;
wire writer_data_fifo_fifo_out_first;
wire writer_data_fifo_fifo_out_last;
reg  writer_resetinserter_reset = 1'd0;
reg  writer_req_done = 1'd0;
reg  [23:0] writer_req_count = 24'd0;
reg  litepciemasterinternalport1_sink_valid = 1'd0;
wire litepciemasterinternalport1_sink_ready;
wire litepciemasterinternalport1_sink_first;
wire litepciemasterinternalport1_sink_last;
wire [15:0] litepciemasterinternalport1_sink_payload_req_id;
wire litepciemasterinternalport1_sink_payload_we;
wire [31:0] litepciemasterinternalport1_sink_payload_adr;
wire [9:0] litepciemasterinternalport1_sink_payload_len;
reg  [7:0] litepciemasterinternalport1_sink_payload_tag = 8'd0;
wire [127:0] litepciemasterinternalport1_sink_payload_dat;
wire [7:0] litepciemasterinternalport1_sink_payload_channel;
wire [7:0] litepciemasterinternalport1_sink_payload_user_id;
wire litepciemasterinternalport1_source_valid;
reg  litepciemasterinternalport1_source_ready = 1'd0;
wire litepciemasterinternalport1_source_first;
wire litepciemasterinternalport1_source_last;
wire [15:0] litepciemasterinternalport1_source_payload_req_id;
wire [15:0] litepciemasterinternalport1_source_payload_cmp_id;
wire [31:0] litepciemasterinternalport1_source_payload_adr;
wire [9:0] litepciemasterinternalport1_source_payload_len;
wire litepciemasterinternalport1_source_payload_end;
wire litepciemasterinternalport1_source_payload_err;
wire [7:0] litepciemasterinternalport1_source_payload_tag;
wire [127:0] litepciemasterinternalport1_source_payload_dat;
wire [7:0] litepciemasterinternalport1_source_payload_channel;
wire [7:0] litepciemasterinternalport1_source_payload_user_id;
wire reader_source_source_valid;
wire reader_source_source_ready;
wire reader_source_source_first;
wire reader_source_source_last;
wire [127:0] reader_source_source_payload_data;
reg  reader_enable_storage = 1'd0;
reg  reader_enable_re = 1'd0;
reg  reader_irq = 1'd0;
wire reader_table_source_source_valid;
wire reader_table_source_source_ready;
wire reader_table_source_source_first;
wire reader_table_source_source_last;
wire [31:0] reader_table_source_source_payload_address;
wire [23:0] reader_table_source_source_payload_length;
wire reader_table_source_source_payload_irq_disable;
wire reader_table_source_source_payload_last_disable;
wire [31:0] reader_table_address_lsb;
wire [23:0] reader_table_length;
wire reader_table_irq_disable;
wire reader_table_last_disable;
reg  [57:0] reader_table_value_storage = 58'd0;
reg  reader_table_value_re = 1'd0;
wire [31:0] reader_table_address_msb;
reg  [31:0] reader_table_we_storage = 32'd0;
reg  reader_table_we_re = 1'd0;
reg  reader_table_loop_prog_n_storage = 1'd0;
reg  reader_table_loop_prog_n_re = 1'd0;
reg  [15:0] reader_table_index = 16'd0;
reg  [15:0] reader_table_count = 16'd0;
reg  [31:0] reader_table_loop_status_status = 32'd0;
wire reader_table_loop_status_we;
reg  reader_table_loop_status_re = 1'd0;
wire [8:0] reader_table_level_status;
wire reader_table_level_we;
reg  reader_table_level_re = 1'd0;
reg  reader_table_reset_storage = 1'd0;
reg  reader_table_reset_re = 1'd0;
reg  reader_table_table_sink_valid = 1'd0;
wire reader_table_table_sink_ready;
reg  reader_table_table_sink_first = 1'd0;
reg  reader_table_table_sink_last = 1'd0;
reg  [31:0] reader_table_table_sink_payload_address = 32'd0;
reg  [23:0] reader_table_table_sink_payload_length = 24'd0;
reg  reader_table_table_sink_payload_irq_disable = 1'd0;
reg  reader_table_table_sink_payload_last_disable = 1'd0;
wire reader_table_table_source_valid;
wire reader_table_table_source_ready;
wire reader_table_table_source_first;
wire reader_table_table_source_last;
wire [31:0] reader_table_table_source_payload_address;
wire [23:0] reader_table_table_source_payload_length;
wire reader_table_table_source_payload_irq_disable;
wire reader_table_table_source_payload_last_disable;
wire reader_table_table_syncfifo_we;
wire reader_table_table_syncfifo_writable;
wire reader_table_table_syncfifo_re;
wire reader_table_table_syncfifo_readable;
wire [59:0] reader_table_table_syncfifo_din;
wire [59:0] reader_table_table_syncfifo_dout;
reg  [8:0] reader_table_table_level = 9'd0;
reg  reader_table_table_replace = 1'd0;
reg  [7:0] reader_table_table_produce = 8'd0;
reg  [7:0] reader_table_table_consume = 8'd0;
reg  [7:0] reader_table_table_wrport_adr = 8'd0;
wire [59:0] reader_table_table_wrport_dat_r;
wire reader_table_table_wrport_we;
wire [59:0] reader_table_table_wrport_dat_w;
wire reader_table_table_do_read;
wire [7:0] reader_table_table_rdport_adr;
wire [59:0] reader_table_table_rdport_dat_r;
wire [31:0] reader_table_table_fifo_in_payload_address;
wire [23:0] reader_table_table_fifo_in_payload_length;
wire reader_table_table_fifo_in_payload_irq_disable;
wire reader_table_table_fifo_in_payload_last_disable;
wire reader_table_table_fifo_in_first;
wire reader_table_table_fifo_in_last;
wire [31:0] reader_table_table_fifo_out_payload_address;
wire [23:0] reader_table_table_fifo_out_payload_length;
wire reader_table_table_fifo_out_payload_irq_disable;
wire reader_table_table_fifo_out_payload_last_disable;
wire reader_table_table_fifo_out_first;
wire reader_table_table_fifo_out_last;
wire reader_table_table_reset;
wire reader_splitter_sink_valid;
reg  reader_splitter_sink_ready = 1'd0;
wire reader_splitter_sink_first;
wire reader_splitter_sink_last;
wire [31:0] reader_splitter_sink_payload_address;
wire [23:0] reader_splitter_sink_payload_length;
wire reader_splitter_sink_payload_irq_disable;
wire reader_splitter_sink_payload_last_disable;
reg  reader_splitter_source_valid = 1'd0;
wire reader_splitter_source_ready;
reg  reader_splitter_source_first = 1'd0;
reg  reader_splitter_source_last = 1'd0;
wire [31:0] reader_splitter_source_payload_address;
reg  [23:0] reader_splitter_source_payload_length = 24'd0;
wire reader_splitter_source_payload_irq_disable;
wire reader_splitter_source_payload_last_disable;
wire [7:0] reader_splitter_source_payload_user_id;
reg  [31:0] reader_splitter_desc_length = 32'd0;
reg  [31:0] reader_splitter_desc_offset = 32'd0;
reg  [31:0] reader_splitter_desc_id = 32'd0;
reg  reader_splitter_reset = 1'd0;
wire reader_splitter_sink_sink_valid;
wire reader_splitter_sink_sink_ready;
wire reader_splitter_sink_sink_first;
wire reader_splitter_sink_sink_last;
wire [31:0] reader_splitter_sink_sink_payload_address;
wire [23:0] reader_splitter_sink_sink_payload_length;
wire reader_splitter_sink_sink_payload_irq_disable;
wire reader_splitter_sink_sink_payload_last_disable;
wire [7:0] reader_splitter_sink_sink_payload_user_id;
wire reader_splitter_source_source_valid;
reg  reader_splitter_source_source_ready = 1'd0;
wire reader_splitter_source_source_first;
wire reader_splitter_source_source_last;
wire [31:0] reader_splitter_source_source_payload_address;
wire [23:0] reader_splitter_source_source_payload_length;
wire reader_splitter_source_source_payload_irq_disable;
wire reader_splitter_source_source_payload_last_disable;
wire [7:0] reader_splitter_source_source_payload_user_id;
wire reader_splitter_pipe_valid_sink_valid;
wire reader_splitter_pipe_valid_sink_ready;
wire reader_splitter_pipe_valid_sink_first;
wire reader_splitter_pipe_valid_sink_last;
wire [31:0] reader_splitter_pipe_valid_sink_payload_address;
wire [23:0] reader_splitter_pipe_valid_sink_payload_length;
wire reader_splitter_pipe_valid_sink_payload_irq_disable;
wire reader_splitter_pipe_valid_sink_payload_last_disable;
wire [7:0] reader_splitter_pipe_valid_sink_payload_user_id;
reg  reader_splitter_pipe_valid_source_valid = 1'd0;
wire reader_splitter_pipe_valid_source_ready;
reg  reader_splitter_pipe_valid_source_first = 1'd0;
reg  reader_splitter_pipe_valid_source_last = 1'd0;
reg  [31:0] reader_splitter_pipe_valid_source_payload_address = 32'd0;
reg  [23:0] reader_splitter_pipe_valid_source_payload_length = 24'd0;
reg  reader_splitter_pipe_valid_source_payload_irq_disable = 1'd0;
reg  reader_splitter_pipe_valid_source_payload_last_disable = 1'd0;
reg  [7:0] reader_splitter_pipe_valid_source_payload_user_id = 8'd0;
reg  [7:0] reader_last_user_id = 8'd255;
reg  reader_data_fifo_sink_valid = 1'd0;
wire reader_data_fifo_sink_ready;
reg  reader_data_fifo_sink_first = 1'd0;
reg  reader_data_fifo_sink_last = 1'd0;
reg  [127:0] reader_data_fifo_sink_payload_data = 128'd0;
wire reader_data_fifo_source_valid;
wire reader_data_fifo_source_ready;
wire reader_data_fifo_source_first;
wire reader_data_fifo_source_last;
wire [127:0] reader_data_fifo_source_payload_data;
wire reader_data_fifo_re;
reg  reader_data_fifo_readable = 1'd0;
wire reader_data_fifo_syncfifo_we;
wire reader_data_fifo_syncfifo_writable;
wire reader_data_fifo_syncfifo_re;
wire reader_data_fifo_syncfifo_readable;
wire [129:0] reader_data_fifo_syncfifo_din;
wire [129:0] reader_data_fifo_syncfifo_dout;
reg  [10:0] reader_data_fifo_level0 = 11'd0;
reg  reader_data_fifo_replace = 1'd0;
reg  [9:0] reader_data_fifo_produce = 10'd0;
reg  [9:0] reader_data_fifo_consume = 10'd0;
reg  [9:0] reader_data_fifo_wrport_adr = 10'd0;
wire [129:0] reader_data_fifo_wrport_dat_r;
wire reader_data_fifo_wrport_we;
wire [129:0] reader_data_fifo_wrport_dat_w;
wire reader_data_fifo_do_read;
wire [9:0] reader_data_fifo_rdport_adr;
wire [129:0] reader_data_fifo_rdport_dat_r;
wire reader_data_fifo_rdport_re;
wire [10:0] reader_data_fifo_level1;
wire [127:0] reader_data_fifo_fifo_in_payload_data;
wire reader_data_fifo_fifo_in_first;
wire reader_data_fifo_fifo_in_last;
wire [127:0] reader_data_fifo_fifo_out_payload_data;
wire reader_data_fifo_fifo_out_first;
wire reader_data_fifo_fifo_out_last;
reg  reader_resetinserter_reset = 1'd0;
reg  [10:0] reader_pending_words = 11'd0;
reg  [10:0] reader_pending_words_queue = 11'd0;
reg  [10:0] reader_pending_words_dequeue = 11'd0;
wire buffering_sink_sink_valid;
reg  buffering_sink_sink_ready = 1'd0;
wire buffering_sink_sink_first;
wire buffering_sink_sink_last;
wire [127:0] buffering_sink_sink_payload_data;
wire buffering_source_source_valid;
wire buffering_source_source_ready;
wire buffering_source_source_first;
wire buffering_source_source_last;
wire [127:0] buffering_source_source_payload_data;
wire buffering_next_source_valid;
wire buffering_next_source_ready;
wire buffering_next_source_first;
wire buffering_next_source_last;
wire [127:0] buffering_next_source_payload_data;
wire buffering_next_sink_valid;
reg  buffering_next_sink_ready = 1'd0;
wire buffering_next_sink_first;
wire buffering_next_sink_last;
wire [127:0] buffering_next_sink_payload_data;
wire [23:0] buffering_csrfield_depth0;
wire [3:0] buffering_csrfield_scratch0;
wire buffering_csrfield_level_mode0;
reg  [31:0] buffering_reader_fifo_control_storage = 32'd32768;
reg  buffering_reader_fifo_control_re = 1'd0;
reg  [23:0] buffering_csrfield_level0 = 24'd0;
wire [23:0] buffering_reader_fifo_status_status;
wire buffering_reader_fifo_status_we;
reg  buffering_reader_fifo_status_re = 1'd0;
wire [23:0] buffering_csrfield_depth1;
wire [3:0] buffering_csrfield_scratch1;
wire buffering_csrfield_level_mode1;
reg  [31:0] buffering_writer_fifo_control_storage = 32'd32768;
reg  buffering_writer_fifo_control_re = 1'd0;
reg  [23:0] buffering_csrfield_level1 = 24'd0;
wire [23:0] buffering_writer_fifo_status_status;
wire buffering_writer_fifo_status_we;
reg  buffering_writer_fifo_status_re = 1'd0;
reg  buffering_reader_fifo_sink_valid = 1'd0;
wire buffering_reader_fifo_sink_ready;
wire buffering_reader_fifo_sink_first;
wire buffering_reader_fifo_sink_last;
wire [127:0] buffering_reader_fifo_sink_payload_data;
wire buffering_reader_fifo_source_valid;
wire buffering_reader_fifo_source_ready;
wire buffering_reader_fifo_source_first;
wire buffering_reader_fifo_source_last;
wire [127:0] buffering_reader_fifo_source_payload_data;
wire buffering_reader_fifo_re;
reg  buffering_reader_fifo_readable = 1'd0;
wire buffering_reader_fifo_syncfifo_we;
wire buffering_reader_fifo_syncfifo_writable;
wire buffering_reader_fifo_syncfifo_re;
wire buffering_reader_fifo_syncfifo_readable;
wire [129:0] buffering_reader_fifo_syncfifo_din;
wire [129:0] buffering_reader_fifo_syncfifo_dout;
reg  [11:0] buffering_reader_fifo_level0 = 12'd0;
reg  buffering_reader_fifo_replace = 1'd0;
reg  [10:0] buffering_reader_fifo_produce = 11'd0;
reg  [10:0] buffering_reader_fifo_consume = 11'd0;
reg  [10:0] buffering_reader_fifo_wrport_adr = 11'd0;
wire [129:0] buffering_reader_fifo_wrport_dat_r;
wire buffering_reader_fifo_wrport_we;
wire [129:0] buffering_reader_fifo_wrport_dat_w;
wire buffering_reader_fifo_do_read;
wire [10:0] buffering_reader_fifo_rdport_adr;
wire [129:0] buffering_reader_fifo_rdport_dat_r;
wire buffering_reader_fifo_rdport_re;
wire [11:0] buffering_reader_fifo_level1;
wire [127:0] buffering_reader_fifo_fifo_in_payload_data;
wire buffering_reader_fifo_fifo_in_first;
wire buffering_reader_fifo_fifo_in_last;
wire [127:0] buffering_reader_fifo_fifo_out_payload_data;
wire buffering_reader_fifo_fifo_out_first;
wire buffering_reader_fifo_fifo_out_last;
reg  [11:0] buffering_reader_fifo_level_min = 12'd0;
reg  buffering_writer_fifo_sink_valid = 1'd0;
wire buffering_writer_fifo_sink_ready;
wire buffering_writer_fifo_sink_first;
wire buffering_writer_fifo_sink_last;
wire [127:0] buffering_writer_fifo_sink_payload_data;
wire buffering_writer_fifo_source_valid;
wire buffering_writer_fifo_source_ready;
wire buffering_writer_fifo_source_first;
wire buffering_writer_fifo_source_last;
wire [127:0] buffering_writer_fifo_source_payload_data;
wire buffering_writer_fifo_re;
reg  buffering_writer_fifo_readable = 1'd0;
wire buffering_writer_fifo_syncfifo_we;
wire buffering_writer_fifo_syncfifo_writable;
wire buffering_writer_fifo_syncfifo_re;
wire buffering_writer_fifo_syncfifo_readable;
wire [129:0] buffering_writer_fifo_syncfifo_din;
wire [129:0] buffering_writer_fifo_syncfifo_dout;
reg  [11:0] buffering_writer_fifo_level0 = 12'd0;
reg  buffering_writer_fifo_replace = 1'd0;
reg  [10:0] buffering_writer_fifo_produce = 11'd0;
reg  [10:0] buffering_writer_fifo_consume = 11'd0;
reg  [10:0] buffering_writer_fifo_wrport_adr = 11'd0;
wire [129:0] buffering_writer_fifo_wrport_dat_r;
wire buffering_writer_fifo_wrport_we;
wire [129:0] buffering_writer_fifo_wrport_dat_w;
wire buffering_writer_fifo_do_read;
wire [10:0] buffering_writer_fifo_rdport_adr;
wire [129:0] buffering_writer_fifo_rdport_dat_r;
wire buffering_writer_fifo_rdport_re;
wire [11:0] buffering_writer_fifo_level1;
wire [127:0] buffering_writer_fifo_fifo_in_payload_data;
wire buffering_writer_fifo_fifo_in_first;
wire buffering_writer_fifo_fifo_in_last;
wire [127:0] buffering_writer_fifo_fifo_out_payload_data;
wire buffering_writer_fifo_fifo_out_first;
wire buffering_writer_fifo_fifo_out_last;
reg  [11:0] buffering_writer_fifo_level_max = 12'd0;
wire bufferizeendpoints0_sink_sink_valid;
wire bufferizeendpoints0_sink_sink_ready;
reg  bufferizeendpoints0_sink_sink_first = 1'd0;
wire bufferizeendpoints0_sink_sink_last;
wire [127:0] bufferizeendpoints0_sink_sink_payload_data;
wire bufferizeendpoints0_source_source_valid;
wire bufferizeendpoints0_source_source_ready;
wire bufferizeendpoints0_source_source_first;
wire bufferizeendpoints0_source_source_last;
wire [127:0] bufferizeendpoints0_source_source_payload_data;
wire bufferizeendpoints0_pipe_valid_sink_valid;
wire bufferizeendpoints0_pipe_valid_sink_ready;
wire bufferizeendpoints0_pipe_valid_sink_first;
wire bufferizeendpoints0_pipe_valid_sink_last;
wire [127:0] bufferizeendpoints0_pipe_valid_sink_payload_data;
reg  bufferizeendpoints0_pipe_valid_source_valid = 1'd0;
wire bufferizeendpoints0_pipe_valid_source_ready;
reg  bufferizeendpoints0_pipe_valid_source_first = 1'd0;
reg  bufferizeendpoints0_pipe_valid_source_last = 1'd0;
reg  [127:0] bufferizeendpoints0_pipe_valid_source_payload_data = 128'd0;
wire bufferizeendpoints1_sink_sink_valid;
wire bufferizeendpoints1_sink_sink_ready;
wire bufferizeendpoints1_sink_sink_first;
wire bufferizeendpoints1_sink_sink_last;
wire [127:0] bufferizeendpoints1_sink_sink_payload_data;
wire bufferizeendpoints1_source_source_valid;
wire bufferizeendpoints1_source_source_ready;
wire bufferizeendpoints1_source_source_first;
wire bufferizeendpoints1_source_source_last;
wire [127:0] bufferizeendpoints1_source_source_payload_data;
wire bufferizeendpoints1_pipe_valid_sink_valid;
wire bufferizeendpoints1_pipe_valid_sink_ready;
wire bufferizeendpoints1_pipe_valid_sink_first;
wire bufferizeendpoints1_pipe_valid_sink_last;
wire [127:0] bufferizeendpoints1_pipe_valid_sink_payload_data;
reg  bufferizeendpoints1_pipe_valid_source_valid = 1'd0;
wire bufferizeendpoints1_pipe_valid_source_ready;
reg  bufferizeendpoints1_pipe_valid_source_first = 1'd0;
reg  bufferizeendpoints1_pipe_valid_source_last = 1'd0;
reg  [127:0] bufferizeendpoints1_pipe_valid_source_payload_data = 128'd0;
reg  [31:0] pcie_msi_irqs = 32'd0;
wire pcie_msi_source_valid;
wire pcie_msi_source_ready;
reg  pcie_msi_source_first = 1'd0;
reg  pcie_msi_source_last = 1'd0;
reg  [7:0] pcie_msi_source_payload_dat = 8'd0;
reg  [31:0] pcie_msi_enable_storage = 32'd0;
reg  pcie_msi_enable_re = 1'd0;
reg  [31:0] pcie_msi_clear_storage = 32'd0;
reg  pcie_msi_clear_re = 1'd0;
wire [31:0] pcie_msi_vector_status;
wire pcie_msi_vector_we;
reg  pcie_msi_vector_re = 1'd0;
wire [31:0] pcie_msi_enable;
reg  [31:0] pcie_msi_clear = 32'd0;
reg  [31:0] pcie_msi_vector = 32'd0;
reg  [31:0] pcie_msi_msi = 32'd0;
reg  [13:0] litepciecore_adr = 14'd0;
reg  litepciecore_we = 1'd0;
reg  [31:0] litepciecore_dat_w = 32'd0;
wire [31:0] litepciecore_dat_r;
wire [29:0] litepciecore_wishbone_adr;
wire [31:0] litepciecore_wishbone_dat_w;
reg  [31:0] litepciecore_wishbone_dat_r = 32'd0;
wire [3:0] litepciecore_wishbone_sel;
wire litepciecore_wishbone_cyc;
wire litepciecore_wishbone_stb;
reg  litepciecore_wishbone_ack = 1'd0;
wire litepciecore_wishbone_we;
wire [2:0] litepciecore_wishbone_cti;
wire [1:0] litepciecore_wishbone_bte;
reg  litepciecore_wishbone_err = 1'd0;
wire [13:0] interface0_adr;
wire interface0_we;
wire [31:0] interface0_dat_w;
reg  [31:0] interface0_dat_r = 32'd0;
reg  csrbank0_cntrl0_re = 1'd0;
wire [31:0] csrbank0_cntrl0_r;
reg  csrbank0_cntrl0_we = 1'd0;
wire [31:0] csrbank0_cntrl0_w;
reg  csrbank0_enable0_re = 1'd0;
wire csrbank0_enable0_r;
reg  csrbank0_enable0_we = 1'd0;
wire csrbank0_enable0_w;
reg  csrbank0_test0_re = 1'd0;
wire [31:0] csrbank0_test0_r;
reg  csrbank0_test0_we = 1'd0;
wire [31:0] csrbank0_test0_w;
reg  csrbank0_ndma_re = 1'd0;
wire [3:0] csrbank0_ndma_r;
reg  csrbank0_ndma_we = 1'd0;
wire [3:0] csrbank0_ndma_w;
reg  csrbank0_enable_both0_re = 1'd0;
wire csrbank0_enable_both0_r;
reg  csrbank0_enable_both0_we = 1'd0;
wire csrbank0_enable_both0_w;
wire csrbank0_sel;
wire [13:0] interface1_adr;
wire interface1_we;
wire [31:0] interface1_dat_w;
reg  [31:0] interface1_dat_r = 32'd0;
reg  csrbank1_reset0_re = 1'd0;
wire [1:0] csrbank1_reset0_r;
reg  csrbank1_reset0_we = 1'd0;
wire [1:0] csrbank1_reset0_w;
reg  csrbank1_scratch0_re = 1'd0;
wire [31:0] csrbank1_scratch0_r;
reg  csrbank1_scratch0_we = 1'd0;
wire [31:0] csrbank1_scratch0_w;
reg  csrbank1_bus_errors_re = 1'd0;
wire [31:0] csrbank1_bus_errors_r;
reg  csrbank1_bus_errors_we = 1'd0;
wire [31:0] csrbank1_bus_errors_w;
wire csrbank1_sel;
wire [13:0] interface2_adr;
wire interface2_we;
wire [31:0] interface2_dat_w;
reg  [31:0] interface2_dat_r = 32'd0;
wire [5:0] mmap_adr;
wire [7:0] mmap_dat_r;
wire mmap_sel;
reg  mmap_sel_r = 1'd0;
wire [13:0] interface3_adr;
wire interface3_we;
wire [31:0] interface3_dat_w;
reg  [31:0] interface3_dat_r = 32'd0;
reg  csrbank2_writer_enable0_re = 1'd0;
wire csrbank2_writer_enable0_r;
reg  csrbank2_writer_enable0_we = 1'd0;
wire csrbank2_writer_enable0_w;
reg  csrbank2_writer_table_value1_re = 1'd0;
wire [25:0] csrbank2_writer_table_value1_r;
reg  csrbank2_writer_table_value1_we = 1'd0;
wire [25:0] csrbank2_writer_table_value1_w;
reg  csrbank2_writer_table_value0_re = 1'd0;
wire [31:0] csrbank2_writer_table_value0_r;
reg  csrbank2_writer_table_value0_we = 1'd0;
wire [31:0] csrbank2_writer_table_value0_w;
reg  csrbank2_writer_table_we0_re = 1'd0;
wire [31:0] csrbank2_writer_table_we0_r;
reg  csrbank2_writer_table_we0_we = 1'd0;
wire [31:0] csrbank2_writer_table_we0_w;
reg  csrbank2_writer_table_loop_prog_n0_re = 1'd0;
wire csrbank2_writer_table_loop_prog_n0_r;
reg  csrbank2_writer_table_loop_prog_n0_we = 1'd0;
wire csrbank2_writer_table_loop_prog_n0_w;
reg  csrbank2_writer_table_loop_status_re = 1'd0;
wire [31:0] csrbank2_writer_table_loop_status_r;
reg  csrbank2_writer_table_loop_status_we = 1'd0;
wire [31:0] csrbank2_writer_table_loop_status_w;
reg  csrbank2_writer_table_level_re = 1'd0;
wire [8:0] csrbank2_writer_table_level_r;
reg  csrbank2_writer_table_level_we = 1'd0;
wire [8:0] csrbank2_writer_table_level_w;
reg  csrbank2_writer_table_reset0_re = 1'd0;
wire csrbank2_writer_table_reset0_r;
reg  csrbank2_writer_table_reset0_we = 1'd0;
wire csrbank2_writer_table_reset0_w;
reg  csrbank2_reader_enable0_re = 1'd0;
wire csrbank2_reader_enable0_r;
reg  csrbank2_reader_enable0_we = 1'd0;
wire csrbank2_reader_enable0_w;
reg  csrbank2_reader_table_value1_re = 1'd0;
wire [25:0] csrbank2_reader_table_value1_r;
reg  csrbank2_reader_table_value1_we = 1'd0;
wire [25:0] csrbank2_reader_table_value1_w;
reg  csrbank2_reader_table_value0_re = 1'd0;
wire [31:0] csrbank2_reader_table_value0_r;
reg  csrbank2_reader_table_value0_we = 1'd0;
wire [31:0] csrbank2_reader_table_value0_w;
reg  csrbank2_reader_table_we0_re = 1'd0;
wire [31:0] csrbank2_reader_table_we0_r;
reg  csrbank2_reader_table_we0_we = 1'd0;
wire [31:0] csrbank2_reader_table_we0_w;
reg  csrbank2_reader_table_loop_prog_n0_re = 1'd0;
wire csrbank2_reader_table_loop_prog_n0_r;
reg  csrbank2_reader_table_loop_prog_n0_we = 1'd0;
wire csrbank2_reader_table_loop_prog_n0_w;
reg  csrbank2_reader_table_loop_status_re = 1'd0;
wire [31:0] csrbank2_reader_table_loop_status_r;
reg  csrbank2_reader_table_loop_status_we = 1'd0;
wire [31:0] csrbank2_reader_table_loop_status_w;
reg  csrbank2_reader_table_level_re = 1'd0;
wire [8:0] csrbank2_reader_table_level_r;
reg  csrbank2_reader_table_level_we = 1'd0;
wire [8:0] csrbank2_reader_table_level_w;
reg  csrbank2_reader_table_reset0_re = 1'd0;
wire csrbank2_reader_table_reset0_r;
reg  csrbank2_reader_table_reset0_we = 1'd0;
wire csrbank2_reader_table_reset0_w;
reg  csrbank2_buffering_reader_fifo_control0_re = 1'd0;
wire [31:0] csrbank2_buffering_reader_fifo_control0_r;
reg  csrbank2_buffering_reader_fifo_control0_we = 1'd0;
wire [31:0] csrbank2_buffering_reader_fifo_control0_w;
reg  csrbank2_buffering_reader_fifo_status_re = 1'd0;
wire [23:0] csrbank2_buffering_reader_fifo_status_r;
reg  csrbank2_buffering_reader_fifo_status_we = 1'd0;
wire [23:0] csrbank2_buffering_reader_fifo_status_w;
reg  csrbank2_buffering_writer_fifo_control0_re = 1'd0;
wire [31:0] csrbank2_buffering_writer_fifo_control0_r;
reg  csrbank2_buffering_writer_fifo_control0_we = 1'd0;
wire [31:0] csrbank2_buffering_writer_fifo_control0_w;
reg  csrbank2_buffering_writer_fifo_status_re = 1'd0;
wire [23:0] csrbank2_buffering_writer_fifo_status_r;
reg  csrbank2_buffering_writer_fifo_status_we = 1'd0;
wire [23:0] csrbank2_buffering_writer_fifo_status_w;
wire csrbank2_sel;
wire [13:0] interface4_adr;
wire interface4_we;
wire [31:0] interface4_dat_w;
reg  [31:0] interface4_dat_r = 32'd0;
reg  csrbank3_enable0_re = 1'd0;
wire [31:0] csrbank3_enable0_r;
reg  csrbank3_enable0_we = 1'd0;
wire [31:0] csrbank3_enable0_w;
reg  csrbank3_clear0_re = 1'd0;
wire [31:0] csrbank3_clear0_r;
reg  csrbank3_clear0_we = 1'd0;
wire [31:0] csrbank3_clear0_w;
reg  csrbank3_vector_re = 1'd0;
wire [31:0] csrbank3_vector_r;
reg  csrbank3_vector_we = 1'd0;
wire [31:0] csrbank3_vector_w;
wire csrbank3_sel;
wire [13:0] interface5_adr;
wire interface5_we;
wire [31:0] interface5_dat_w;
reg  [31:0] interface5_dat_r = 32'd0;
reg  csrbank4_link_status_re = 1'd0;
wire [9:0] csrbank4_link_status_r;
reg  csrbank4_link_status_we = 1'd0;
wire [9:0] csrbank4_link_status_w;
reg  csrbank4_msi_enable_re = 1'd0;
wire csrbank4_msi_enable_r;
reg  csrbank4_msi_enable_we = 1'd0;
wire csrbank4_msi_enable_w;
reg  csrbank4_msix_enable_re = 1'd0;
wire csrbank4_msix_enable_r;
reg  csrbank4_msix_enable_we = 1'd0;
wire csrbank4_msix_enable_w;
reg  csrbank4_bus_master_enable_re = 1'd0;
wire csrbank4_bus_master_enable_r;
reg  csrbank4_bus_master_enable_we = 1'd0;
wire csrbank4_bus_master_enable_w;
reg  csrbank4_max_request_size_re = 1'd0;
wire [15:0] csrbank4_max_request_size_r;
reg  csrbank4_max_request_size_we = 1'd0;
wire [15:0] csrbank4_max_request_size_w;
reg  csrbank4_max_payload_size_re = 1'd0;
wire [15:0] csrbank4_max_payload_size_r;
reg  csrbank4_max_payload_size_we = 1'd0;
wire [15:0] csrbank4_max_payload_size_w;
wire csrbank4_sel;
wire [13:0] csr_interconnect_adr;
wire csr_interconnect_we;
wire [31:0] csr_interconnect_dat_w;
wire [31:0] csr_interconnect_dat_r;
reg  [1:0] litepciecore_litepcieendpoint_state = 2'd0;
reg  [1:0] litepciecore_litepcieendpoint_next_state = 2'd0;
reg  depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 = 1'd0;
reg  depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 = 1'd0;
reg  depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 = 1'd0;
reg  depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 = 1'd0;
reg  [31:0] litepciecore_litepcieendpoint_next_value0 = 32'd0;
reg  litepciecore_litepcieendpoint_next_value_ce0 = 1'd0;
reg  [31:0] litepciecore_litepcieendpoint_next_value1 = 32'd0;
reg  litepciecore_litepcieendpoint_next_value_ce1 = 1'd0;
reg  [31:0] litepciecore_litepcieendpoint_next_value2 = 32'd0;
reg  litepciecore_litepcieendpoint_next_value_ce2 = 1'd0;
reg  [31:0] litepciecore_litepcieendpoint_next_value3 = 32'd0;
reg  litepciecore_litepcieendpoint_next_value_ce3 = 1'd0;
reg  litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_state = 1'd0;
reg  litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state = 1'd0;
reg  litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_state = 1'd0;
reg  litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state = 1'd0;
wire litepciecore_litepcieendpoint_s_dispatcher_sel;
wire litepciecore_litepcieendpoint_master_in_sink_valid;
reg  litepciecore_litepcieendpoint_master_in_sink_ready = 1'd0;
wire litepciecore_litepcieendpoint_master_in_sink_first;
wire litepciecore_litepcieendpoint_master_in_sink_last;
wire [15:0] litepciecore_litepcieendpoint_master_in_sink_payload_req_id;
wire litepciecore_litepcieendpoint_master_in_sink_payload_we;
wire [31:0] litepciecore_litepcieendpoint_master_in_sink_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_master_in_sink_payload_len;
wire [7:0] litepciecore_litepcieendpoint_master_in_sink_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_master_in_sink_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_master_in_sink_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_master_in_sink_payload_user_id;
reg  litepciecore_litepcieendpoint_master_in_source_valid = 1'd0;
wire litepciecore_litepcieendpoint_master_in_source_ready;
reg  litepciecore_litepcieendpoint_master_in_source_first = 1'd0;
reg  litepciecore_litepcieendpoint_master_in_source_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_master_in_source_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_master_in_source_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_master_in_source_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_master_in_source_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_master_in_source_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_master_in_source_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_master_in_source_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_master_in_source_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_master_in_source_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_master_in_source_payload_user_id = 8'd0;
reg  litepciecore_litepcieendpoint_master_out_sink_valid = 1'd0;
reg  litepciecore_litepcieendpoint_master_out_sink_ready = 1'd0;
wire litepciecore_litepcieendpoint_master_out_sink_first;
wire litepciecore_litepcieendpoint_master_out_sink_last;
wire [15:0] litepciecore_litepcieendpoint_master_out_sink_payload_req_id;
wire litepciecore_litepcieendpoint_master_out_sink_payload_we;
wire [31:0] litepciecore_litepcieendpoint_master_out_sink_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_master_out_sink_payload_len;
reg  [7:0] litepciecore_litepcieendpoint_master_out_sink_payload_tag = 8'd0;
wire [127:0] litepciecore_litepcieendpoint_master_out_sink_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_master_out_sink_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_master_out_sink_payload_user_id;
wire litepciecore_litepcieendpoint_master_out_source_valid;
reg  litepciecore_litepcieendpoint_master_out_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_master_out_source_first;
wire litepciecore_litepcieendpoint_master_out_source_last;
wire [15:0] litepciecore_litepcieendpoint_master_out_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_master_out_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_master_out_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_master_out_source_payload_len;
wire litepciecore_litepcieendpoint_master_out_source_payload_end;
wire litepciecore_litepcieendpoint_master_out_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_master_out_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_master_out_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_master_out_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_master_out_source_payload_user_id;
reg  litepciecore_litepcieendpoint_tag_queue_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_tag_queue_sink_ready;
reg  litepciecore_litepcieendpoint_tag_queue_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_tag_queue_sink_last = 1'd0;
reg  [2:0] litepciecore_litepcieendpoint_tag_queue_sink_payload_tag = 3'd0;
wire litepciecore_litepcieendpoint_tag_queue_source_valid;
reg  litepciecore_litepcieendpoint_tag_queue_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_tag_queue_source_first;
wire litepciecore_litepcieendpoint_tag_queue_source_last;
wire [2:0] litepciecore_litepcieendpoint_tag_queue_source_payload_tag;
wire litepciecore_litepcieendpoint_tag_queue_re;
reg  litepciecore_litepcieendpoint_tag_queue_readable = 1'd0;
wire litepciecore_litepcieendpoint_tag_queue_syncfifo_we;
wire litepciecore_litepcieendpoint_tag_queue_syncfifo_writable;
wire litepciecore_litepcieendpoint_tag_queue_syncfifo_re;
wire litepciecore_litepcieendpoint_tag_queue_syncfifo_readable;
wire [4:0] litepciecore_litepcieendpoint_tag_queue_syncfifo_din;
wire [4:0] litepciecore_litepcieendpoint_tag_queue_syncfifo_dout;
reg  [3:0] litepciecore_litepcieendpoint_tag_queue_level0 = 4'd0;
reg  litepciecore_litepcieendpoint_tag_queue_replace = 1'd0;
reg  [2:0] litepciecore_litepcieendpoint_tag_queue_produce = 3'd0;
reg  [2:0] litepciecore_litepcieendpoint_tag_queue_consume = 3'd0;
reg  [2:0] litepciecore_litepcieendpoint_tag_queue_wrport_adr = 3'd0;
wire [4:0] litepciecore_litepcieendpoint_tag_queue_wrport_dat_r;
wire litepciecore_litepcieendpoint_tag_queue_wrport_we;
wire [4:0] litepciecore_litepcieendpoint_tag_queue_wrport_dat_w;
wire litepciecore_litepcieendpoint_tag_queue_do_read;
wire [2:0] litepciecore_litepcieendpoint_tag_queue_rdport_adr;
wire [4:0] litepciecore_litepcieendpoint_tag_queue_rdport_dat_r;
wire litepciecore_litepcieendpoint_tag_queue_rdport_re;
wire [3:0] litepciecore_litepcieendpoint_tag_queue_level1;
wire [2:0] litepciecore_litepcieendpoint_tag_queue_fifo_in_payload_tag;
wire litepciecore_litepcieendpoint_tag_queue_fifo_in_first;
wire litepciecore_litepcieendpoint_tag_queue_fifo_in_last;
wire [2:0] litepciecore_litepcieendpoint_tag_queue_fifo_out_payload_tag;
wire litepciecore_litepcieendpoint_tag_queue_fifo_out_first;
wire litepciecore_litepcieendpoint_tag_queue_fifo_out_last;
reg  litepciecore_litepcieendpoint_req_queue_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_req_queue_sink_ready;
reg  litepciecore_litepcieendpoint_req_queue_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_req_queue_sink_last = 1'd0;
reg  [2:0] litepciecore_litepcieendpoint_req_queue_sink_payload_tag = 3'd0;
reg  [7:0] litepciecore_litepcieendpoint_req_queue_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_req_queue_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_req_queue_source_valid;
reg  litepciecore_litepcieendpoint_req_queue_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_req_queue_source_first;
wire litepciecore_litepcieendpoint_req_queue_source_last;
wire [2:0] litepciecore_litepcieendpoint_req_queue_source_payload_tag;
wire [7:0] litepciecore_litepcieendpoint_req_queue_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_req_queue_source_payload_user_id;
wire litepciecore_litepcieendpoint_req_queue_re;
reg  litepciecore_litepcieendpoint_req_queue_readable = 1'd0;
wire litepciecore_litepcieendpoint_req_queue_syncfifo_we;
wire litepciecore_litepcieendpoint_req_queue_syncfifo_writable;
wire litepciecore_litepcieendpoint_req_queue_syncfifo_re;
wire litepciecore_litepcieendpoint_req_queue_syncfifo_readable;
wire [20:0] litepciecore_litepcieendpoint_req_queue_syncfifo_din;
wire [20:0] litepciecore_litepcieendpoint_req_queue_syncfifo_dout;
reg  [3:0] litepciecore_litepcieendpoint_req_queue_level0 = 4'd0;
reg  litepciecore_litepcieendpoint_req_queue_replace = 1'd0;
reg  [2:0] litepciecore_litepcieendpoint_req_queue_produce = 3'd0;
reg  [2:0] litepciecore_litepcieendpoint_req_queue_consume = 3'd0;
reg  [2:0] litepciecore_litepcieendpoint_req_queue_wrport_adr = 3'd0;
wire [20:0] litepciecore_litepcieendpoint_req_queue_wrport_dat_r;
wire litepciecore_litepcieendpoint_req_queue_wrport_we;
wire [20:0] litepciecore_litepcieendpoint_req_queue_wrport_dat_w;
wire litepciecore_litepcieendpoint_req_queue_do_read;
wire [2:0] litepciecore_litepcieendpoint_req_queue_rdport_adr;
wire [20:0] litepciecore_litepcieendpoint_req_queue_rdport_dat_r;
wire litepciecore_litepcieendpoint_req_queue_rdport_re;
wire [3:0] litepciecore_litepcieendpoint_req_queue_level1;
wire [2:0] litepciecore_litepcieendpoint_req_queue_fifo_in_payload_tag;
wire [7:0] litepciecore_litepcieendpoint_req_queue_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_req_queue_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_req_queue_fifo_in_first;
wire litepciecore_litepcieendpoint_req_queue_fifo_in_last;
wire [2:0] litepciecore_litepcieendpoint_req_queue_fifo_out_payload_tag;
wire [7:0] litepciecore_litepcieendpoint_req_queue_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_req_queue_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_req_queue_fifo_out_first;
wire litepciecore_litepcieendpoint_req_queue_fifo_out_last;
reg  litepciecore_litepcieendpoint_cmp_reorder_valid = 1'd0;
reg  litepciecore_litepcieendpoint_cmp_reorder_ready = 1'd0;
wire litepciecore_litepcieendpoint_cmp_reorder_first;
wire litepciecore_litepcieendpoint_cmp_reorder_last;
wire [15:0] litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_cmp_reorder_payload_len;
wire litepciecore_litepcieendpoint_cmp_reorder_payload_end;
wire litepciecore_litepcieendpoint_cmp_reorder_payload_err;
wire [7:0] litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
reg  litepciecore_litepcieendpoint_syncfifo0_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo0_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo0_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo0_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo0_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo0_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo0_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo0_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo0_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo0_source_first;
wire litepciecore_litepcieendpoint_syncfifo0_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo0_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo0_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo0_re;
reg  litepciecore_litepcieendpoint_syncfifo0_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo0_syncfifo0_we;
wire litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable;
wire litepciecore_litepcieendpoint_syncfifo0_syncfifo0_re;
wire litepciecore_litepcieendpoint_syncfifo0_syncfifo0_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo0_syncfifo0_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo0_syncfifo0_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo0_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo0_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo0_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo0_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo0_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo0_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo0_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo0_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo0_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo0_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo0_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo0_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo0_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo1_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo1_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo1_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo1_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo1_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo1_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo1_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo1_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo1_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo1_source_first;
wire litepciecore_litepcieendpoint_syncfifo1_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo1_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo1_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo1_re;
reg  litepciecore_litepcieendpoint_syncfifo1_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo1_syncfifo1_we;
wire litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable;
wire litepciecore_litepcieendpoint_syncfifo1_syncfifo1_re;
wire litepciecore_litepcieendpoint_syncfifo1_syncfifo1_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo1_syncfifo1_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo1_syncfifo1_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo1_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo1_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo1_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo1_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo1_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo1_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo1_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo1_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo1_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo1_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo1_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo1_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo1_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo2_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo2_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo2_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo2_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo2_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo2_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo2_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo2_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo2_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo2_source_first;
wire litepciecore_litepcieendpoint_syncfifo2_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo2_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo2_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo2_re;
reg  litepciecore_litepcieendpoint_syncfifo2_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo2_syncfifo2_we;
wire litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable;
wire litepciecore_litepcieendpoint_syncfifo2_syncfifo2_re;
wire litepciecore_litepcieendpoint_syncfifo2_syncfifo2_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo2_syncfifo2_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo2_syncfifo2_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo2_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo2_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo2_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo2_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo2_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo2_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo2_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo2_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo2_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo2_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo2_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo2_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo2_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo3_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo3_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo3_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo3_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo3_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo3_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo3_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo3_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo3_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo3_source_first;
wire litepciecore_litepcieendpoint_syncfifo3_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo3_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo3_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo3_re;
reg  litepciecore_litepcieendpoint_syncfifo3_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo3_syncfifo3_we;
wire litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable;
wire litepciecore_litepcieendpoint_syncfifo3_syncfifo3_re;
wire litepciecore_litepcieendpoint_syncfifo3_syncfifo3_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo3_syncfifo3_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo3_syncfifo3_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo3_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo3_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo3_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo3_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo3_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo3_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo3_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo3_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo3_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo3_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo3_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo3_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo3_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo4_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo4_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo4_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo4_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo4_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo4_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo4_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo4_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo4_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo4_source_first;
wire litepciecore_litepcieendpoint_syncfifo4_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo4_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo4_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo4_re;
reg  litepciecore_litepcieendpoint_syncfifo4_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo4_syncfifo4_we;
wire litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable;
wire litepciecore_litepcieendpoint_syncfifo4_syncfifo4_re;
wire litepciecore_litepcieendpoint_syncfifo4_syncfifo4_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo4_syncfifo4_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo4_syncfifo4_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo4_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo4_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo4_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo4_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo4_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo4_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo4_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo4_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo4_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo4_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo4_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo4_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo4_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo5_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo5_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo5_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo5_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo5_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo5_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo5_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo5_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo5_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo5_source_first;
wire litepciecore_litepcieendpoint_syncfifo5_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo5_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo5_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo5_re;
reg  litepciecore_litepcieendpoint_syncfifo5_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo5_syncfifo5_we;
wire litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable;
wire litepciecore_litepcieendpoint_syncfifo5_syncfifo5_re;
wire litepciecore_litepcieendpoint_syncfifo5_syncfifo5_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo5_syncfifo5_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo5_syncfifo5_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo5_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo5_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo5_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo5_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo5_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo5_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo5_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo5_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo5_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo5_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo5_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo5_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo5_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo6_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo6_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo6_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo6_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo6_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo6_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo6_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo6_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo6_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo6_source_first;
wire litepciecore_litepcieendpoint_syncfifo6_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo6_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo6_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo6_re;
reg  litepciecore_litepcieendpoint_syncfifo6_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo6_syncfifo6_we;
wire litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable;
wire litepciecore_litepcieendpoint_syncfifo6_syncfifo6_re;
wire litepciecore_litepcieendpoint_syncfifo6_syncfifo6_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo6_syncfifo6_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo6_syncfifo6_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo6_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo6_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo6_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo6_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo6_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo6_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo6_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo6_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo6_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo6_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo6_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo6_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo6_fifo_out_last;
reg  litepciecore_litepcieendpoint_syncfifo7_sink_valid = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo7_sink_ready;
reg  litepciecore_litepcieendpoint_syncfifo7_sink_first = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo7_sink_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_syncfifo7_sink_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_syncfifo7_sink_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo7_sink_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_syncfifo7_source_valid;
reg  litepciecore_litepcieendpoint_syncfifo7_source_ready = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo7_source_first;
wire litepciecore_litepcieendpoint_syncfifo7_source_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_len;
wire litepciecore_litepcieendpoint_syncfifo7_source_payload_end;
wire litepciecore_litepcieendpoint_syncfifo7_source_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_source_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo7_re;
reg  litepciecore_litepcieendpoint_syncfifo7_readable = 1'd0;
wire litepciecore_litepcieendpoint_syncfifo7_syncfifo7_we;
wire litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable;
wire litepciecore_litepcieendpoint_syncfifo7_syncfifo7_re;
wire litepciecore_litepcieendpoint_syncfifo7_syncfifo7_readable;
wire [229:0] litepciecore_litepcieendpoint_syncfifo7_syncfifo7_din;
wire [229:0] litepciecore_litepcieendpoint_syncfifo7_syncfifo7_dout;
reg  [7:0] litepciecore_litepcieendpoint_syncfifo7_level0 = 8'd0;
reg  litepciecore_litepcieendpoint_syncfifo7_replace = 1'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo7_produce = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo7_consume = 7'd0;
reg  [6:0] litepciecore_litepcieendpoint_syncfifo7_wrport_adr = 7'd0;
wire [229:0] litepciecore_litepcieendpoint_syncfifo7_wrport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo7_wrport_we;
wire [229:0] litepciecore_litepcieendpoint_syncfifo7_wrport_dat_w;
wire litepciecore_litepcieendpoint_syncfifo7_do_read;
wire [6:0] litepciecore_litepcieendpoint_syncfifo7_rdport_adr;
wire [229:0] litepciecore_litepcieendpoint_syncfifo7_rdport_dat_r;
wire litepciecore_litepcieendpoint_syncfifo7_rdport_re;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_level1;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_len;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_end;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_in_first;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_in_last;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_req_id;
wire [15:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id;
wire [31:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_len;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_end;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_err;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_user_id;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_out_first;
wire litepciecore_litepcieendpoint_syncfifo7_fifo_out_last;
reg  [2:0] litepciecore_litepcieendpoint_fill_tag = 3'd0;
wire litepciecore_litepcieendpoint_m_dispatcher_sel0;
wire litepciecore_litepcieendpoint_sink_valid;
reg  litepciecore_litepcieendpoint_sink_ready = 1'd0;
wire litepciecore_litepcieendpoint_sink_first;
wire litepciecore_litepcieendpoint_sink_last;
wire [15:0] litepciecore_litepcieendpoint_sink_payload_req_id;
wire litepciecore_litepcieendpoint_sink_payload_we;
wire [31:0] litepciecore_litepcieendpoint_sink_payload_adr;
wire [9:0] litepciecore_litepcieendpoint_sink_payload_len;
wire [7:0] litepciecore_litepcieendpoint_sink_payload_tag;
wire [127:0] litepciecore_litepcieendpoint_sink_payload_dat;
wire [7:0] litepciecore_litepcieendpoint_sink_payload_channel;
wire [7:0] litepciecore_litepcieendpoint_sink_payload_user_id;
reg  litepciecore_litepcieendpoint_source_valid = 1'd0;
wire litepciecore_litepcieendpoint_source_ready;
reg  litepciecore_litepcieendpoint_source_first = 1'd0;
reg  litepciecore_litepcieendpoint_source_last = 1'd0;
reg  [15:0] litepciecore_litepcieendpoint_source_payload_req_id = 16'd0;
reg  [15:0] litepciecore_litepcieendpoint_source_payload_cmp_id = 16'd0;
reg  [31:0] litepciecore_litepcieendpoint_source_payload_adr = 32'd0;
reg  [9:0] litepciecore_litepcieendpoint_source_payload_len = 10'd0;
reg  litepciecore_litepcieendpoint_source_payload_end = 1'd0;
reg  litepciecore_litepcieendpoint_source_payload_err = 1'd0;
reg  [7:0] litepciecore_litepcieendpoint_source_payload_tag = 8'd0;
reg  [127:0] litepciecore_litepcieendpoint_source_payload_dat = 128'd0;
reg  [7:0] litepciecore_litepcieendpoint_source_payload_channel = 8'd0;
reg  [7:0] litepciecore_litepcieendpoint_source_payload_user_id = 8'd0;
wire litepciecore_litepcieendpoint_m_dispatcher_sel1;
reg  [1:0] litepciecore_litepcieendpoint_request = 2'd0;
reg  litepciecore_litepcieendpoint_grant = 1'd0;
reg  litepciecore_litepcieendpoint_status0_first = 1'd1;
reg  litepciecore_litepcieendpoint_status0_last = 1'd0;
wire litepciecore_litepcieendpoint_status0_ongoing0;
reg  litepciecore_litepcieendpoint_status0_ongoing1 = 1'd0;
reg  litepciecore_litepcieendpoint_status1_first = 1'd1;
reg  litepciecore_litepcieendpoint_status1_last = 1'd0;
wire litepciecore_litepcieendpoint_status1_ongoing0;
reg  litepciecore_litepcieendpoint_status1_ongoing1 = 1'd0;
reg  [1:0] litepciecore_litepcieendpoint_fsm0_state = 2'd0;
reg  [1:0] litepciecore_litepcieendpoint_fsm0_next_state = 2'd0;
reg  [1:0] litepciecore_litepcieendpoint_fsm1_state = 2'd0;
reg  [1:0] litepciecore_litepcieendpoint_fsm1_next_state = 2'd0;
reg  [2:0] litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value = 3'd0;
reg  litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce = 1'd0;
reg  [1:0] litepciecore_litepciewishbonemaster_state = 2'd0;
reg  [1:0] litepciecore_litepciewishbonemaster_next_state = 2'd0;
reg  litepciecore_litepciedmawriter_bufferizeendpoints_state = 1'd0;
reg  litepciecore_litepciedmawriter_bufferizeendpoints_next_state = 1'd0;
reg  [31:0] writer_splitter_desc_offset_bufferizeendpoints_next_value0 = 32'd0;
reg  writer_splitter_desc_offset_bufferizeendpoints_next_value_ce0 = 1'd0;
reg  [31:0] writer_splitter_desc_length_bufferizeendpoints_next_value1 = 32'd0;
reg  writer_splitter_desc_length_bufferizeendpoints_next_value_ce1 = 1'd0;
reg  [31:0] writer_splitter_desc_id_bufferizeendpoints_next_value2 = 32'd0;
reg  writer_splitter_desc_id_bufferizeendpoints_next_value_ce2 = 1'd0;
reg  litepciecore_litepciedmawriter_fsm_state = 1'd0;
reg  litepciecore_litepciedmawriter_fsm_next_state = 1'd0;
reg  [23:0] writer_req_count_fsm_next_value0 = 24'd0;
reg  writer_req_count_fsm_next_value_ce0 = 1'd0;
reg  writer_req_done_fsm_next_value1 = 1'd0;
reg  writer_req_done_fsm_next_value_ce1 = 1'd0;
reg  litepciecore_litepciedmareader_bufferizeendpoints_state = 1'd0;
reg  litepciecore_litepciedmareader_bufferizeendpoints_next_state = 1'd0;
reg  [31:0] reader_splitter_desc_offset_next_value0 = 32'd0;
reg  reader_splitter_desc_offset_next_value_ce0 = 1'd0;
reg  [31:0] reader_splitter_desc_length_next_value1 = 32'd0;
reg  reader_splitter_desc_length_next_value_ce1 = 1'd0;
reg  [31:0] reader_splitter_desc_id_next_value2 = 32'd0;
reg  reader_splitter_desc_id_next_value_ce2 = 1'd0;
reg  litepciecore_litepciedmareader_fsm_state = 1'd0;
reg  litepciecore_litepciedmareader_fsm_next_state = 1'd0;
reg  litepciecore_wishbone2csr_state = 1'd0;
reg  litepciecore_wishbone2csr_next_state = 1'd0;
wire [31:0] slice_proxy0;
wire [31:0] slice_proxy1;
wire [31:0] slice_proxy2;
wire [31:0] slice_proxy3;
wire [31:0] slice_proxy4;
wire [31:0] slice_proxy5;
wire [31:0] slice_proxy6;
wire [31:0] slice_proxy7;
wire [31:0] slice_proxy8;
wire [31:0] slice_proxy9;
wire [31:0] slice_proxy10;
wire [31:0] slice_proxy11;
wire [31:0] slice_proxy12;
wire [31:0] slice_proxy13;
wire [31:0] slice_proxy14;
wire [31:0] slice_proxy15;
wire [3:0] slice_proxy16;
wire [3:0] slice_proxy17;
wire [3:0] slice_proxy18;
wire [3:0] slice_proxy19;
wire [3:0] slice_proxy20;
wire [3:0] slice_proxy21;
wire [3:0] slice_proxy22;
wire [3:0] slice_proxy23;
wire [3:0] slice_proxy24;
wire [3:0] slice_proxy25;
wire [3:0] slice_proxy26;
wire [3:0] slice_proxy27;
wire [3:0] slice_proxy28;
wire [3:0] slice_proxy29;
wire [3:0] slice_proxy30;
wire [3:0] slice_proxy31;
wire [31:0] slice_proxy32;
wire [31:0] slice_proxy33;
wire [31:0] slice_proxy34;
wire [31:0] slice_proxy35;
wire [31:0] slice_proxy36;
wire [31:0] slice_proxy37;
wire [31:0] slice_proxy38;
wire [31:0] slice_proxy39;
wire [31:0] slice_proxy40;
wire [31:0] slice_proxy41;
wire [31:0] slice_proxy42;
wire [31:0] slice_proxy43;
wire [31:0] slice_proxy44;
wire [31:0] slice_proxy45;
wire [31:0] slice_proxy46;
wire [31:0] slice_proxy47;
wire [31:0] slice_proxy48;
wire [31:0] slice_proxy49;
wire [31:0] slice_proxy50;
wire [31:0] slice_proxy51;
wire [31:0] slice_proxy52;
wire [31:0] slice_proxy53;
wire [31:0] slice_proxy54;
wire [31:0] slice_proxy55;
wire [31:0] slice_proxy56;
wire [31:0] slice_proxy57;
wire [31:0] slice_proxy58;
wire [31:0] slice_proxy59;
wire [31:0] slice_proxy60;
wire [31:0] slice_proxy61;
wire [31:0] slice_proxy62;
wire [31:0] slice_proxy63;
wire [31:0] slice_proxy64;
wire [31:0] slice_proxy65;
wire [31:0] slice_proxy66;
wire [31:0] slice_proxy67;
wire [31:0] slice_proxy68;
wire [31:0] slice_proxy69;
wire [31:0] slice_proxy70;
wire [31:0] slice_proxy71;
wire [31:0] slice_proxy72;
wire [31:0] slice_proxy73;
wire [31:0] slice_proxy74;
wire [31:0] slice_proxy75;
wire [31:0] slice_proxy76;
wire [31:0] slice_proxy77;
wire [31:0] slice_proxy78;
wire [31:0] slice_proxy79;
wire [3:0] slice_proxy80;
wire [3:0] slice_proxy81;
wire [3:0] slice_proxy82;
wire [3:0] slice_proxy83;
wire [3:0] slice_proxy84;
wire [3:0] slice_proxy85;
wire [3:0] slice_proxy86;
wire [3:0] slice_proxy87;
wire [3:0] slice_proxy88;
wire [3:0] slice_proxy89;
wire [3:0] slice_proxy90;
wire [3:0] slice_proxy91;
wire [3:0] slice_proxy92;
wire [3:0] slice_proxy93;
wire [3:0] slice_proxy94;
wire [3:0] slice_proxy95;
wire rst_meta0;
wire rst_meta1;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl00 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl01 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl10 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl11 = 3'd0;
wire rst_meta2;
wire rst_meta3;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl20 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl21 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl30 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl31 = 3'd0;
wire rst_meta4;
wire rst_meta5;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl40 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl41 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl50 = 3'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [2:0] xilinxmultiregimpl51 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  xilinxmultiregimpl6_xilinxmultiregimpl60 = 1'd0;
(* async_reg = "true", dont_touch = "true" *) reg  xilinxmultiregimpl6_xilinxmultiregimpl61 = 1'd0;
wire xilinxmultiregimpl6;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [15:0] xilinxmultiregimpl70 = 16'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [15:0] xilinxmultiregimpl71 = 16'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg  [15:0] xilinxmultiregimpl80 = 16'd0;
(* async_reg = "true", dont_touch = "true" *) reg  [15:0] xilinxmultiregimpl81 = 16'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign cntrl_writer_data = CNTRL_cntrl_storage;
assign cntrl_writer_valid = CNTRL_cntrl_re;
assign CNTRL_cntrl_dat_w = cntrl_reader_data;
assign CNTRL_cntrl_we = cntrl_reader_valid;
assign cntrl_enable = CNTRL_enable_storage;
assign dma_writer0_valid = bufferizeendpoints1_source_source_valid;
assign bufferizeendpoints1_source_source_ready = dma_writer0_ready;
assign dma_writer0_last = bufferizeendpoints1_source_source_last;
assign dma_writer0_data = bufferizeendpoints1_source_source_payload_data;
assign dma_writer0_enable = reader_enable_storage;
assign bufferizeendpoints0_sink_sink_valid = dma_reader0_valid;
assign dma_reader0_ready = bufferizeendpoints0_sink_sink_ready;
assign bufferizeendpoints0_sink_sink_last = dma_reader0_last;
assign bufferizeendpoints0_sink_sink_payload_data = dma_reader0_data;
assign dma_reader0_enable = writer_enable_storage;
assign s7pciephy_msi_valid = pcie_msi_source_valid;
assign pcie_msi_source_ready = s7pciephy_msi_ready;
assign s7pciephy_msi_first = pcie_msi_source_first;
assign s7pciephy_msi_last = pcie_msi_source_last;
assign s7pciephy_msi_payload_dat = pcie_msi_source_payload_dat;
always @(*) begin
	pcie_msi_irqs <= 32'd0;
	pcie_msi_irqs[31:16] <= msi_irqs;
	pcie_msi_irqs[0] <= reader_irq;
	pcie_msi_irqs[1] <= writer_irq;
end
assign bus_errors_status = bus_errors;
assign clk = pcie_clk;
assign rst = pcie_rst;
assign sys_clk = pcie_clk;
assign sys_rst = pcie_rst;
assign s7pciephy_pcie_rst_n = pcie_rst_n;
assign s7pciephy_tx_datapath_sink_sink_valid = s7pciephy_sink_valid;
assign s7pciephy_sink_ready = s7pciephy_tx_datapath_sink_sink_ready;
assign s7pciephy_tx_datapath_sink_sink_first = s7pciephy_sink_first;
assign s7pciephy_tx_datapath_sink_sink_last = s7pciephy_sink_last;
assign s7pciephy_tx_datapath_sink_sink_payload_dat = s7pciephy_sink_payload_dat;
assign s7pciephy_tx_datapath_sink_sink_payload_be = s7pciephy_sink_payload_be;
assign s7pciephy_source_valid = s7pciephy_rx_datapath_source_source_valid;
assign s7pciephy_rx_datapath_source_source_ready = s7pciephy_source_ready;
assign s7pciephy_source_first = s7pciephy_rx_datapath_source_source_first;
assign s7pciephy_source_last = s7pciephy_rx_datapath_source_source_last;
assign s7pciephy_source_payload_dat = s7pciephy_rx_datapath_source_source_payload_dat;
assign s7pciephy_source_payload_be = s7pciephy_rx_datapath_source_source_payload_be;
assign s7pciephy_msi_cdc_sink_sink_valid = s7pciephy_msi_valid;
assign s7pciephy_msi_ready = s7pciephy_msi_cdc_sink_sink_ready;
assign s7pciephy_msi_cdc_sink_sink_first = s7pciephy_msi_first;
assign s7pciephy_msi_cdc_sink_sink_last = s7pciephy_msi_last;
assign s7pciephy_msi_cdc_sink_sink_payload_dat = s7pciephy_msi_payload_dat;
assign s7pciephy_rx_datapath_sink_sink_first = 1'd0;
assign s7pciephy_rx_datapath_sink_sink_last = s7pciephy_m_axis_rx_tlast;
assign s7pciephy_tx_datapath_pipe_valid_sink_valid = s7pciephy_tx_datapath_sink_sink_valid;
assign s7pciephy_tx_datapath_sink_sink_ready = s7pciephy_tx_datapath_pipe_valid_sink_ready;
assign s7pciephy_tx_datapath_pipe_valid_sink_first = s7pciephy_tx_datapath_sink_sink_first;
assign s7pciephy_tx_datapath_pipe_valid_sink_last = s7pciephy_tx_datapath_sink_sink_last;
assign s7pciephy_tx_datapath_pipe_valid_sink_payload_dat = s7pciephy_tx_datapath_sink_sink_payload_dat;
assign s7pciephy_tx_datapath_pipe_valid_sink_payload_be = s7pciephy_tx_datapath_sink_sink_payload_be;
assign s7pciephy_tx_datapath_cdc_sink_sink_valid = s7pciephy_tx_datapath_pipe_valid_source_valid;
assign s7pciephy_tx_datapath_pipe_valid_source_ready = s7pciephy_tx_datapath_cdc_sink_sink_ready;
assign s7pciephy_tx_datapath_cdc_sink_sink_first = s7pciephy_tx_datapath_pipe_valid_source_first;
assign s7pciephy_tx_datapath_cdc_sink_sink_last = s7pciephy_tx_datapath_pipe_valid_source_last;
assign s7pciephy_tx_datapath_cdc_sink_sink_payload_dat = s7pciephy_tx_datapath_pipe_valid_source_payload_dat;
assign s7pciephy_tx_datapath_cdc_sink_sink_payload_be = s7pciephy_tx_datapath_pipe_valid_source_payload_be;
assign s7pciephy_tx_datapath_converter_sink_valid = s7pciephy_tx_datapath_cdc_source_source_valid;
assign s7pciephy_tx_datapath_cdc_source_source_ready = s7pciephy_tx_datapath_converter_sink_ready;
assign s7pciephy_tx_datapath_converter_sink_first = s7pciephy_tx_datapath_cdc_source_source_first;
assign s7pciephy_tx_datapath_converter_sink_last = s7pciephy_tx_datapath_cdc_source_source_last;
assign s7pciephy_tx_datapath_converter_sink_payload_dat = s7pciephy_tx_datapath_cdc_source_source_payload_dat;
assign s7pciephy_tx_datapath_converter_sink_payload_be = s7pciephy_tx_datapath_cdc_source_source_payload_be;
assign s7pciephy_tx_datapath_pipe_ready_sink_valid = s7pciephy_tx_datapath_converter_source_valid;
assign s7pciephy_tx_datapath_converter_source_ready = s7pciephy_tx_datapath_pipe_ready_sink_ready;
assign s7pciephy_tx_datapath_pipe_ready_sink_first = s7pciephy_tx_datapath_converter_source_first;
assign s7pciephy_tx_datapath_pipe_ready_sink_last = s7pciephy_tx_datapath_converter_source_last;
assign s7pciephy_tx_datapath_pipe_ready_sink_payload_dat = s7pciephy_tx_datapath_converter_source_payload_dat;
assign s7pciephy_tx_datapath_pipe_ready_sink_payload_be = s7pciephy_tx_datapath_converter_source_payload_be;
assign s7pciephy_tx_datapath_source_source_valid = s7pciephy_tx_datapath_pipe_ready_source_valid;
assign s7pciephy_tx_datapath_pipe_ready_source_ready = s7pciephy_tx_datapath_source_source_ready;
assign s7pciephy_tx_datapath_source_source_first = s7pciephy_tx_datapath_pipe_ready_source_first;
assign s7pciephy_tx_datapath_source_source_last = s7pciephy_tx_datapath_pipe_ready_source_last;
assign s7pciephy_tx_datapath_source_source_payload_dat = s7pciephy_tx_datapath_pipe_ready_source_payload_dat;
assign s7pciephy_tx_datapath_source_source_payload_be = s7pciephy_tx_datapath_pipe_ready_source_payload_be;
assign s7pciephy_tx_datapath_pipe_valid_sink_ready = ((~s7pciephy_tx_datapath_pipe_valid_source_valid) | s7pciephy_tx_datapath_pipe_valid_source_ready);
assign from3017629473504_clk = sys_clk;
assign to3017629473504_clk = pcie_clk;
assign s7pciephy_tx_datapath_cdc_cd_rst = (sys_rst | pcie_rst);
assign s7pciephy_tx_datapath_cdc_cdc_sink_valid = s7pciephy_tx_datapath_cdc_sink_sink_valid;
assign s7pciephy_tx_datapath_cdc_sink_sink_ready = s7pciephy_tx_datapath_cdc_cdc_sink_ready;
assign s7pciephy_tx_datapath_cdc_cdc_sink_first = s7pciephy_tx_datapath_cdc_sink_sink_first;
assign s7pciephy_tx_datapath_cdc_cdc_sink_last = s7pciephy_tx_datapath_cdc_sink_sink_last;
assign s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat = s7pciephy_tx_datapath_cdc_sink_sink_payload_dat;
assign s7pciephy_tx_datapath_cdc_cdc_sink_payload_be = s7pciephy_tx_datapath_cdc_sink_sink_payload_be;
assign s7pciephy_tx_datapath_cdc_source_source_valid = s7pciephy_tx_datapath_cdc_cdc_source_valid;
assign s7pciephy_tx_datapath_cdc_cdc_source_ready = s7pciephy_tx_datapath_cdc_source_source_ready;
assign s7pciephy_tx_datapath_cdc_source_source_first = s7pciephy_tx_datapath_cdc_cdc_source_first;
assign s7pciephy_tx_datapath_cdc_source_source_last = s7pciephy_tx_datapath_cdc_cdc_source_last;
assign s7pciephy_tx_datapath_cdc_source_source_payload_dat = s7pciephy_tx_datapath_cdc_cdc_source_payload_dat;
assign s7pciephy_tx_datapath_cdc_source_source_payload_be = s7pciephy_tx_datapath_cdc_cdc_source_payload_be;
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din = {s7pciephy_tx_datapath_cdc_cdc_fifo_in_last, s7pciephy_tx_datapath_cdc_cdc_fifo_in_first, s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be, s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat};
assign {s7pciephy_tx_datapath_cdc_cdc_fifo_out_last, s7pciephy_tx_datapath_cdc_cdc_fifo_out_first, s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be, s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat} = s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout;
assign s7pciephy_tx_datapath_cdc_cdc_sink_ready = s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable;
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we = s7pciephy_tx_datapath_cdc_cdc_sink_valid;
assign s7pciephy_tx_datapath_cdc_cdc_fifo_in_first = s7pciephy_tx_datapath_cdc_cdc_sink_first;
assign s7pciephy_tx_datapath_cdc_cdc_fifo_in_last = s7pciephy_tx_datapath_cdc_cdc_sink_last;
assign s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat = s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat;
assign s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be = s7pciephy_tx_datapath_cdc_cdc_sink_payload_be;
assign s7pciephy_tx_datapath_cdc_cdc_source_valid = s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable;
assign s7pciephy_tx_datapath_cdc_cdc_source_first = s7pciephy_tx_datapath_cdc_cdc_fifo_out_first;
assign s7pciephy_tx_datapath_cdc_cdc_source_last = s7pciephy_tx_datapath_cdc_cdc_fifo_out_last;
assign s7pciephy_tx_datapath_cdc_cdc_source_payload_dat = s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat;
assign s7pciephy_tx_datapath_cdc_cdc_source_payload_be = s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be;
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re = s7pciephy_tx_datapath_cdc_cdc_source_ready;
assign s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce = (s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable & s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we);
assign s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce = (s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable & s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re);
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable = (((s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[2] == s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[2]) | (s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[1] == s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[1])) | (s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[0] != s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[0]));
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable = (s7pciephy_tx_datapath_cdc_cdc_graycounter1_q != s7pciephy_tx_datapath_cdc_cdc_produce_rdomain);
assign s7pciephy_tx_datapath_cdc_cdc_wrport_adr = s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary[1:0];
assign s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w = s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din;
assign s7pciephy_tx_datapath_cdc_cdc_wrport_we = s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce;
assign s7pciephy_tx_datapath_cdc_cdc_rdport_adr = s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary[1:0];
assign s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout = s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r;
always @(*) begin
	s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
	if (s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce) begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= (s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary;
	end
end
assign s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next = (s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary ^ s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
	s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
	if (s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce) begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= (s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary;
	end
end
assign s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next = (s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary ^ s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign s7pciephy_tx_datapath_converter_converter_sink_valid = s7pciephy_tx_datapath_converter_sink_valid;
assign s7pciephy_tx_datapath_converter_converter_sink_first = s7pciephy_tx_datapath_converter_sink_first;
assign s7pciephy_tx_datapath_converter_converter_sink_last = s7pciephy_tx_datapath_converter_sink_last;
assign s7pciephy_tx_datapath_converter_sink_ready = s7pciephy_tx_datapath_converter_converter_sink_ready;
always @(*) begin
	s7pciephy_tx_datapath_converter_converter_sink_payload_data <= 144'd0;
	s7pciephy_tx_datapath_converter_converter_sink_payload_data[63:0] <= s7pciephy_tx_datapath_converter_sink_payload_dat[63:0];
	s7pciephy_tx_datapath_converter_converter_sink_payload_data[71:64] <= s7pciephy_tx_datapath_converter_sink_payload_be[7:0];
	s7pciephy_tx_datapath_converter_converter_sink_payload_data[135:72] <= s7pciephy_tx_datapath_converter_sink_payload_dat[127:64];
	s7pciephy_tx_datapath_converter_converter_sink_payload_data[143:136] <= s7pciephy_tx_datapath_converter_sink_payload_be[15:8];
end
assign s7pciephy_tx_datapath_converter_source_valid = s7pciephy_tx_datapath_converter_source_source_valid;
assign s7pciephy_tx_datapath_converter_source_first = s7pciephy_tx_datapath_converter_source_source_first;
assign s7pciephy_tx_datapath_converter_source_last = s7pciephy_tx_datapath_converter_source_source_last;
assign s7pciephy_tx_datapath_converter_source_source_ready = s7pciephy_tx_datapath_converter_source_ready;
assign {s7pciephy_tx_datapath_converter_source_payload_be, s7pciephy_tx_datapath_converter_source_payload_dat} = s7pciephy_tx_datapath_converter_source_source_payload_data;
assign s7pciephy_tx_datapath_converter_source_source_valid = s7pciephy_tx_datapath_converter_converter_source_valid;
assign s7pciephy_tx_datapath_converter_converter_source_ready = s7pciephy_tx_datapath_converter_source_source_ready;
assign s7pciephy_tx_datapath_converter_source_source_first = s7pciephy_tx_datapath_converter_converter_source_first;
assign s7pciephy_tx_datapath_converter_source_source_last = s7pciephy_tx_datapath_converter_converter_source_last;
assign s7pciephy_tx_datapath_converter_source_source_payload_data = s7pciephy_tx_datapath_converter_converter_source_payload_data;
assign s7pciephy_tx_datapath_converter_converter_first = (s7pciephy_tx_datapath_converter_converter_mux == 1'd0);
assign s7pciephy_tx_datapath_converter_converter_last = (s7pciephy_tx_datapath_converter_converter_mux == 1'd1);
assign s7pciephy_tx_datapath_converter_converter_source_valid = s7pciephy_tx_datapath_converter_converter_sink_valid;
assign s7pciephy_tx_datapath_converter_converter_source_first = (s7pciephy_tx_datapath_converter_converter_sink_first & s7pciephy_tx_datapath_converter_converter_first);
assign s7pciephy_tx_datapath_converter_converter_source_last = (s7pciephy_tx_datapath_converter_converter_sink_last & s7pciephy_tx_datapath_converter_converter_last);
assign s7pciephy_tx_datapath_converter_converter_sink_ready = (s7pciephy_tx_datapath_converter_converter_last & s7pciephy_tx_datapath_converter_converter_source_ready);
always @(*) begin
	s7pciephy_tx_datapath_converter_converter_source_payload_data <= 72'd0;
	case (s7pciephy_tx_datapath_converter_converter_mux)
		1'd0: begin
			s7pciephy_tx_datapath_converter_converter_source_payload_data <= s7pciephy_tx_datapath_converter_converter_sink_payload_data[71:0];
		end
		default: begin
			s7pciephy_tx_datapath_converter_converter_source_payload_data <= s7pciephy_tx_datapath_converter_converter_sink_payload_data[143:72];
		end
	endcase
end
assign s7pciephy_tx_datapath_converter_converter_source_payload_valid_token_count = s7pciephy_tx_datapath_converter_converter_last;
assign s7pciephy_tx_datapath_pipe_ready_sink_ready = (~s7pciephy_tx_datapath_pipe_ready_valid);
always @(*) begin
	s7pciephy_tx_datapath_pipe_ready_source_valid <= 1'd0;
	s7pciephy_tx_datapath_pipe_ready_source_first <= 1'd0;
	s7pciephy_tx_datapath_pipe_ready_source_last <= 1'd0;
	s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= 64'd0;
	s7pciephy_tx_datapath_pipe_ready_source_payload_be <= 8'd0;
	if (s7pciephy_tx_datapath_pipe_ready_valid) begin
		s7pciephy_tx_datapath_pipe_ready_source_valid <= s7pciephy_tx_datapath_pipe_ready_sink_d_valid;
		s7pciephy_tx_datapath_pipe_ready_source_first <= s7pciephy_tx_datapath_pipe_ready_sink_d_first;
		s7pciephy_tx_datapath_pipe_ready_source_last <= s7pciephy_tx_datapath_pipe_ready_sink_d_last;
		s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat;
		s7pciephy_tx_datapath_pipe_ready_source_payload_be <= s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be;
	end else begin
		s7pciephy_tx_datapath_pipe_ready_source_valid <= s7pciephy_tx_datapath_pipe_ready_sink_valid;
		s7pciephy_tx_datapath_pipe_ready_source_first <= s7pciephy_tx_datapath_pipe_ready_sink_first;
		s7pciephy_tx_datapath_pipe_ready_source_last <= s7pciephy_tx_datapath_pipe_ready_sink_last;
		s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
		s7pciephy_tx_datapath_pipe_ready_source_payload_be <= s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
	end
end
assign s7pciephy_rx_datapath_pipe_ready_sink_valid = s7pciephy_rx_datapath_sink_sink_valid;
assign s7pciephy_rx_datapath_sink_sink_ready = s7pciephy_rx_datapath_pipe_ready_sink_ready;
assign s7pciephy_rx_datapath_pipe_ready_sink_first = s7pciephy_rx_datapath_sink_sink_first;
assign s7pciephy_rx_datapath_pipe_ready_sink_last = s7pciephy_rx_datapath_sink_sink_last;
assign s7pciephy_rx_datapath_pipe_ready_sink_payload_dat = s7pciephy_rx_datapath_sink_sink_payload_dat;
assign s7pciephy_rx_datapath_pipe_ready_sink_payload_be = s7pciephy_rx_datapath_sink_sink_payload_be;
assign s7pciephy_rx_datapath_converter_sink_valid = s7pciephy_rx_datapath_pipe_ready_source_valid;
assign s7pciephy_rx_datapath_pipe_ready_source_ready = s7pciephy_rx_datapath_converter_sink_ready;
assign s7pciephy_rx_datapath_converter_sink_first = s7pciephy_rx_datapath_pipe_ready_source_first;
assign s7pciephy_rx_datapath_converter_sink_last = s7pciephy_rx_datapath_pipe_ready_source_last;
assign s7pciephy_rx_datapath_converter_sink_payload_dat = s7pciephy_rx_datapath_pipe_ready_source_payload_dat;
assign s7pciephy_rx_datapath_converter_sink_payload_be = s7pciephy_rx_datapath_pipe_ready_source_payload_be;
assign s7pciephy_rx_datapath_cdc_sink_sink_valid = s7pciephy_rx_datapath_converter_source_valid;
assign s7pciephy_rx_datapath_converter_source_ready = s7pciephy_rx_datapath_cdc_sink_sink_ready;
assign s7pciephy_rx_datapath_cdc_sink_sink_first = s7pciephy_rx_datapath_converter_source_first;
assign s7pciephy_rx_datapath_cdc_sink_sink_last = s7pciephy_rx_datapath_converter_source_last;
assign s7pciephy_rx_datapath_cdc_sink_sink_payload_dat = s7pciephy_rx_datapath_converter_source_payload_dat;
assign s7pciephy_rx_datapath_cdc_sink_sink_payload_be = s7pciephy_rx_datapath_converter_source_payload_be;
assign s7pciephy_rx_datapath_pipe_valid_sink_valid = s7pciephy_rx_datapath_cdc_source_source_valid;
assign s7pciephy_rx_datapath_cdc_source_source_ready = s7pciephy_rx_datapath_pipe_valid_sink_ready;
assign s7pciephy_rx_datapath_pipe_valid_sink_first = s7pciephy_rx_datapath_cdc_source_source_first;
assign s7pciephy_rx_datapath_pipe_valid_sink_last = s7pciephy_rx_datapath_cdc_source_source_last;
assign s7pciephy_rx_datapath_pipe_valid_sink_payload_dat = s7pciephy_rx_datapath_cdc_source_source_payload_dat;
assign s7pciephy_rx_datapath_pipe_valid_sink_payload_be = s7pciephy_rx_datapath_cdc_source_source_payload_be;
assign s7pciephy_rx_datapath_source_source_valid = s7pciephy_rx_datapath_pipe_valid_source_valid;
assign s7pciephy_rx_datapath_pipe_valid_source_ready = s7pciephy_rx_datapath_source_source_ready;
assign s7pciephy_rx_datapath_source_source_first = s7pciephy_rx_datapath_pipe_valid_source_first;
assign s7pciephy_rx_datapath_source_source_last = s7pciephy_rx_datapath_pipe_valid_source_last;
assign s7pciephy_rx_datapath_source_source_payload_dat = s7pciephy_rx_datapath_pipe_valid_source_payload_dat;
assign s7pciephy_rx_datapath_source_source_payload_be = s7pciephy_rx_datapath_pipe_valid_source_payload_be;
assign s7pciephy_rx_datapath_pipe_ready_sink_ready = (~s7pciephy_rx_datapath_pipe_ready_valid);
always @(*) begin
	s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= 128'd0;
	s7pciephy_rx_datapath_pipe_ready_source_payload_be <= 16'd0;
	s7pciephy_rx_datapath_pipe_ready_source_valid <= 1'd0;
	s7pciephy_rx_datapath_pipe_ready_source_first <= 1'd0;
	s7pciephy_rx_datapath_pipe_ready_source_last <= 1'd0;
	if (s7pciephy_rx_datapath_pipe_ready_valid) begin
		s7pciephy_rx_datapath_pipe_ready_source_valid <= s7pciephy_rx_datapath_pipe_ready_sink_d_valid;
		s7pciephy_rx_datapath_pipe_ready_source_first <= s7pciephy_rx_datapath_pipe_ready_sink_d_first;
		s7pciephy_rx_datapath_pipe_ready_source_last <= s7pciephy_rx_datapath_pipe_ready_sink_d_last;
		s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat;
		s7pciephy_rx_datapath_pipe_ready_source_payload_be <= s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be;
	end else begin
		s7pciephy_rx_datapath_pipe_ready_source_valid <= s7pciephy_rx_datapath_pipe_ready_sink_valid;
		s7pciephy_rx_datapath_pipe_ready_source_first <= s7pciephy_rx_datapath_pipe_ready_sink_first;
		s7pciephy_rx_datapath_pipe_ready_source_last <= s7pciephy_rx_datapath_pipe_ready_sink_last;
		s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
		s7pciephy_rx_datapath_pipe_ready_source_payload_be <= s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
	end
end
assign s7pciephy_rx_datapath_converter_converter_sink_valid = s7pciephy_rx_datapath_converter_sink_valid;
assign s7pciephy_rx_datapath_converter_converter_sink_first = s7pciephy_rx_datapath_converter_sink_first;
assign s7pciephy_rx_datapath_converter_converter_sink_last = s7pciephy_rx_datapath_converter_sink_last;
assign s7pciephy_rx_datapath_converter_sink_ready = s7pciephy_rx_datapath_converter_converter_sink_ready;
assign s7pciephy_rx_datapath_converter_converter_sink_payload_data = {s7pciephy_rx_datapath_converter_sink_payload_be, s7pciephy_rx_datapath_converter_sink_payload_dat};
assign s7pciephy_rx_datapath_converter_source_valid = s7pciephy_rx_datapath_converter_source_source_valid;
assign s7pciephy_rx_datapath_converter_source_first = s7pciephy_rx_datapath_converter_source_source_first;
assign s7pciephy_rx_datapath_converter_source_last = s7pciephy_rx_datapath_converter_source_source_last;
assign s7pciephy_rx_datapath_converter_source_source_ready = s7pciephy_rx_datapath_converter_source_ready;
always @(*) begin
	s7pciephy_rx_datapath_converter_source_payload_dat <= 128'd0;
	s7pciephy_rx_datapath_converter_source_payload_dat[63:0] <= s7pciephy_rx_datapath_converter_source_source_payload_data[63:0];
	s7pciephy_rx_datapath_converter_source_payload_dat[127:64] <= s7pciephy_rx_datapath_converter_source_source_payload_data[135:72];
end
always @(*) begin
	s7pciephy_rx_datapath_converter_source_payload_be <= 16'd0;
	s7pciephy_rx_datapath_converter_source_payload_be[7:0] <= s7pciephy_rx_datapath_converter_source_source_payload_data[71:64];
	s7pciephy_rx_datapath_converter_source_payload_be[15:8] <= s7pciephy_rx_datapath_converter_source_source_payload_data[143:136];
end
assign s7pciephy_rx_datapath_converter_source_source_valid = s7pciephy_rx_datapath_converter_converter_source_valid;
assign s7pciephy_rx_datapath_converter_converter_source_ready = s7pciephy_rx_datapath_converter_source_source_ready;
assign s7pciephy_rx_datapath_converter_source_source_first = s7pciephy_rx_datapath_converter_converter_source_first;
assign s7pciephy_rx_datapath_converter_source_source_last = s7pciephy_rx_datapath_converter_converter_source_last;
assign s7pciephy_rx_datapath_converter_source_source_payload_data = s7pciephy_rx_datapath_converter_converter_source_payload_data;
assign s7pciephy_rx_datapath_converter_converter_sink_ready = ((~s7pciephy_rx_datapath_converter_converter_strobe_all) | s7pciephy_rx_datapath_converter_converter_source_ready);
assign s7pciephy_rx_datapath_converter_converter_source_valid = s7pciephy_rx_datapath_converter_converter_strobe_all;
assign s7pciephy_rx_datapath_converter_converter_load_part = (s7pciephy_rx_datapath_converter_converter_sink_valid & s7pciephy_rx_datapath_converter_converter_sink_ready);
assign from3017630211024_clk = pcie_clk;
assign to3017630211024_clk = sys_clk;
assign s7pciephy_rx_datapath_cdc_cd_rst = (pcie_rst | sys_rst);
assign s7pciephy_rx_datapath_cdc_cdc_sink_valid = s7pciephy_rx_datapath_cdc_sink_sink_valid;
assign s7pciephy_rx_datapath_cdc_sink_sink_ready = s7pciephy_rx_datapath_cdc_cdc_sink_ready;
assign s7pciephy_rx_datapath_cdc_cdc_sink_first = s7pciephy_rx_datapath_cdc_sink_sink_first;
assign s7pciephy_rx_datapath_cdc_cdc_sink_last = s7pciephy_rx_datapath_cdc_sink_sink_last;
assign s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat = s7pciephy_rx_datapath_cdc_sink_sink_payload_dat;
assign s7pciephy_rx_datapath_cdc_cdc_sink_payload_be = s7pciephy_rx_datapath_cdc_sink_sink_payload_be;
assign s7pciephy_rx_datapath_cdc_source_source_valid = s7pciephy_rx_datapath_cdc_cdc_source_valid;
assign s7pciephy_rx_datapath_cdc_cdc_source_ready = s7pciephy_rx_datapath_cdc_source_source_ready;
assign s7pciephy_rx_datapath_cdc_source_source_first = s7pciephy_rx_datapath_cdc_cdc_source_first;
assign s7pciephy_rx_datapath_cdc_source_source_last = s7pciephy_rx_datapath_cdc_cdc_source_last;
assign s7pciephy_rx_datapath_cdc_source_source_payload_dat = s7pciephy_rx_datapath_cdc_cdc_source_payload_dat;
assign s7pciephy_rx_datapath_cdc_source_source_payload_be = s7pciephy_rx_datapath_cdc_cdc_source_payload_be;
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din = {s7pciephy_rx_datapath_cdc_cdc_fifo_in_last, s7pciephy_rx_datapath_cdc_cdc_fifo_in_first, s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be, s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat};
assign {s7pciephy_rx_datapath_cdc_cdc_fifo_out_last, s7pciephy_rx_datapath_cdc_cdc_fifo_out_first, s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be, s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat} = s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout;
assign s7pciephy_rx_datapath_cdc_cdc_sink_ready = s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable;
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we = s7pciephy_rx_datapath_cdc_cdc_sink_valid;
assign s7pciephy_rx_datapath_cdc_cdc_fifo_in_first = s7pciephy_rx_datapath_cdc_cdc_sink_first;
assign s7pciephy_rx_datapath_cdc_cdc_fifo_in_last = s7pciephy_rx_datapath_cdc_cdc_sink_last;
assign s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat = s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat;
assign s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be = s7pciephy_rx_datapath_cdc_cdc_sink_payload_be;
assign s7pciephy_rx_datapath_cdc_cdc_source_valid = s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable;
assign s7pciephy_rx_datapath_cdc_cdc_source_first = s7pciephy_rx_datapath_cdc_cdc_fifo_out_first;
assign s7pciephy_rx_datapath_cdc_cdc_source_last = s7pciephy_rx_datapath_cdc_cdc_fifo_out_last;
assign s7pciephy_rx_datapath_cdc_cdc_source_payload_dat = s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat;
assign s7pciephy_rx_datapath_cdc_cdc_source_payload_be = s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be;
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re = s7pciephy_rx_datapath_cdc_cdc_source_ready;
assign s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce = (s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable & s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we);
assign s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce = (s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable & s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re);
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable = (((s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[2] == s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[2]) | (s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[1] == s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[1])) | (s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[0] != s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[0]));
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable = (s7pciephy_rx_datapath_cdc_cdc_graycounter1_q != s7pciephy_rx_datapath_cdc_cdc_produce_rdomain);
assign s7pciephy_rx_datapath_cdc_cdc_wrport_adr = s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary[1:0];
assign s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w = s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din;
assign s7pciephy_rx_datapath_cdc_cdc_wrport_we = s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce;
assign s7pciephy_rx_datapath_cdc_cdc_rdport_adr = s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary[1:0];
assign s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout = s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r;
always @(*) begin
	s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
	if (s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce) begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= (s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary;
	end
end
assign s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next = (s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary ^ s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
	s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
	if (s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce) begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= (s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary;
	end
end
assign s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next = (s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary ^ s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign s7pciephy_rx_datapath_pipe_valid_sink_ready = ((~s7pciephy_rx_datapath_pipe_valid_source_valid) | s7pciephy_rx_datapath_pipe_valid_source_ready);
assign from3017629921248_clk = sys_clk;
assign to3017629921248_clk = pcie_clk;
assign s7pciephy_msi_cdc_cd_rst = (sys_rst | pcie_rst);
assign s7pciephy_msi_cdc_cdc_sink_valid = s7pciephy_msi_cdc_sink_sink_valid;
assign s7pciephy_msi_cdc_sink_sink_ready = s7pciephy_msi_cdc_cdc_sink_ready;
assign s7pciephy_msi_cdc_cdc_sink_first = s7pciephy_msi_cdc_sink_sink_first;
assign s7pciephy_msi_cdc_cdc_sink_last = s7pciephy_msi_cdc_sink_sink_last;
assign s7pciephy_msi_cdc_cdc_sink_payload_dat = s7pciephy_msi_cdc_sink_sink_payload_dat;
assign s7pciephy_msi_cdc_source_source_valid = s7pciephy_msi_cdc_cdc_source_valid;
assign s7pciephy_msi_cdc_cdc_source_ready = s7pciephy_msi_cdc_source_source_ready;
assign s7pciephy_msi_cdc_source_source_first = s7pciephy_msi_cdc_cdc_source_first;
assign s7pciephy_msi_cdc_source_source_last = s7pciephy_msi_cdc_cdc_source_last;
assign s7pciephy_msi_cdc_source_source_payload_dat = s7pciephy_msi_cdc_cdc_source_payload_dat;
assign s7pciephy_msi_cdc_cdc_asyncfifo_din = {s7pciephy_msi_cdc_cdc_fifo_in_last, s7pciephy_msi_cdc_cdc_fifo_in_first, s7pciephy_msi_cdc_cdc_fifo_in_payload_dat};
assign {s7pciephy_msi_cdc_cdc_fifo_out_last, s7pciephy_msi_cdc_cdc_fifo_out_first, s7pciephy_msi_cdc_cdc_fifo_out_payload_dat} = s7pciephy_msi_cdc_cdc_asyncfifo_dout;
assign s7pciephy_msi_cdc_cdc_sink_ready = s7pciephy_msi_cdc_cdc_asyncfifo_writable;
assign s7pciephy_msi_cdc_cdc_asyncfifo_we = s7pciephy_msi_cdc_cdc_sink_valid;
assign s7pciephy_msi_cdc_cdc_fifo_in_first = s7pciephy_msi_cdc_cdc_sink_first;
assign s7pciephy_msi_cdc_cdc_fifo_in_last = s7pciephy_msi_cdc_cdc_sink_last;
assign s7pciephy_msi_cdc_cdc_fifo_in_payload_dat = s7pciephy_msi_cdc_cdc_sink_payload_dat;
assign s7pciephy_msi_cdc_cdc_source_valid = s7pciephy_msi_cdc_cdc_asyncfifo_readable;
assign s7pciephy_msi_cdc_cdc_source_first = s7pciephy_msi_cdc_cdc_fifo_out_first;
assign s7pciephy_msi_cdc_cdc_source_last = s7pciephy_msi_cdc_cdc_fifo_out_last;
assign s7pciephy_msi_cdc_cdc_source_payload_dat = s7pciephy_msi_cdc_cdc_fifo_out_payload_dat;
assign s7pciephy_msi_cdc_cdc_asyncfifo_re = s7pciephy_msi_cdc_cdc_source_ready;
assign s7pciephy_msi_cdc_cdc_graycounter0_ce = (s7pciephy_msi_cdc_cdc_asyncfifo_writable & s7pciephy_msi_cdc_cdc_asyncfifo_we);
assign s7pciephy_msi_cdc_cdc_graycounter1_ce = (s7pciephy_msi_cdc_cdc_asyncfifo_readable & s7pciephy_msi_cdc_cdc_asyncfifo_re);
assign s7pciephy_msi_cdc_cdc_asyncfifo_writable = (((s7pciephy_msi_cdc_cdc_graycounter0_q[2] == s7pciephy_msi_cdc_cdc_consume_wdomain[2]) | (s7pciephy_msi_cdc_cdc_graycounter0_q[1] == s7pciephy_msi_cdc_cdc_consume_wdomain[1])) | (s7pciephy_msi_cdc_cdc_graycounter0_q[0] != s7pciephy_msi_cdc_cdc_consume_wdomain[0]));
assign s7pciephy_msi_cdc_cdc_asyncfifo_readable = (s7pciephy_msi_cdc_cdc_graycounter1_q != s7pciephy_msi_cdc_cdc_produce_rdomain);
assign s7pciephy_msi_cdc_cdc_wrport_adr = s7pciephy_msi_cdc_cdc_graycounter0_q_binary[1:0];
assign s7pciephy_msi_cdc_cdc_wrport_dat_w = s7pciephy_msi_cdc_cdc_asyncfifo_din;
assign s7pciephy_msi_cdc_cdc_wrport_we = s7pciephy_msi_cdc_cdc_graycounter0_ce;
assign s7pciephy_msi_cdc_cdc_rdport_adr = s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary[1:0];
assign s7pciephy_msi_cdc_cdc_asyncfifo_dout = s7pciephy_msi_cdc_cdc_rdport_dat_r;
always @(*) begin
	s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
	if (s7pciephy_msi_cdc_cdc_graycounter0_ce) begin
		s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= (s7pciephy_msi_cdc_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= s7pciephy_msi_cdc_cdc_graycounter0_q_binary;
	end
end
assign s7pciephy_msi_cdc_cdc_graycounter0_q_next = (s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary ^ s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
	s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
	if (s7pciephy_msi_cdc_cdc_graycounter1_ce) begin
		s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= (s7pciephy_msi_cdc_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= s7pciephy_msi_cdc_cdc_graycounter1_q_binary;
	end
end
assign s7pciephy_msi_cdc_cdc_graycounter1_q_next = (s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary ^ s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign depacketizer_sink_sink_valid = s7pciephy_source_valid;
assign s7pciephy_source_ready = depacketizer_sink_sink_ready;
assign depacketizer_sink_sink_first = s7pciephy_source_first;
assign depacketizer_sink_sink_last = s7pciephy_source_last;
assign depacketizer_sink_sink_payload_dat = s7pciephy_source_payload_dat;
assign depacketizer_sink_sink_payload_be = s7pciephy_source_payload_be;
assign s7pciephy_sink_valid = packetizer_source_valid;
assign packetizer_source_ready = s7pciephy_sink_ready;
assign s7pciephy_sink_first = packetizer_source_first;
assign s7pciephy_sink_last = packetizer_source_last;
assign s7pciephy_sink_payload_dat = packetizer_source_payload_dat;
assign s7pciephy_sink_payload_be = packetizer_source_payload_be;
assign slave_source_valid = depacketizer_req_source_valid;
assign depacketizer_req_source_ready = slave_source_ready;
assign slave_source_first = depacketizer_req_source_first;
assign slave_source_last = depacketizer_req_source_last;
assign slave_source_payload_req_id = depacketizer_req_source_payload_req_id;
assign slave_source_payload_we = depacketizer_req_source_payload_we;
assign slave_source_payload_adr = depacketizer_req_source_payload_adr;
assign slave_source_payload_len = depacketizer_req_source_payload_len;
assign slave_source_payload_tag = depacketizer_req_source_payload_tag;
assign slave_source_payload_dat = depacketizer_req_source_payload_dat;
assign slave_source_payload_channel = depacketizer_req_source_payload_channel;
assign slave_source_payload_user_id = depacketizer_req_source_payload_user_id;
assign packetizer_cmp_sink_valid = slave_sink_valid;
assign slave_sink_ready = packetizer_cmp_sink_ready;
assign packetizer_cmp_sink_first = slave_sink_first;
assign packetizer_cmp_sink_last = slave_sink_last;
assign packetizer_cmp_sink_payload_req_id = slave_sink_payload_req_id;
assign packetizer_cmp_sink_payload_cmp_id = slave_sink_payload_cmp_id;
assign packetizer_cmp_sink_payload_adr = slave_sink_payload_adr;
assign packetizer_cmp_sink_payload_len = slave_sink_payload_len;
assign packetizer_cmp_sink_payload_end = slave_sink_payload_end;
assign packetizer_cmp_sink_payload_err = slave_sink_payload_err;
assign packetizer_cmp_sink_payload_tag = slave_sink_payload_tag;
assign packetizer_cmp_sink_payload_dat = slave_sink_payload_dat;
assign packetizer_cmp_sink_payload_channel = slave_sink_payload_channel;
assign packetizer_cmp_sink_payload_user_id = slave_sink_payload_user_id;
assign packetizer_req_sink_valid = master_sink_valid;
assign master_sink_ready = packetizer_req_sink_ready;
assign packetizer_req_sink_first = master_sink_first;
assign packetizer_req_sink_last = master_sink_last;
assign packetizer_req_sink_payload_req_id = master_sink_payload_req_id;
assign packetizer_req_sink_payload_we = master_sink_payload_we;
assign packetizer_req_sink_payload_adr = master_sink_payload_adr;
assign packetizer_req_sink_payload_len = master_sink_payload_len;
assign packetizer_req_sink_payload_tag = master_sink_payload_tag;
assign packetizer_req_sink_payload_dat = master_sink_payload_dat;
assign packetizer_req_sink_payload_channel = master_sink_payload_channel;
assign packetizer_req_sink_payload_user_id = master_sink_payload_user_id;
assign master_source_valid = depacketizer_cmp_source_valid;
assign depacketizer_cmp_source_ready = master_source_ready;
assign master_source_first = depacketizer_cmp_source_first;
assign master_source_last = depacketizer_cmp_source_last;
assign master_source_payload_req_id = depacketizer_cmp_source_payload_req_id;
assign master_source_payload_cmp_id = depacketizer_cmp_source_payload_cmp_id;
assign master_source_payload_adr = depacketizer_cmp_source_payload_adr;
assign master_source_payload_len = depacketizer_cmp_source_payload_len;
assign master_source_payload_end = depacketizer_cmp_source_payload_end;
assign master_source_payload_err = depacketizer_cmp_source_payload_err;
assign master_source_payload_tag = depacketizer_cmp_source_payload_tag;
assign master_source_payload_dat = depacketizer_cmp_source_payload_dat;
assign master_source_payload_channel = depacketizer_cmp_source_payload_channel;
assign master_source_payload_user_id = depacketizer_cmp_source_payload_user_id;
assign depacketizer_header_extracter_sink_valid = depacketizer_sink_sink_valid;
assign depacketizer_sink_sink_ready = depacketizer_header_extracter_sink_ready;
assign depacketizer_header_extracter_sink_first = depacketizer_sink_sink_first;
assign depacketizer_header_extracter_sink_last = depacketizer_sink_sink_last;
assign depacketizer_header_extracter_sink_payload_dat = depacketizer_sink_sink_payload_dat;
assign depacketizer_header_extracter_sink_payload_be = depacketizer_sink_sink_payload_be;
assign depacketizer_endpoint0_ready = 1'd1;
assign depacketizer_dispatch_source_valid = depacketizer_header_extracter_source_valid;
assign depacketizer_header_extracter_source_ready = depacketizer_dispatch_source_ready;
assign depacketizer_dispatch_source_first = depacketizer_header_extracter_source_first;
assign depacketizer_dispatch_source_last = depacketizer_header_extracter_source_last;
assign depacketizer_dispatch_source_payload_fmt = depacketizer_header_extracter_source_payload_header[30:29];
assign depacketizer_dispatch_source_payload_type = depacketizer_header_extracter_source_payload_header[28:24];
always @(*) begin
	depacketizer_dispatch_source_payload_dat <= 128'd0;
	depacketizer_dispatch_source_payload_dat[31:0] <= {slice_proxy3[7:0], slice_proxy2[15:8], slice_proxy1[23:16], slice_proxy0[31:24]};
	depacketizer_dispatch_source_payload_dat[63:32] <= {slice_proxy7[7:0], slice_proxy6[15:8], slice_proxy5[23:16], slice_proxy4[31:24]};
	depacketizer_dispatch_source_payload_dat[95:64] <= {slice_proxy11[7:0], slice_proxy10[15:8], slice_proxy9[23:16], slice_proxy8[31:24]};
	depacketizer_dispatch_source_payload_dat[127:96] <= {slice_proxy15[7:0], slice_proxy14[15:8], slice_proxy13[23:16], slice_proxy12[31:24]};
end
always @(*) begin
	depacketizer_dispatch_source_payload_be <= 16'd0;
	depacketizer_dispatch_source_payload_be[3:0] <= {slice_proxy19[0], slice_proxy18[1], slice_proxy17[2], slice_proxy16[3]};
	depacketizer_dispatch_source_payload_be[7:4] <= {slice_proxy23[0], slice_proxy22[1], slice_proxy21[2], slice_proxy20[3]};
	depacketizer_dispatch_source_payload_be[11:8] <= {slice_proxy27[0], slice_proxy26[1], slice_proxy25[2], slice_proxy24[3]};
	depacketizer_dispatch_source_payload_be[15:12] <= {slice_proxy31[0], slice_proxy30[1], slice_proxy29[2], slice_proxy28[3]};
end
always @(*) begin
	depacketizer_dispatcher_sel0 <= 2'd0;
	depacketizer_dispatcher_sel0 <= 1'd0;
	if ((({depacketizer_dispatch_source_payload_fmt, depacketizer_dispatch_source_payload_type} == 1'd0) | ({depacketizer_dispatch_source_payload_fmt, depacketizer_dispatch_source_payload_type} == 7'd64))) begin
		depacketizer_dispatcher_sel0 <= 1'd1;
	end
	if ((({depacketizer_dispatch_source_payload_fmt, depacketizer_dispatch_source_payload_type} == 7'd74) | ({depacketizer_dispatch_source_payload_fmt, depacketizer_dispatch_source_payload_type} == 4'd10))) begin
		depacketizer_dispatcher_sel0 <= 2'd2;
	end
end
assign depacketizer_tlp_req_valid = depacketizer_endpoint1_valid;
assign depacketizer_endpoint1_ready = depacketizer_tlp_req_ready;
assign depacketizer_tlp_req_first = depacketizer_endpoint1_first;
assign depacketizer_tlp_req_last = depacketizer_endpoint1_last;
assign depacketizer_tlp_req_payload_dat = depacketizer_endpoint1_payload_dat;
assign depacketizer_tlp_req_payload_be = depacketizer_endpoint1_payload_be;
assign depacketizer_tlp_req_payload_address = depacketizer_header_extracter_source_payload_header[127:64];
assign depacketizer_tlp_req_payload_attr = depacketizer_header_extracter_source_payload_header[13:12];
assign depacketizer_tlp_req_payload_ep = depacketizer_header_extracter_source_payload_header[14];
assign depacketizer_tlp_req_payload_first_be = depacketizer_header_extracter_source_payload_header[35:32];
always @(*) begin
	depacketizer_tlp_req_payload_fmt <= 2'd0;
	depacketizer_tlp_req_payload_fmt <= depacketizer_endpoint1_payload_fmt;
	depacketizer_tlp_req_payload_fmt <= depacketizer_header_extracter_source_payload_header[30:29];
end
assign depacketizer_tlp_req_payload_last_be = depacketizer_header_extracter_source_payload_header[39:36];
assign depacketizer_tlp_req_payload_length = depacketizer_header_extracter_source_payload_header[9:0];
assign depacketizer_tlp_req_payload_requester_id = depacketizer_header_extracter_source_payload_header[63:48];
assign depacketizer_tlp_req_payload_tag = depacketizer_header_extracter_source_payload_header[47:40];
assign depacketizer_tlp_req_payload_tc = depacketizer_header_extracter_source_payload_header[22:20];
assign depacketizer_tlp_req_payload_td = depacketizer_header_extracter_source_payload_header[15];
always @(*) begin
	depacketizer_tlp_req_payload_type <= 5'd0;
	depacketizer_tlp_req_payload_type <= depacketizer_endpoint1_payload_type;
	depacketizer_tlp_req_payload_type <= depacketizer_header_extracter_source_payload_header[28:24];
end
assign depacketizer_req_source_valid = depacketizer_tlp_req_valid;
assign depacketizer_req_source_payload_we = (depacketizer_tlp_req_valid & ({depacketizer_tlp_req_payload_fmt, depacketizer_tlp_req_payload_type} == 7'd64));
assign depacketizer_tlp_req_ready = depacketizer_req_source_ready;
assign depacketizer_req_source_first = depacketizer_tlp_req_first;
assign depacketizer_req_source_last = depacketizer_tlp_req_last;
assign depacketizer_req_source_payload_adr = ($signed({1'd0, depacketizer_tlp_req_payload_address}) & -33'd4294705153);
assign depacketizer_req_source_payload_len = depacketizer_tlp_req_payload_length;
assign depacketizer_req_source_payload_req_id = depacketizer_tlp_req_payload_requester_id;
assign depacketizer_req_source_payload_tag = depacketizer_tlp_req_payload_tag;
assign depacketizer_req_source_payload_dat = depacketizer_tlp_req_payload_dat;
assign depacketizer_tlp_cmp_valid = depacketizer_endpoint2_valid;
assign depacketizer_endpoint2_ready = depacketizer_tlp_cmp_ready;
assign depacketizer_tlp_cmp_first = depacketizer_endpoint2_first;
assign depacketizer_tlp_cmp_last = depacketizer_endpoint2_last;
assign depacketizer_tlp_cmp_payload_dat = depacketizer_endpoint2_payload_dat;
assign depacketizer_tlp_cmp_payload_be = depacketizer_endpoint2_payload_be;
assign depacketizer_tlp_cmp_payload_attr = depacketizer_header_extracter_source_payload_header[13:12];
assign depacketizer_tlp_cmp_payload_bcm = depacketizer_header_extracter_source_payload_header[44];
assign depacketizer_tlp_cmp_payload_byte_count = depacketizer_header_extracter_source_payload_header[43:32];
assign depacketizer_tlp_cmp_payload_completer_id = depacketizer_header_extracter_source_payload_header[63:48];
assign depacketizer_tlp_cmp_payload_ep = depacketizer_header_extracter_source_payload_header[14];
always @(*) begin
	depacketizer_tlp_cmp_payload_fmt <= 2'd0;
	depacketizer_tlp_cmp_payload_fmt <= depacketizer_endpoint2_payload_fmt;
	depacketizer_tlp_cmp_payload_fmt <= depacketizer_header_extracter_source_payload_header[30:29];
end
assign depacketizer_tlp_cmp_payload_length = depacketizer_header_extracter_source_payload_header[9:0];
assign depacketizer_tlp_cmp_payload_lower_address = depacketizer_header_extracter_source_payload_header[70:64];
assign depacketizer_tlp_cmp_payload_requester_id = depacketizer_header_extracter_source_payload_header[95:80];
assign depacketizer_tlp_cmp_payload_status = depacketizer_header_extracter_source_payload_header[47:45];
assign depacketizer_tlp_cmp_payload_tag = depacketizer_header_extracter_source_payload_header[79:72];
assign depacketizer_tlp_cmp_payload_tc = depacketizer_header_extracter_source_payload_header[22:20];
assign depacketizer_tlp_cmp_payload_td = depacketizer_header_extracter_source_payload_header[15];
always @(*) begin
	depacketizer_tlp_cmp_payload_type <= 5'd0;
	depacketizer_tlp_cmp_payload_type <= depacketizer_endpoint2_payload_type;
	depacketizer_tlp_cmp_payload_type <= depacketizer_header_extracter_source_payload_header[28:24];
end
assign depacketizer_cmp_source_valid = depacketizer_tlp_cmp_valid;
assign depacketizer_tlp_cmp_ready = depacketizer_cmp_source_ready;
assign depacketizer_cmp_source_first = depacketizer_tlp_cmp_first;
assign depacketizer_cmp_source_last = depacketizer_tlp_cmp_last;
assign depacketizer_cmp_source_payload_len = depacketizer_tlp_cmp_payload_length;
assign depacketizer_cmp_source_payload_end = (depacketizer_tlp_cmp_payload_length == depacketizer_tlp_cmp_payload_byte_count[11:2]);
assign depacketizer_cmp_source_payload_adr = depacketizer_tlp_cmp_payload_lower_address;
assign depacketizer_cmp_source_payload_req_id = depacketizer_tlp_cmp_payload_requester_id;
assign depacketizer_cmp_source_payload_cmp_id = depacketizer_tlp_cmp_payload_completer_id;
assign depacketizer_cmp_source_payload_err = (depacketizer_tlp_cmp_payload_status != 1'd0);
assign depacketizer_cmp_source_payload_tag = depacketizer_tlp_cmp_payload_tag;
assign depacketizer_cmp_source_payload_dat = depacketizer_tlp_cmp_payload_dat;
always @(*) begin
	depacketizer_header_extracter_source_payload_dat <= 128'd0;
	depacketizer_header_extracter_source_payload_dat[31:0] <= depacketizer_header_extracter_dat[127:96];
	depacketizer_header_extracter_source_payload_dat[63:32] <= depacketizer_header_extracter_sink_payload_dat[31:0];
	depacketizer_header_extracter_source_payload_dat[95:64] <= depacketizer_header_extracter_sink_payload_dat[63:32];
	depacketizer_header_extracter_source_payload_dat[127:96] <= depacketizer_header_extracter_sink_payload_dat[95:64];
end
always @(*) begin
	depacketizer_header_extracter_source_payload_be <= 16'd0;
	depacketizer_header_extracter_source_payload_be[3:0] <= depacketizer_header_extracter_be[15:12];
	depacketizer_header_extracter_source_payload_be[7:4] <= depacketizer_header_extracter_sink_payload_be[3:0];
	depacketizer_header_extracter_source_payload_be[11:8] <= depacketizer_header_extracter_sink_payload_be[7:4];
	depacketizer_header_extracter_source_payload_be[7:4] <= depacketizer_header_extracter_sink_payload_be[11:8];
end
always @(*) begin
	depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd0;
	depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd0;
	depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd0;
	litepciecore_litepcieendpoint_next_value0 <= 32'd0;
	litepciecore_litepcieendpoint_next_value_ce0 <= 1'd0;
	litepciecore_litepcieendpoint_next_value1 <= 32'd0;
	depacketizer_header_extracter_sink_ready <= 1'd0;
	litepciecore_litepcieendpoint_next_value_ce1 <= 1'd0;
	litepciecore_litepcieendpoint_next_value2 <= 32'd0;
	litepciecore_litepcieendpoint_next_value_ce2 <= 1'd0;
	litepciecore_litepcieendpoint_next_value3 <= 32'd0;
	depacketizer_header_extracter_source_valid <= 1'd0;
	litepciecore_litepcieendpoint_next_value_ce3 <= 1'd0;
	depacketizer_header_extracter_source_first <= 1'd0;
	depacketizer_header_extracter_source_last <= 1'd0;
	litepciecore_litepcieendpoint_next_state <= 2'd0;
	depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd0;
	litepciecore_litepcieendpoint_next_state <= litepciecore_litepcieendpoint_state;
	case (litepciecore_litepcieendpoint_state)
		1'd1: begin
			depacketizer_header_extracter_sink_ready <= 1'd1;
			if (depacketizer_header_extracter_sink_valid) begin
				litepciecore_litepcieendpoint_next_value0 <= depacketizer_header_extracter_sink_payload_dat[31:0];
				litepciecore_litepcieendpoint_next_value_ce0 <= 1'd1;
				litepciecore_litepcieendpoint_next_value1 <= depacketizer_header_extracter_sink_payload_dat[63:32];
				litepciecore_litepcieendpoint_next_value_ce1 <= 1'd1;
				litepciecore_litepcieendpoint_next_value2 <= depacketizer_header_extracter_sink_payload_dat[95:64];
				litepciecore_litepcieendpoint_next_value_ce2 <= 1'd1;
				litepciecore_litepcieendpoint_next_value3 <= depacketizer_header_extracter_sink_payload_dat[127:96];
				litepciecore_litepcieendpoint_next_value_ce3 <= 1'd1;
				if (depacketizer_header_extracter_sink_last) begin
					depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd1;
					depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd1;
				end
				litepciecore_litepcieendpoint_next_state <= 2'd2;
			end
		end
		2'd2: begin
			depacketizer_header_extracter_source_valid <= (depacketizer_header_extracter_sink_valid | depacketizer_header_extracter_last);
			depacketizer_header_extracter_source_first <= depacketizer_header_extracter_first;
			depacketizer_header_extracter_source_last <= (depacketizer_header_extracter_sink_last | depacketizer_header_extracter_last);
			if ((depacketizer_header_extracter_source_valid & depacketizer_header_extracter_source_ready)) begin
				depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd0;
				depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd1;
				depacketizer_header_extracter_sink_ready <= (1'd1 & (~depacketizer_header_extracter_last));
				if (depacketizer_header_extracter_source_last) begin
					litepciecore_litepcieendpoint_next_state <= 1'd0;
				end
			end
		end
		default: begin
			depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd1;
			depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd1;
			depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd0;
			depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd1;
			if (depacketizer_header_extracter_sink_valid) begin
				litepciecore_litepcieendpoint_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	depacketizer_dispatcher_sel1 <= 2'd0;
	if (depacketizer_dispatcher_first) begin
		depacketizer_dispatcher_sel1 <= depacketizer_dispatcher_sel0;
	end else begin
		depacketizer_dispatcher_sel1 <= depacketizer_dispatcher_sel_ongoing;
	end
end
always @(*) begin
	depacketizer_endpoint1_payload_dat <= 128'd0;
	depacketizer_endpoint1_payload_be <= 16'd0;
	depacketizer_endpoint2_valid <= 1'd0;
	depacketizer_endpoint2_first <= 1'd0;
	depacketizer_endpoint2_last <= 1'd0;
	depacketizer_endpoint2_payload_fmt <= 2'd0;
	depacketizer_endpoint2_payload_type <= 5'd0;
	depacketizer_endpoint2_payload_dat <= 128'd0;
	depacketizer_endpoint2_payload_be <= 16'd0;
	depacketizer_dispatch_source_ready <= 1'd0;
	depacketizer_endpoint0_valid <= 1'd0;
	depacketizer_endpoint0_first <= 1'd0;
	depacketizer_endpoint0_last <= 1'd0;
	depacketizer_endpoint0_payload_fmt <= 2'd0;
	depacketizer_endpoint0_payload_type <= 5'd0;
	depacketizer_endpoint0_payload_dat <= 128'd0;
	depacketizer_endpoint0_payload_be <= 16'd0;
	depacketizer_endpoint1_valid <= 1'd0;
	depacketizer_endpoint1_first <= 1'd0;
	depacketizer_endpoint1_last <= 1'd0;
	depacketizer_endpoint1_payload_fmt <= 2'd0;
	depacketizer_endpoint1_payload_type <= 5'd0;
	case (depacketizer_dispatcher_sel1)
		1'd0: begin
			depacketizer_endpoint0_valid <= depacketizer_dispatch_source_valid;
			depacketizer_dispatch_source_ready <= depacketizer_endpoint0_ready;
			depacketizer_endpoint0_first <= depacketizer_dispatch_source_first;
			depacketizer_endpoint0_last <= depacketizer_dispatch_source_last;
			depacketizer_endpoint0_payload_fmt <= depacketizer_dispatch_source_payload_fmt;
			depacketizer_endpoint0_payload_type <= depacketizer_dispatch_source_payload_type;
			depacketizer_endpoint0_payload_dat <= depacketizer_dispatch_source_payload_dat;
			depacketizer_endpoint0_payload_be <= depacketizer_dispatch_source_payload_be;
		end
		1'd1: begin
			depacketizer_endpoint1_valid <= depacketizer_dispatch_source_valid;
			depacketizer_dispatch_source_ready <= depacketizer_endpoint1_ready;
			depacketizer_endpoint1_first <= depacketizer_dispatch_source_first;
			depacketizer_endpoint1_last <= depacketizer_dispatch_source_last;
			depacketizer_endpoint1_payload_fmt <= depacketizer_dispatch_source_payload_fmt;
			depacketizer_endpoint1_payload_type <= depacketizer_dispatch_source_payload_type;
			depacketizer_endpoint1_payload_dat <= depacketizer_dispatch_source_payload_dat;
			depacketizer_endpoint1_payload_be <= depacketizer_dispatch_source_payload_be;
		end
		2'd2: begin
			depacketizer_endpoint2_valid <= depacketizer_dispatch_source_valid;
			depacketizer_dispatch_source_ready <= depacketizer_endpoint2_ready;
			depacketizer_endpoint2_first <= depacketizer_dispatch_source_first;
			depacketizer_endpoint2_last <= depacketizer_dispatch_source_last;
			depacketizer_endpoint2_payload_fmt <= depacketizer_dispatch_source_payload_fmt;
			depacketizer_endpoint2_payload_type <= depacketizer_dispatch_source_payload_type;
			depacketizer_endpoint2_payload_dat <= depacketizer_dispatch_source_payload_dat;
			depacketizer_endpoint2_payload_be <= depacketizer_dispatch_source_payload_be;
		end
		default: begin
			depacketizer_dispatch_source_ready <= 1'd1;
		end
	endcase
end
always @(*) begin
	depacketizer_dispatcher_last <= 1'd0;
	if (depacketizer_dispatch_source_valid) begin
		depacketizer_dispatcher_last <= (depacketizer_dispatch_source_last & depacketizer_dispatch_source_ready);
	end
end
assign depacketizer_dispatcher_ongoing0 = ((depacketizer_dispatch_source_valid | depacketizer_dispatcher_ongoing1) & (~depacketizer_dispatcher_last));
assign packetizer_tlp_req_valid = packetizer_req_sink_valid;
assign packetizer_req_sink_ready = packetizer_tlp_req_ready;
assign packetizer_tlp_req_first = packetizer_req_sink_first;
assign packetizer_tlp_req_last = packetizer_req_sink_last;
assign packetizer_tlp_req_payload_type = 1'd0;
always @(*) begin
	packetizer_tlp_req_payload_fmt <= 2'd0;
	if (packetizer_req_sink_payload_we) begin
		packetizer_tlp_req_payload_fmt <= 2'd2;
	end else begin
		packetizer_tlp_req_payload_fmt <= 1'd0;
	end
end
assign packetizer_tlp_req_payload_address = packetizer_req_sink_payload_adr;
assign packetizer_tlp_req_payload_tc = 1'd0;
assign packetizer_tlp_req_payload_td = 1'd0;
assign packetizer_tlp_req_payload_ep = 1'd0;
assign packetizer_tlp_req_payload_attr = 1'd0;
assign packetizer_tlp_req_payload_length = packetizer_req_sink_payload_len;
assign packetizer_tlp_req_payload_requester_id = packetizer_req_sink_payload_req_id;
assign packetizer_tlp_req_payload_tag = packetizer_req_sink_payload_tag;
always @(*) begin
	packetizer_tlp_req_payload_last_be <= 4'd0;
	if ((packetizer_req_sink_payload_len > 1'd1)) begin
		packetizer_tlp_req_payload_last_be <= 4'd15;
	end else begin
		packetizer_tlp_req_payload_last_be <= 1'd0;
	end
end
assign packetizer_tlp_req_payload_first_be = 4'd15;
assign packetizer_tlp_req_payload_dat = packetizer_req_sink_payload_dat;
always @(*) begin
	packetizer_tlp_req_payload_be <= 16'd0;
	if (packetizer_req_sink_payload_we) begin
		packetizer_tlp_req_payload_be <= 16'd65535;
	end else begin
		packetizer_tlp_req_payload_be <= 1'd0;
	end
end
assign packetizer_tlp_raw_req_valid = packetizer_tlp_req_valid;
assign packetizer_tlp_req_ready = packetizer_tlp_raw_req_ready;
assign packetizer_tlp_raw_req_first = packetizer_tlp_req_first;
assign packetizer_tlp_raw_req_last = packetizer_tlp_req_last;
assign packetizer_tlp_raw_req_payload_dat = packetizer_tlp_req_payload_dat;
assign packetizer_tlp_raw_req_payload_be = packetizer_tlp_req_payload_be;
assign packetizer_tlp_raw_req_payload_fmt = packetizer_tlp_req_payload_fmt;
always @(*) begin
	packetizer_tlp_raw_req_header <= 128'd0;
	packetizer_tlp_raw_req_header[127:64] <= packetizer_tlp_req_payload_address;
	packetizer_tlp_raw_req_header[13:12] <= packetizer_tlp_req_payload_attr;
	packetizer_tlp_raw_req_header[14] <= packetizer_tlp_req_payload_ep;
	packetizer_tlp_raw_req_header[35:32] <= packetizer_tlp_req_payload_first_be;
	packetizer_tlp_raw_req_header[30:29] <= packetizer_tlp_req_payload_fmt;
	packetizer_tlp_raw_req_header[39:36] <= packetizer_tlp_req_payload_last_be;
	packetizer_tlp_raw_req_header[9:0] <= packetizer_tlp_req_payload_length;
	packetizer_tlp_raw_req_header[63:48] <= packetizer_tlp_req_payload_requester_id;
	packetizer_tlp_raw_req_header[47:40] <= packetizer_tlp_req_payload_tag;
	packetizer_tlp_raw_req_header[22:20] <= packetizer_tlp_req_payload_tc;
	packetizer_tlp_raw_req_header[15] <= packetizer_tlp_req_payload_td;
	packetizer_tlp_raw_req_header[28:24] <= packetizer_tlp_req_payload_type;
end
always @(*) begin
	packetizer_tlp_raw_req_payload_header <= 128'd0;
	packetizer_tlp_raw_req_payload_header[31:0] <= {slice_proxy35[7:0], slice_proxy34[15:8], slice_proxy33[23:16], slice_proxy32[31:24]};
	packetizer_tlp_raw_req_payload_header[63:32] <= {slice_proxy39[7:0], slice_proxy38[15:8], slice_proxy37[23:16], slice_proxy36[31:24]};
	packetizer_tlp_raw_req_payload_header[95:64] <= {slice_proxy43[7:0], slice_proxy42[15:8], slice_proxy41[23:16], slice_proxy40[31:24]};
	packetizer_tlp_raw_req_payload_header[127:96] <= {slice_proxy47[7:0], slice_proxy46[15:8], slice_proxy45[23:16], slice_proxy44[31:24]};
end
assign packetizer_tlp_cmp_valid = packetizer_cmp_sink_valid;
assign packetizer_cmp_sink_ready = packetizer_tlp_cmp_ready;
assign packetizer_tlp_cmp_first = packetizer_cmp_sink_first;
assign packetizer_tlp_cmp_last = packetizer_cmp_sink_last;
assign packetizer_tlp_cmp_payload_tc = 1'd0;
assign packetizer_tlp_cmp_payload_td = 1'd0;
assign packetizer_tlp_cmp_payload_ep = 1'd0;
assign packetizer_tlp_cmp_payload_attr = 1'd0;
assign packetizer_tlp_cmp_payload_length = packetizer_cmp_sink_payload_len;
assign packetizer_tlp_cmp_payload_completer_id = packetizer_cmp_sink_payload_cmp_id;
always @(*) begin
	packetizer_tlp_cmp_payload_fmt <= 2'd0;
	packetizer_tlp_cmp_payload_status <= 3'd0;
	packetizer_tlp_cmp_payload_type <= 5'd0;
	if (packetizer_cmp_sink_payload_err) begin
		packetizer_tlp_cmp_payload_type <= 4'd10;
		packetizer_tlp_cmp_payload_fmt <= 1'd0;
		packetizer_tlp_cmp_payload_status <= 1'd1;
	end else begin
		packetizer_tlp_cmp_payload_type <= 4'd10;
		packetizer_tlp_cmp_payload_fmt <= 2'd2;
		packetizer_tlp_cmp_payload_status <= 1'd0;
	end
end
assign packetizer_tlp_cmp_payload_bcm = 1'd0;
assign packetizer_tlp_cmp_payload_byte_count = (packetizer_cmp_sink_payload_len * 3'd4);
assign packetizer_tlp_cmp_payload_requester_id = packetizer_cmp_sink_payload_req_id;
assign packetizer_tlp_cmp_payload_tag = packetizer_cmp_sink_payload_tag;
assign packetizer_tlp_cmp_payload_lower_address = packetizer_cmp_sink_payload_adr;
assign packetizer_tlp_cmp_payload_dat = packetizer_cmp_sink_payload_dat;
always @(*) begin
	packetizer_tlp_cmp_payload_be <= 16'd0;
	if ((packetizer_cmp_sink_last & packetizer_cmp_sink_first)) begin
		packetizer_tlp_cmp_payload_be <= 4'd15;
	end else begin
		packetizer_tlp_cmp_payload_be <= 16'd65535;
	end
end
assign packetizer_tlp_raw_cmp_valid = packetizer_tlp_cmp_valid;
assign packetizer_tlp_cmp_ready = packetizer_tlp_raw_cmp_ready;
assign packetizer_tlp_raw_cmp_first = packetizer_tlp_cmp_first;
assign packetizer_tlp_raw_cmp_last = packetizer_tlp_cmp_last;
assign packetizer_tlp_raw_cmp_payload_dat = packetizer_tlp_cmp_payload_dat;
assign packetizer_tlp_raw_cmp_payload_be = packetizer_tlp_cmp_payload_be;
assign packetizer_tlp_raw_cmp_payload_fmt = packetizer_tlp_cmp_payload_fmt;
always @(*) begin
	packetizer_tlp_raw_cmp_header <= 128'd0;
	packetizer_tlp_raw_cmp_header[13:12] <= packetizer_tlp_cmp_payload_attr;
	packetizer_tlp_raw_cmp_header[44] <= packetizer_tlp_cmp_payload_bcm;
	packetizer_tlp_raw_cmp_header[43:32] <= packetizer_tlp_cmp_payload_byte_count;
	packetizer_tlp_raw_cmp_header[63:48] <= packetizer_tlp_cmp_payload_completer_id;
	packetizer_tlp_raw_cmp_header[14] <= packetizer_tlp_cmp_payload_ep;
	packetizer_tlp_raw_cmp_header[30:29] <= packetizer_tlp_cmp_payload_fmt;
	packetizer_tlp_raw_cmp_header[9:0] <= packetizer_tlp_cmp_payload_length;
	packetizer_tlp_raw_cmp_header[70:64] <= packetizer_tlp_cmp_payload_lower_address;
	packetizer_tlp_raw_cmp_header[95:80] <= packetizer_tlp_cmp_payload_requester_id;
	packetizer_tlp_raw_cmp_header[47:45] <= packetizer_tlp_cmp_payload_status;
	packetizer_tlp_raw_cmp_header[79:72] <= packetizer_tlp_cmp_payload_tag;
	packetizer_tlp_raw_cmp_header[22:20] <= packetizer_tlp_cmp_payload_tc;
	packetizer_tlp_raw_cmp_header[15] <= packetizer_tlp_cmp_payload_td;
	packetizer_tlp_raw_cmp_header[28:24] <= packetizer_tlp_cmp_payload_type;
end
always @(*) begin
	packetizer_tlp_raw_cmp_payload_header <= 128'd0;
	packetizer_tlp_raw_cmp_payload_header[31:0] <= {slice_proxy51[7:0], slice_proxy50[15:8], slice_proxy49[23:16], slice_proxy48[31:24]};
	packetizer_tlp_raw_cmp_payload_header[63:32] <= {slice_proxy55[7:0], slice_proxy54[15:8], slice_proxy53[23:16], slice_proxy52[31:24]};
	packetizer_tlp_raw_cmp_payload_header[95:64] <= {slice_proxy59[7:0], slice_proxy58[15:8], slice_proxy57[23:16], slice_proxy56[31:24]};
	packetizer_tlp_raw_cmp_payload_header[127:96] <= {slice_proxy63[7:0], slice_proxy62[15:8], slice_proxy61[23:16], slice_proxy60[31:24]};
end
assign packetizer_sink_sink_valid = packetizer_tlp_raw_valid;
assign packetizer_tlp_raw_ready = packetizer_sink_sink_ready;
assign packetizer_sink_sink_first = packetizer_tlp_raw_first;
assign packetizer_sink_sink_last = packetizer_tlp_raw_last;
assign packetizer_sink_sink_payload_fmt = packetizer_tlp_raw_payload_fmt;
assign packetizer_sink_sink_payload_header = packetizer_tlp_raw_payload_header;
assign packetizer_sink_sink_payload_dat = packetizer_tlp_raw_payload_dat;
assign packetizer_sink_sink_payload_be = packetizer_tlp_raw_payload_be;
assign packetizer_source_valid = packetizer_source_source_valid;
assign packetizer_source_source_ready = packetizer_source_ready;
assign packetizer_source_first = packetizer_source_source_first;
assign packetizer_source_last = packetizer_source_source_last;
always @(*) begin
	packetizer_source_payload_dat <= 128'd0;
	packetizer_source_payload_dat <= packetizer_source_source_payload_dat;
	packetizer_source_payload_dat[31:0] <= {slice_proxy67[7:0], slice_proxy66[15:8], slice_proxy65[23:16], slice_proxy64[31:24]};
	packetizer_source_payload_dat[63:32] <= {slice_proxy71[7:0], slice_proxy70[15:8], slice_proxy69[23:16], slice_proxy68[31:24]};
	packetizer_source_payload_dat[95:64] <= {slice_proxy75[7:0], slice_proxy74[15:8], slice_proxy73[23:16], slice_proxy72[31:24]};
	packetizer_source_payload_dat[127:96] <= {slice_proxy79[7:0], slice_proxy78[15:8], slice_proxy77[23:16], slice_proxy76[31:24]};
end
always @(*) begin
	packetizer_source_payload_be <= 16'd0;
	packetizer_source_payload_be[3:0] <= {slice_proxy83[0], slice_proxy82[1], slice_proxy81[2], slice_proxy80[3]};
	packetizer_source_payload_be[7:4] <= {slice_proxy87[0], slice_proxy86[1], slice_proxy85[2], slice_proxy84[3]};
	packetizer_source_payload_be[11:8] <= {slice_proxy91[0], slice_proxy90[1], slice_proxy89[2], slice_proxy88[3]};
	packetizer_source_payload_be[15:12] <= {slice_proxy95[0], slice_proxy94[1], slice_proxy93[2], slice_proxy92[3]};
end
always @(*) begin
	packetizer_request <= 2'd0;
	packetizer_request[0] <= packetizer_status0_ongoing0;
	packetizer_request[1] <= packetizer_status1_ongoing0;
end
always @(*) begin
	packetizer_tlp_raw_cmp_ready <= 1'd0;
	packetizer_tlp_raw_valid <= 1'd0;
	packetizer_tlp_raw_req_ready <= 1'd0;
	packetizer_tlp_raw_first <= 1'd0;
	packetizer_tlp_raw_last <= 1'd0;
	packetizer_tlp_raw_payload_fmt <= 2'd0;
	packetizer_tlp_raw_payload_header <= 128'd0;
	packetizer_tlp_raw_payload_dat <= 128'd0;
	packetizer_tlp_raw_payload_be <= 16'd0;
	case (packetizer_grant)
		1'd0: begin
			packetizer_tlp_raw_valid <= packetizer_tlp_raw_req_valid;
			packetizer_tlp_raw_req_ready <= packetizer_tlp_raw_ready;
			packetizer_tlp_raw_first <= packetizer_tlp_raw_req_first;
			packetizer_tlp_raw_last <= packetizer_tlp_raw_req_last;
			packetizer_tlp_raw_payload_fmt <= packetizer_tlp_raw_req_payload_fmt;
			packetizer_tlp_raw_payload_header <= packetizer_tlp_raw_req_payload_header;
			packetizer_tlp_raw_payload_dat <= packetizer_tlp_raw_req_payload_dat;
			packetizer_tlp_raw_payload_be <= packetizer_tlp_raw_req_payload_be;
		end
		1'd1: begin
			packetizer_tlp_raw_valid <= packetizer_tlp_raw_cmp_valid;
			packetizer_tlp_raw_cmp_ready <= packetizer_tlp_raw_ready;
			packetizer_tlp_raw_first <= packetizer_tlp_raw_cmp_first;
			packetizer_tlp_raw_last <= packetizer_tlp_raw_cmp_last;
			packetizer_tlp_raw_payload_fmt <= packetizer_tlp_raw_cmp_payload_fmt;
			packetizer_tlp_raw_payload_header <= packetizer_tlp_raw_cmp_payload_header;
			packetizer_tlp_raw_payload_dat <= packetizer_tlp_raw_cmp_payload_dat;
			packetizer_tlp_raw_payload_be <= packetizer_tlp_raw_cmp_payload_be;
		end
	endcase
end
always @(*) begin
	packetizer_status0_last <= 1'd0;
	if (packetizer_tlp_raw_req_valid) begin
		packetizer_status0_last <= (packetizer_tlp_raw_req_last & packetizer_tlp_raw_req_ready);
	end
end
assign packetizer_status0_ongoing0 = ((packetizer_tlp_raw_req_valid | packetizer_status0_ongoing1) & (~packetizer_status0_last));
always @(*) begin
	packetizer_status1_last <= 1'd0;
	if (packetizer_tlp_raw_cmp_valid) begin
		packetizer_status1_last <= (packetizer_tlp_raw_cmp_last & packetizer_tlp_raw_cmp_ready);
	end
end
assign packetizer_status1_ongoing0 = ((packetizer_tlp_raw_cmp_valid | packetizer_status1_ongoing1) & (~packetizer_status1_last));
always @(*) begin
	packetizer_header_sel <= 1'd0;
	case (packetizer_tlp_raw_payload_fmt)
		1'd0: begin
			packetizer_header_sel <= 1'd0;
		end
		1'd1: begin
			packetizer_header_sel <= 1'd1;
		end
		2'd2: begin
			packetizer_header_sel <= 1'd0;
		end
		2'd3: begin
			packetizer_header_sel <= 1'd1;
		end
	endcase
end
always @(*) begin
	packetizer_source_source_first <= 1'd0;
	packetizer_source_source_last <= 1'd0;
	packetizer_source_source_payload_dat <= 128'd0;
	packetizer_source_source_payload_be <= 16'd0;
	packetizer_header_inserter_3dws_sink_valid <= 1'd0;
	packetizer_header_inserter_3dws_sink_first <= 1'd0;
	packetizer_header_inserter_3dws_sink_last <= 1'd0;
	packetizer_header_inserter_3dws_sink_payload_fmt <= 2'd0;
	packetizer_header_inserter_3dws_sink_payload_header <= 128'd0;
	packetizer_header_inserter_3dws_sink_payload_dat <= 128'd0;
	packetizer_header_inserter_3dws_sink_payload_be <= 16'd0;
	packetizer_header_inserter_3dws_source_ready <= 1'd0;
	packetizer_header_inserter_4dws_sink_valid <= 1'd0;
	packetizer_header_inserter_4dws_sink_first <= 1'd0;
	packetizer_header_inserter_4dws_sink_last <= 1'd0;
	packetizer_header_inserter_4dws_sink_payload_fmt <= 2'd0;
	packetizer_header_inserter_4dws_sink_payload_header <= 128'd0;
	packetizer_header_inserter_4dws_sink_payload_dat <= 128'd0;
	packetizer_header_inserter_4dws_sink_payload_be <= 16'd0;
	packetizer_header_inserter_4dws_source_ready <= 1'd0;
	packetizer_sink_sink_ready <= 1'd0;
	packetizer_source_source_valid <= 1'd0;
	case (packetizer_header_sel)
		1'd0: begin
			packetizer_header_inserter_3dws_sink_valid <= packetizer_sink_sink_valid;
			packetizer_sink_sink_ready <= packetizer_header_inserter_3dws_sink_ready;
			packetizer_header_inserter_3dws_sink_first <= packetizer_sink_sink_first;
			packetizer_header_inserter_3dws_sink_last <= packetizer_sink_sink_last;
			packetizer_header_inserter_3dws_sink_payload_fmt <= packetizer_sink_sink_payload_fmt;
			packetizer_header_inserter_3dws_sink_payload_header <= packetizer_sink_sink_payload_header;
			packetizer_header_inserter_3dws_sink_payload_dat <= packetizer_sink_sink_payload_dat;
			packetizer_header_inserter_3dws_sink_payload_be <= packetizer_sink_sink_payload_be;
			packetizer_source_source_valid <= packetizer_header_inserter_3dws_source_valid;
			packetizer_header_inserter_3dws_source_ready <= packetizer_source_source_ready;
			packetizer_source_source_first <= packetizer_header_inserter_3dws_source_first;
			packetizer_source_source_last <= packetizer_header_inserter_3dws_source_last;
			packetizer_source_source_payload_dat <= packetizer_header_inserter_3dws_source_payload_dat;
			packetizer_source_source_payload_be <= packetizer_header_inserter_3dws_source_payload_be;
		end
		1'd1: begin
			packetizer_header_inserter_4dws_sink_valid <= packetizer_sink_sink_valid;
			packetizer_sink_sink_ready <= packetizer_header_inserter_4dws_sink_ready;
			packetizer_header_inserter_4dws_sink_first <= packetizer_sink_sink_first;
			packetizer_header_inserter_4dws_sink_last <= packetizer_sink_sink_last;
			packetizer_header_inserter_4dws_sink_payload_fmt <= packetizer_sink_sink_payload_fmt;
			packetizer_header_inserter_4dws_sink_payload_header <= packetizer_sink_sink_payload_header;
			packetizer_header_inserter_4dws_sink_payload_dat <= packetizer_sink_sink_payload_dat;
			packetizer_header_inserter_4dws_sink_payload_be <= packetizer_sink_sink_payload_be;
			packetizer_source_source_valid <= packetizer_header_inserter_4dws_source_valid;
			packetizer_header_inserter_4dws_source_ready <= packetizer_source_source_ready;
			packetizer_source_source_first <= packetizer_header_inserter_4dws_source_first;
			packetizer_source_source_last <= packetizer_header_inserter_4dws_source_last;
			packetizer_source_source_payload_dat <= packetizer_header_inserter_4dws_source_payload_dat;
			packetizer_source_source_payload_be <= packetizer_header_inserter_4dws_source_payload_be;
		end
	endcase
end
always @(*) begin
	packetizer_header_inserter_3dws_source_last <= 1'd0;
	packetizer_header_inserter_3dws_source_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state <= 1'd0;
	packetizer_header_inserter_3dws_source_payload_be <= 16'd0;
	packetizer_header_inserter_3dws_source_valid <= 1'd0;
	packetizer_header_inserter_3dws_sink_ready <= 1'd0;
	packetizer_header_inserter_3dws_source_first <= 1'd0;
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state <= litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_state;
	case (litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_state)
		1'd1: begin
			packetizer_header_inserter_3dws_source_valid <= (packetizer_header_inserter_3dws_sink_valid | packetizer_header_inserter_3dws_last);
			packetizer_header_inserter_3dws_source_last <= packetizer_header_inserter_3dws_last;
			packetizer_header_inserter_3dws_source_payload_dat[31:0] <= packetizer_header_inserter_3dws_dat[127:32];
			packetizer_header_inserter_3dws_source_payload_dat[63:32] <= packetizer_header_inserter_3dws_dat[127:64];
			packetizer_header_inserter_3dws_source_payload_dat[95:64] <= packetizer_header_inserter_3dws_dat[127:96];
			packetizer_header_inserter_3dws_source_payload_dat[127:96] <= packetizer_header_inserter_3dws_sink_payload_dat[127:0];
			packetizer_header_inserter_3dws_source_payload_be[3:0] <= 4'd15;
			packetizer_header_inserter_3dws_source_payload_be[7:4] <= 4'd15;
			packetizer_header_inserter_3dws_source_payload_be[11:8] <= 4'd15;
			if (packetizer_header_inserter_3dws_last) begin
				packetizer_header_inserter_3dws_source_payload_be[15:12] <= 1'd0;
			end else begin
				packetizer_header_inserter_3dws_source_payload_be[15:12] <= 4'd15;
			end
			if ((packetizer_header_inserter_3dws_source_valid & packetizer_header_inserter_3dws_source_ready)) begin
				packetizer_header_inserter_3dws_sink_ready <= (~packetizer_header_inserter_3dws_last);
				if (packetizer_header_inserter_3dws_source_last) begin
					litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state <= 1'd0;
				end
			end
		end
		default: begin
			packetizer_header_inserter_3dws_sink_ready <= 1'd1;
			if ((packetizer_header_inserter_3dws_sink_valid & packetizer_header_inserter_3dws_sink_first)) begin
				packetizer_header_inserter_3dws_sink_ready <= 1'd0;
				packetizer_header_inserter_3dws_source_valid <= 1'd1;
				packetizer_header_inserter_3dws_source_first <= 1'd1;
				packetizer_header_inserter_3dws_source_last <= (packetizer_header_inserter_3dws_sink_last & (packetizer_header_inserter_3dws_sink_payload_be[15:4] == 1'd0));
				packetizer_header_inserter_3dws_source_payload_dat[31:0] <= packetizer_header_inserter_3dws_sink_payload_header[127:0];
				packetizer_header_inserter_3dws_source_payload_dat[63:32] <= packetizer_header_inserter_3dws_sink_payload_header[127:32];
				packetizer_header_inserter_3dws_source_payload_dat[95:64] <= packetizer_header_inserter_3dws_sink_payload_header[127:64];
				packetizer_header_inserter_3dws_source_payload_dat[127:96] <= packetizer_header_inserter_3dws_sink_payload_dat[127:0];
				packetizer_header_inserter_3dws_source_payload_be[3:0] <= 4'd15;
				packetizer_header_inserter_3dws_source_payload_be[7:4] <= 4'd15;
				packetizer_header_inserter_3dws_source_payload_be[11:8] <= 4'd15;
				packetizer_header_inserter_3dws_source_payload_be[15:12] <= packetizer_header_inserter_3dws_sink_payload_be[15:0];
				if ((packetizer_header_inserter_3dws_source_valid & packetizer_header_inserter_3dws_source_ready)) begin
					packetizer_header_inserter_3dws_sink_ready <= 1'd1;
					if ((~packetizer_header_inserter_3dws_source_last)) begin
						litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state <= 1'd0;
	packetizer_header_inserter_4dws_source_first <= 1'd0;
	packetizer_header_inserter_4dws_source_last <= 1'd0;
	packetizer_header_inserter_4dws_source_payload_dat <= 128'd0;
	packetizer_header_inserter_4dws_source_payload_be <= 16'd0;
	packetizer_header_inserter_4dws_source_valid <= 1'd0;
	packetizer_header_inserter_4dws_sink_ready <= 1'd0;
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state <= litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_state;
	case (litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_state)
		1'd1: begin
			packetizer_header_inserter_4dws_source_valid <= packetizer_header_inserter_4dws_sink_valid;
			packetizer_header_inserter_4dws_source_last <= packetizer_header_inserter_4dws_sink_last;
			packetizer_header_inserter_4dws_source_payload_dat[31:0] <= packetizer_header_inserter_4dws_sink_payload_dat[127:0];
			packetizer_header_inserter_4dws_source_payload_dat[63:32] <= packetizer_header_inserter_4dws_sink_payload_dat[127:32];
			packetizer_header_inserter_4dws_source_payload_dat[95:64] <= packetizer_header_inserter_4dws_sink_payload_dat[127:64];
			packetizer_header_inserter_4dws_source_payload_dat[127:96] <= packetizer_header_inserter_4dws_sink_payload_dat[127:96];
			packetizer_header_inserter_4dws_source_payload_be[3:0] <= 4'd15;
			packetizer_header_inserter_4dws_source_payload_be[7:4] <= 4'd15;
			packetizer_header_inserter_4dws_source_payload_be[11:8] <= 4'd15;
			packetizer_header_inserter_4dws_source_payload_be[15:12] <= 4'd15;
			if ((packetizer_header_inserter_4dws_source_valid & packetizer_header_inserter_4dws_source_ready)) begin
				packetizer_header_inserter_4dws_sink_ready <= 1'd1;
				if (packetizer_header_inserter_4dws_source_last) begin
					litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state <= 1'd0;
				end
			end
		end
		default: begin
			packetizer_header_inserter_4dws_sink_ready <= 1'd1;
			if ((packetizer_header_inserter_4dws_sink_valid & packetizer_header_inserter_4dws_sink_first)) begin
				packetizer_header_inserter_4dws_sink_ready <= 1'd0;
				packetizer_header_inserter_4dws_source_valid <= 1'd1;
				packetizer_header_inserter_4dws_source_first <= packetizer_header_inserter_4dws_sink_first;
				packetizer_header_inserter_4dws_source_last <= (packetizer_header_inserter_4dws_sink_last & (packetizer_header_inserter_4dws_sink_payload_be == 1'd0));
				packetizer_header_inserter_4dws_source_payload_dat[31:0] <= packetizer_header_inserter_4dws_sink_payload_header[127:0];
				packetizer_header_inserter_4dws_source_payload_dat[63:32] <= packetizer_header_inserter_4dws_sink_payload_header[127:32];
				packetizer_header_inserter_4dws_source_payload_dat[95:64] <= packetizer_header_inserter_4dws_sink_payload_header[127:64];
				packetizer_header_inserter_4dws_source_payload_dat[127:96] <= packetizer_header_inserter_4dws_sink_payload_header[127:96];
				packetizer_header_inserter_4dws_source_payload_be[3:0] <= 4'd15;
				packetizer_header_inserter_4dws_source_payload_be[7:4] <= 4'd15;
				packetizer_header_inserter_4dws_source_payload_be[11:8] <= 4'd15;
				packetizer_header_inserter_4dws_source_payload_be[15:12] <= 4'd15;
				if ((packetizer_header_inserter_4dws_source_valid & packetizer_header_inserter_4dws_source_ready)) begin
					packetizer_header_inserter_4dws_sink_ready <= 1'd1;
					if ((~packetizer_header_inserter_4dws_source_last)) begin
						packetizer_header_inserter_4dws_sink_ready <= 1'd0;
						litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
assign litepciecore_litepcieendpoint_s_dispatcher_sel = 1'd1;
assign litepciecore_litepcieendpoint_m_dispatcher_sel0 = (litepciecore_litepcieendpoint_master_in_source_payload_channel == 1'd1);
assign litepciecore_litepcieendpoint_m_dispatcher_sel1 = (litepciecore_litepcieendpoint_source_payload_channel == 1'd0);
assign litepciecore_litepcieendpoint_master_out_source_valid = master_source_valid;
assign master_source_ready = litepciecore_litepcieendpoint_master_out_source_ready;
assign litepciecore_litepcieendpoint_master_out_source_first = master_source_first;
assign litepciecore_litepcieendpoint_master_out_source_last = master_source_last;
assign litepciecore_litepcieendpoint_master_out_source_payload_req_id = master_source_payload_req_id;
assign litepciecore_litepcieendpoint_master_out_source_payload_cmp_id = master_source_payload_cmp_id;
assign litepciecore_litepcieendpoint_master_out_source_payload_adr = master_source_payload_adr;
assign litepciecore_litepcieendpoint_master_out_source_payload_len = master_source_payload_len;
assign litepciecore_litepcieendpoint_master_out_source_payload_end = master_source_payload_end;
assign litepciecore_litepcieendpoint_master_out_source_payload_err = master_source_payload_err;
assign litepciecore_litepcieendpoint_master_out_source_payload_tag = master_source_payload_tag;
assign litepciecore_litepcieendpoint_master_out_source_payload_dat = master_source_payload_dat;
assign litepciecore_litepcieendpoint_master_out_source_payload_channel = master_source_payload_channel;
assign litepciecore_litepcieendpoint_master_out_source_payload_user_id = master_source_payload_user_id;
assign pcie_wishbone_master_source_valid = slave_source_valid;
assign slave_source_ready = pcie_wishbone_master_source_ready;
assign pcie_wishbone_master_source_first = slave_source_first;
assign pcie_wishbone_master_source_last = slave_source_last;
assign pcie_wishbone_master_source_payload_req_id = slave_source_payload_req_id;
assign pcie_wishbone_master_source_payload_we = slave_source_payload_we;
assign pcie_wishbone_master_source_payload_adr = slave_source_payload_adr;
assign pcie_wishbone_master_source_payload_len = slave_source_payload_len;
assign pcie_wishbone_master_source_payload_tag = slave_source_payload_tag;
assign pcie_wishbone_master_source_payload_dat = slave_source_payload_dat;
assign pcie_wishbone_master_source_payload_channel = slave_source_payload_channel;
assign pcie_wishbone_master_source_payload_user_id = slave_source_payload_user_id;
assign slave_sink_valid = pcie_wishbone_master_sink_valid;
assign pcie_wishbone_master_sink_ready = slave_sink_ready;
assign slave_sink_first = pcie_wishbone_master_sink_first;
assign slave_sink_last = pcie_wishbone_master_sink_last;
assign slave_sink_payload_req_id = pcie_wishbone_master_sink_payload_req_id;
assign slave_sink_payload_cmp_id = pcie_wishbone_master_sink_payload_cmp_id;
assign slave_sink_payload_adr = pcie_wishbone_master_sink_payload_adr;
assign slave_sink_payload_len = pcie_wishbone_master_sink_payload_len;
assign slave_sink_payload_end = pcie_wishbone_master_sink_payload_end;
assign slave_sink_payload_err = pcie_wishbone_master_sink_payload_err;
assign slave_sink_payload_tag = pcie_wishbone_master_sink_payload_tag;
assign slave_sink_payload_dat = pcie_wishbone_master_sink_payload_dat;
assign slave_sink_payload_channel = pcie_wishbone_master_sink_payload_channel;
assign slave_sink_payload_user_id = pcie_wishbone_master_sink_payload_user_id;
assign litepciecore_litepcieendpoint_master_out_sink_first = litepciecore_litepcieendpoint_master_in_sink_first;
assign litepciecore_litepcieendpoint_master_out_sink_last = litepciecore_litepcieendpoint_master_in_sink_last;
assign litepciecore_litepcieendpoint_master_out_sink_payload_req_id = litepciecore_litepcieendpoint_master_in_sink_payload_req_id;
assign litepciecore_litepcieendpoint_master_out_sink_payload_we = litepciecore_litepcieendpoint_master_in_sink_payload_we;
assign litepciecore_litepcieendpoint_master_out_sink_payload_adr = litepciecore_litepcieendpoint_master_in_sink_payload_adr;
assign litepciecore_litepcieendpoint_master_out_sink_payload_len = litepciecore_litepcieendpoint_master_in_sink_payload_len;
assign litepciecore_litepcieendpoint_master_out_sink_payload_dat = litepciecore_litepcieendpoint_master_in_sink_payload_dat;
assign litepciecore_litepcieendpoint_master_out_sink_payload_channel = litepciecore_litepcieendpoint_master_in_sink_payload_channel;
assign litepciecore_litepcieendpoint_master_out_sink_payload_user_id = litepciecore_litepcieendpoint_master_in_sink_payload_user_id;
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo4_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo4_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo0_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo7_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo3_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo6_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo2_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_first <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_last <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo5_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo1_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_cmp_reorder_ready <= 1'd0;
	case (litepciecore_litepcieendpoint_cmp_reorder_payload_tag)
		1'd0: begin
			litepciecore_litepcieendpoint_syncfifo0_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo0_sink_ready;
			litepciecore_litepcieendpoint_syncfifo0_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo0_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo0_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		1'd1: begin
			litepciecore_litepcieendpoint_syncfifo1_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo1_sink_ready;
			litepciecore_litepcieendpoint_syncfifo1_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo1_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo1_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		2'd2: begin
			litepciecore_litepcieendpoint_syncfifo2_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo2_sink_ready;
			litepciecore_litepcieendpoint_syncfifo2_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo2_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo2_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		2'd3: begin
			litepciecore_litepcieendpoint_syncfifo3_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo3_sink_ready;
			litepciecore_litepcieendpoint_syncfifo3_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo3_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo3_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		3'd4: begin
			litepciecore_litepcieendpoint_syncfifo4_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo4_sink_ready;
			litepciecore_litepcieendpoint_syncfifo4_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo4_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo4_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		3'd5: begin
			litepciecore_litepcieendpoint_syncfifo5_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo5_sink_ready;
			litepciecore_litepcieendpoint_syncfifo5_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo5_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo5_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		3'd6: begin
			litepciecore_litepcieendpoint_syncfifo6_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo6_sink_ready;
			litepciecore_litepcieendpoint_syncfifo6_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo6_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo6_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
		3'd7: begin
			litepciecore_litepcieendpoint_syncfifo7_sink_valid <= litepciecore_litepcieendpoint_cmp_reorder_valid;
			litepciecore_litepcieendpoint_cmp_reorder_ready <= litepciecore_litepcieendpoint_syncfifo7_sink_ready;
			litepciecore_litepcieendpoint_syncfifo7_sink_first <= litepciecore_litepcieendpoint_cmp_reorder_first;
			litepciecore_litepcieendpoint_syncfifo7_sink_last <= litepciecore_litepcieendpoint_cmp_reorder_last;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_req_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_req_id;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_cmp_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_adr <= litepciecore_litepcieendpoint_cmp_reorder_payload_adr;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_len <= litepciecore_litepcieendpoint_cmp_reorder_payload_len;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_end <= litepciecore_litepcieendpoint_cmp_reorder_payload_end;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_err <= litepciecore_litepcieendpoint_cmp_reorder_payload_err;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_tag <= litepciecore_litepcieendpoint_cmp_reorder_payload_tag;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_dat <= litepciecore_litepcieendpoint_cmp_reorder_payload_dat;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_channel <= litepciecore_litepcieendpoint_cmp_reorder_payload_channel;
			litepciecore_litepcieendpoint_syncfifo7_sink_payload_user_id <= litepciecore_litepcieendpoint_cmp_reorder_payload_user_id;
		end
	endcase
end
always @(*) begin
	litepciecore_litepcieendpoint_req_queue_source_ready <= 1'd0;
	if (((litepciecore_litepcieendpoint_master_in_source_valid & litepciecore_litepcieendpoint_master_in_source_last) & litepciecore_litepcieendpoint_master_in_source_payload_end)) begin
		litepciecore_litepcieendpoint_req_queue_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
	end
end
always @(*) begin
	litepciecore_litepcieendpoint_master_in_source_valid <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_first <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_last <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_req_id <= 16'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= 16'd0;
	litepciecore_litepcieendpoint_syncfifo6_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_adr <= 32'd0;
	litepciecore_litepcieendpoint_syncfifo4_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_len <= 10'd0;
	litepciecore_litepcieendpoint_syncfifo2_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_end <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo0_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_err <= 1'd0;
	litepciecore_litepcieendpoint_syncfifo7_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo5_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_dat <= 128'd0;
	litepciecore_litepcieendpoint_syncfifo3_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_syncfifo1_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_in_source_payload_user_id <= 8'd0;
	case (litepciecore_litepcieendpoint_req_queue_source_payload_tag)
		1'd0: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo0_source_valid;
			litepciecore_litepcieendpoint_syncfifo0_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo0_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo0_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo0_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo0_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo0_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo0_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo0_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo0_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo0_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo0_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo0_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo0_source_payload_user_id;
		end
		1'd1: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo1_source_valid;
			litepciecore_litepcieendpoint_syncfifo1_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo1_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo1_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo1_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo1_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo1_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo1_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo1_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo1_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo1_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo1_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo1_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo1_source_payload_user_id;
		end
		2'd2: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo2_source_valid;
			litepciecore_litepcieendpoint_syncfifo2_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo2_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo2_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo2_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo2_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo2_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo2_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo2_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo2_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo2_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo2_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo2_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo2_source_payload_user_id;
		end
		2'd3: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo3_source_valid;
			litepciecore_litepcieendpoint_syncfifo3_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo3_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo3_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo3_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo3_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo3_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo3_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo3_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo3_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo3_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo3_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo3_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo3_source_payload_user_id;
		end
		3'd4: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo4_source_valid;
			litepciecore_litepcieendpoint_syncfifo4_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo4_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo4_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo4_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo4_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo4_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo4_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo4_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo4_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo4_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo4_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo4_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo4_source_payload_user_id;
		end
		3'd5: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo5_source_valid;
			litepciecore_litepcieendpoint_syncfifo5_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo5_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo5_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo5_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo5_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo5_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo5_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo5_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo5_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo5_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo5_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo5_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo5_source_payload_user_id;
		end
		3'd6: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo6_source_valid;
			litepciecore_litepcieendpoint_syncfifo6_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo6_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo6_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo6_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo6_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo6_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo6_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo6_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo6_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo6_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo6_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo6_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo6_source_payload_user_id;
		end
		3'd7: begin
			litepciecore_litepcieendpoint_master_in_source_valid <= litepciecore_litepcieendpoint_syncfifo7_source_valid;
			litepciecore_litepcieendpoint_syncfifo7_source_ready <= litepciecore_litepcieendpoint_master_in_source_ready;
			litepciecore_litepcieendpoint_master_in_source_first <= litepciecore_litepcieendpoint_syncfifo7_source_first;
			litepciecore_litepcieendpoint_master_in_source_last <= litepciecore_litepcieendpoint_syncfifo7_source_last;
			litepciecore_litepcieendpoint_master_in_source_payload_req_id <= litepciecore_litepcieendpoint_syncfifo7_source_payload_req_id;
			litepciecore_litepcieendpoint_master_in_source_payload_cmp_id <= litepciecore_litepcieendpoint_syncfifo7_source_payload_cmp_id;
			litepciecore_litepcieendpoint_master_in_source_payload_adr <= litepciecore_litepcieendpoint_syncfifo7_source_payload_adr;
			litepciecore_litepcieendpoint_master_in_source_payload_len <= litepciecore_litepcieendpoint_syncfifo7_source_payload_len;
			litepciecore_litepcieendpoint_master_in_source_payload_end <= litepciecore_litepcieendpoint_syncfifo7_source_payload_end;
			litepciecore_litepcieendpoint_master_in_source_payload_err <= litepciecore_litepcieendpoint_syncfifo7_source_payload_err;
			litepciecore_litepcieendpoint_master_in_source_payload_tag <= litepciecore_litepcieendpoint_syncfifo7_source_payload_tag;
			litepciecore_litepcieendpoint_master_in_source_payload_dat <= litepciecore_litepcieendpoint_syncfifo7_source_payload_dat;
			litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_syncfifo7_source_payload_channel;
			litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_syncfifo7_source_payload_user_id;
		end
	endcase
	litepciecore_litepcieendpoint_master_in_source_payload_channel <= litepciecore_litepcieendpoint_req_queue_source_payload_channel;
	litepciecore_litepcieendpoint_master_in_source_payload_user_id <= litepciecore_litepcieendpoint_req_queue_source_payload_user_id;
end
assign litepciecore_litepcieendpoint_cmp_reorder_first = litepciecore_litepcieendpoint_master_out_source_first;
assign litepciecore_litepcieendpoint_cmp_reorder_last = litepciecore_litepcieendpoint_master_out_source_last;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_req_id = litepciecore_litepcieendpoint_master_out_source_payload_req_id;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_cmp_id = litepciecore_litepcieendpoint_master_out_source_payload_cmp_id;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_adr = litepciecore_litepcieendpoint_master_out_source_payload_adr;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_len = litepciecore_litepcieendpoint_master_out_source_payload_len;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_end = litepciecore_litepcieendpoint_master_out_source_payload_end;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_err = litepciecore_litepcieendpoint_master_out_source_payload_err;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_tag = litepciecore_litepcieendpoint_master_out_source_payload_tag;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_dat = litepciecore_litepcieendpoint_master_out_source_payload_dat;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_channel = litepciecore_litepcieendpoint_master_out_source_payload_channel;
assign litepciecore_litepcieendpoint_cmp_reorder_payload_user_id = litepciecore_litepcieendpoint_master_out_source_payload_user_id;
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_din = {litepciecore_litepcieendpoint_tag_queue_fifo_in_last, litepciecore_litepcieendpoint_tag_queue_fifo_in_first, litepciecore_litepcieendpoint_tag_queue_fifo_in_payload_tag};
assign {litepciecore_litepcieendpoint_tag_queue_fifo_out_last, litepciecore_litepcieendpoint_tag_queue_fifo_out_first, litepciecore_litepcieendpoint_tag_queue_fifo_out_payload_tag} = litepciecore_litepcieendpoint_tag_queue_syncfifo_dout;
assign litepciecore_litepcieendpoint_tag_queue_sink_ready = litepciecore_litepcieendpoint_tag_queue_syncfifo_writable;
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_we = litepciecore_litepcieendpoint_tag_queue_sink_valid;
assign litepciecore_litepcieendpoint_tag_queue_fifo_in_first = litepciecore_litepcieendpoint_tag_queue_sink_first;
assign litepciecore_litepcieendpoint_tag_queue_fifo_in_last = litepciecore_litepcieendpoint_tag_queue_sink_last;
assign litepciecore_litepcieendpoint_tag_queue_fifo_in_payload_tag = litepciecore_litepcieendpoint_tag_queue_sink_payload_tag;
assign litepciecore_litepcieendpoint_tag_queue_source_valid = litepciecore_litepcieendpoint_tag_queue_readable;
assign litepciecore_litepcieendpoint_tag_queue_source_first = litepciecore_litepcieendpoint_tag_queue_fifo_out_first;
assign litepciecore_litepcieendpoint_tag_queue_source_last = litepciecore_litepcieendpoint_tag_queue_fifo_out_last;
assign litepciecore_litepcieendpoint_tag_queue_source_payload_tag = litepciecore_litepcieendpoint_tag_queue_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_tag_queue_re = litepciecore_litepcieendpoint_tag_queue_source_ready;
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_re = (litepciecore_litepcieendpoint_tag_queue_syncfifo_readable & ((~litepciecore_litepcieendpoint_tag_queue_readable) | litepciecore_litepcieendpoint_tag_queue_re));
assign litepciecore_litepcieendpoint_tag_queue_level1 = (litepciecore_litepcieendpoint_tag_queue_level0 + litepciecore_litepcieendpoint_tag_queue_readable);
always @(*) begin
	litepciecore_litepcieendpoint_tag_queue_wrport_adr <= 3'd0;
	if (litepciecore_litepcieendpoint_tag_queue_replace) begin
		litepciecore_litepcieendpoint_tag_queue_wrport_adr <= (litepciecore_litepcieendpoint_tag_queue_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_tag_queue_wrport_adr <= litepciecore_litepcieendpoint_tag_queue_produce;
	end
end
assign litepciecore_litepcieendpoint_tag_queue_wrport_dat_w = litepciecore_litepcieendpoint_tag_queue_syncfifo_din;
assign litepciecore_litepcieendpoint_tag_queue_wrport_we = (litepciecore_litepcieendpoint_tag_queue_syncfifo_we & (litepciecore_litepcieendpoint_tag_queue_syncfifo_writable | litepciecore_litepcieendpoint_tag_queue_replace));
assign litepciecore_litepcieendpoint_tag_queue_do_read = (litepciecore_litepcieendpoint_tag_queue_syncfifo_readable & litepciecore_litepcieendpoint_tag_queue_syncfifo_re);
assign litepciecore_litepcieendpoint_tag_queue_rdport_adr = litepciecore_litepcieendpoint_tag_queue_consume;
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_dout = litepciecore_litepcieendpoint_tag_queue_rdport_dat_r;
assign litepciecore_litepcieendpoint_tag_queue_rdport_re = litepciecore_litepcieendpoint_tag_queue_do_read;
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_writable = (litepciecore_litepcieendpoint_tag_queue_level0 != 4'd8);
assign litepciecore_litepcieendpoint_tag_queue_syncfifo_readable = (litepciecore_litepcieendpoint_tag_queue_level0 != 1'd0);
assign litepciecore_litepcieendpoint_req_queue_syncfifo_din = {litepciecore_litepcieendpoint_req_queue_fifo_in_last, litepciecore_litepcieendpoint_req_queue_fifo_in_first, litepciecore_litepcieendpoint_req_queue_fifo_in_payload_user_id, litepciecore_litepcieendpoint_req_queue_fifo_in_payload_channel, litepciecore_litepcieendpoint_req_queue_fifo_in_payload_tag};
assign {litepciecore_litepcieendpoint_req_queue_fifo_out_last, litepciecore_litepcieendpoint_req_queue_fifo_out_first, litepciecore_litepcieendpoint_req_queue_fifo_out_payload_user_id, litepciecore_litepcieendpoint_req_queue_fifo_out_payload_channel, litepciecore_litepcieendpoint_req_queue_fifo_out_payload_tag} = litepciecore_litepcieendpoint_req_queue_syncfifo_dout;
assign litepciecore_litepcieendpoint_req_queue_sink_ready = litepciecore_litepcieendpoint_req_queue_syncfifo_writable;
assign litepciecore_litepcieendpoint_req_queue_syncfifo_we = litepciecore_litepcieendpoint_req_queue_sink_valid;
assign litepciecore_litepcieendpoint_req_queue_fifo_in_first = litepciecore_litepcieendpoint_req_queue_sink_first;
assign litepciecore_litepcieendpoint_req_queue_fifo_in_last = litepciecore_litepcieendpoint_req_queue_sink_last;
assign litepciecore_litepcieendpoint_req_queue_fifo_in_payload_tag = litepciecore_litepcieendpoint_req_queue_sink_payload_tag;
assign litepciecore_litepcieendpoint_req_queue_fifo_in_payload_channel = litepciecore_litepcieendpoint_req_queue_sink_payload_channel;
assign litepciecore_litepcieendpoint_req_queue_fifo_in_payload_user_id = litepciecore_litepcieendpoint_req_queue_sink_payload_user_id;
assign litepciecore_litepcieendpoint_req_queue_source_valid = litepciecore_litepcieendpoint_req_queue_readable;
assign litepciecore_litepcieendpoint_req_queue_source_first = litepciecore_litepcieendpoint_req_queue_fifo_out_first;
assign litepciecore_litepcieendpoint_req_queue_source_last = litepciecore_litepcieendpoint_req_queue_fifo_out_last;
assign litepciecore_litepcieendpoint_req_queue_source_payload_tag = litepciecore_litepcieendpoint_req_queue_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_req_queue_source_payload_channel = litepciecore_litepcieendpoint_req_queue_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_req_queue_source_payload_user_id = litepciecore_litepcieendpoint_req_queue_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_req_queue_re = litepciecore_litepcieendpoint_req_queue_source_ready;
assign litepciecore_litepcieendpoint_req_queue_syncfifo_re = (litepciecore_litepcieendpoint_req_queue_syncfifo_readable & ((~litepciecore_litepcieendpoint_req_queue_readable) | litepciecore_litepcieendpoint_req_queue_re));
assign litepciecore_litepcieendpoint_req_queue_level1 = (litepciecore_litepcieendpoint_req_queue_level0 + litepciecore_litepcieendpoint_req_queue_readable);
always @(*) begin
	litepciecore_litepcieendpoint_req_queue_wrport_adr <= 3'd0;
	if (litepciecore_litepcieendpoint_req_queue_replace) begin
		litepciecore_litepcieendpoint_req_queue_wrport_adr <= (litepciecore_litepcieendpoint_req_queue_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_req_queue_wrport_adr <= litepciecore_litepcieendpoint_req_queue_produce;
	end
end
assign litepciecore_litepcieendpoint_req_queue_wrport_dat_w = litepciecore_litepcieendpoint_req_queue_syncfifo_din;
assign litepciecore_litepcieendpoint_req_queue_wrport_we = (litepciecore_litepcieendpoint_req_queue_syncfifo_we & (litepciecore_litepcieendpoint_req_queue_syncfifo_writable | litepciecore_litepcieendpoint_req_queue_replace));
assign litepciecore_litepcieendpoint_req_queue_do_read = (litepciecore_litepcieendpoint_req_queue_syncfifo_readable & litepciecore_litepcieendpoint_req_queue_syncfifo_re);
assign litepciecore_litepcieendpoint_req_queue_rdport_adr = litepciecore_litepcieendpoint_req_queue_consume;
assign litepciecore_litepcieendpoint_req_queue_syncfifo_dout = litepciecore_litepcieendpoint_req_queue_rdport_dat_r;
assign litepciecore_litepcieendpoint_req_queue_rdport_re = litepciecore_litepcieendpoint_req_queue_do_read;
assign litepciecore_litepcieendpoint_req_queue_syncfifo_writable = (litepciecore_litepcieendpoint_req_queue_level0 != 4'd8);
assign litepciecore_litepcieendpoint_req_queue_syncfifo_readable = (litepciecore_litepcieendpoint_req_queue_level0 != 1'd0);
always @(*) begin
	litepciecore_litepcieendpoint_req_queue_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_master_in_sink_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_out_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_req_queue_sink_payload_tag <= 3'd0;
	litepciecore_litepcieendpoint_req_queue_sink_payload_channel <= 8'd0;
	litepciecore_litepcieendpoint_req_queue_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_tag_queue_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_master_out_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_fsm0_next_state <= 2'd0;
	litepciecore_litepcieendpoint_fsm0_next_state <= litepciecore_litepcieendpoint_fsm0_state;
	case (litepciecore_litepcieendpoint_fsm0_state)
		1'd1: begin
			litepciecore_litepcieendpoint_master_out_sink_valid <= litepciecore_litepcieendpoint_master_in_sink_valid;
			litepciecore_litepcieendpoint_master_in_sink_ready <= litepciecore_litepcieendpoint_master_out_sink_ready;
			litepciecore_litepcieendpoint_master_out_sink_payload_tag <= 6'd32;
			if (((litepciecore_litepcieendpoint_master_out_sink_valid & litepciecore_litepcieendpoint_master_out_sink_ready) & litepciecore_litepcieendpoint_master_out_sink_last)) begin
				litepciecore_litepcieendpoint_fsm0_next_state <= 1'd0;
			end
		end
		2'd2: begin
			litepciecore_litepcieendpoint_master_out_sink_valid <= litepciecore_litepcieendpoint_master_in_sink_valid;
			litepciecore_litepcieendpoint_master_in_sink_ready <= litepciecore_litepcieendpoint_master_out_sink_ready;
			litepciecore_litepcieendpoint_master_out_sink_payload_tag <= litepciecore_litepcieendpoint_tag_queue_source_payload_tag;
			if (((litepciecore_litepcieendpoint_master_out_sink_valid & litepciecore_litepcieendpoint_master_out_sink_ready) & litepciecore_litepcieendpoint_master_out_sink_last)) begin
				litepciecore_litepcieendpoint_tag_queue_source_ready <= 1'd1;
				litepciecore_litepcieendpoint_req_queue_sink_valid <= 1'd1;
				litepciecore_litepcieendpoint_req_queue_sink_payload_tag <= litepciecore_litepcieendpoint_tag_queue_source_payload_tag;
				litepciecore_litepcieendpoint_req_queue_sink_payload_channel <= litepciecore_litepcieendpoint_master_in_sink_payload_channel;
				litepciecore_litepcieendpoint_req_queue_sink_payload_user_id <= litepciecore_litepcieendpoint_master_in_sink_payload_user_id;
				litepciecore_litepcieendpoint_fsm0_next_state <= 1'd0;
			end
		end
		default: begin
			if ((litepciecore_litepcieendpoint_master_in_sink_valid & litepciecore_litepcieendpoint_master_in_sink_first)) begin
				if (litepciecore_litepcieendpoint_master_in_sink_payload_we) begin
					litepciecore_litepcieendpoint_fsm0_next_state <= 1'd1;
				end else begin
					if ((litepciecore_litepcieendpoint_tag_queue_source_valid & litepciecore_litepcieendpoint_req_queue_sink_ready)) begin
						litepciecore_litepcieendpoint_fsm0_next_state <= 2'd2;
					end
				end
			end
		end
	endcase
end
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_din = {litepciecore_litepcieendpoint_syncfifo0_fifo_in_last, litepciecore_litepcieendpoint_syncfifo0_fifo_in_first, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo0_fifo_out_last, litepciecore_litepcieendpoint_syncfifo0_fifo_out_first, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo0_syncfifo0_dout;
assign litepciecore_litepcieendpoint_syncfifo0_sink_ready = litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable;
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_we = litepciecore_litepcieendpoint_syncfifo0_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_first = litepciecore_litepcieendpoint_syncfifo0_sink_first;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_last = litepciecore_litepcieendpoint_syncfifo0_sink_last;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo0_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo0_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo0_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo0_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo0_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo0_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo0_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo0_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo0_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo0_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo0_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo0_source_valid = litepciecore_litepcieendpoint_syncfifo0_readable;
assign litepciecore_litepcieendpoint_syncfifo0_source_first = litepciecore_litepcieendpoint_syncfifo0_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo0_source_last = litepciecore_litepcieendpoint_syncfifo0_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_adr = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_len = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_end = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_err = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_tag = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_dat = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_channel = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo0_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo0_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo0_re = litepciecore_litepcieendpoint_syncfifo0_source_ready;
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_re = (litepciecore_litepcieendpoint_syncfifo0_syncfifo0_readable & ((~litepciecore_litepcieendpoint_syncfifo0_readable) | litepciecore_litepcieendpoint_syncfifo0_re));
assign litepciecore_litepcieendpoint_syncfifo0_level1 = (litepciecore_litepcieendpoint_syncfifo0_level0 + litepciecore_litepcieendpoint_syncfifo0_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo0_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo0_replace) begin
		litepciecore_litepcieendpoint_syncfifo0_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo0_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo0_wrport_adr <= litepciecore_litepcieendpoint_syncfifo0_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo0_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo0_syncfifo0_din;
assign litepciecore_litepcieendpoint_syncfifo0_wrport_we = (litepciecore_litepcieendpoint_syncfifo0_syncfifo0_we & (litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable | litepciecore_litepcieendpoint_syncfifo0_replace));
assign litepciecore_litepcieendpoint_syncfifo0_do_read = (litepciecore_litepcieendpoint_syncfifo0_syncfifo0_readable & litepciecore_litepcieendpoint_syncfifo0_syncfifo0_re);
assign litepciecore_litepcieendpoint_syncfifo0_rdport_adr = litepciecore_litepcieendpoint_syncfifo0_consume;
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_dout = litepciecore_litepcieendpoint_syncfifo0_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo0_rdport_re = litepciecore_litepcieendpoint_syncfifo0_do_read;
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable = (litepciecore_litepcieendpoint_syncfifo0_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo0_syncfifo0_readable = (litepciecore_litepcieendpoint_syncfifo0_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_din = {litepciecore_litepcieendpoint_syncfifo1_fifo_in_last, litepciecore_litepcieendpoint_syncfifo1_fifo_in_first, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo1_fifo_out_last, litepciecore_litepcieendpoint_syncfifo1_fifo_out_first, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo1_syncfifo1_dout;
assign litepciecore_litepcieendpoint_syncfifo1_sink_ready = litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable;
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_we = litepciecore_litepcieendpoint_syncfifo1_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_first = litepciecore_litepcieendpoint_syncfifo1_sink_first;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_last = litepciecore_litepcieendpoint_syncfifo1_sink_last;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo1_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo1_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo1_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo1_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo1_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo1_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo1_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo1_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo1_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo1_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo1_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo1_source_valid = litepciecore_litepcieendpoint_syncfifo1_readable;
assign litepciecore_litepcieendpoint_syncfifo1_source_first = litepciecore_litepcieendpoint_syncfifo1_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo1_source_last = litepciecore_litepcieendpoint_syncfifo1_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_adr = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_len = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_end = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_err = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_tag = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_dat = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_channel = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo1_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo1_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo1_re = litepciecore_litepcieendpoint_syncfifo1_source_ready;
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_re = (litepciecore_litepcieendpoint_syncfifo1_syncfifo1_readable & ((~litepciecore_litepcieendpoint_syncfifo1_readable) | litepciecore_litepcieendpoint_syncfifo1_re));
assign litepciecore_litepcieendpoint_syncfifo1_level1 = (litepciecore_litepcieendpoint_syncfifo1_level0 + litepciecore_litepcieendpoint_syncfifo1_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo1_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo1_replace) begin
		litepciecore_litepcieendpoint_syncfifo1_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo1_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo1_wrport_adr <= litepciecore_litepcieendpoint_syncfifo1_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo1_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo1_syncfifo1_din;
assign litepciecore_litepcieendpoint_syncfifo1_wrport_we = (litepciecore_litepcieendpoint_syncfifo1_syncfifo1_we & (litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable | litepciecore_litepcieendpoint_syncfifo1_replace));
assign litepciecore_litepcieendpoint_syncfifo1_do_read = (litepciecore_litepcieendpoint_syncfifo1_syncfifo1_readable & litepciecore_litepcieendpoint_syncfifo1_syncfifo1_re);
assign litepciecore_litepcieendpoint_syncfifo1_rdport_adr = litepciecore_litepcieendpoint_syncfifo1_consume;
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_dout = litepciecore_litepcieendpoint_syncfifo1_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo1_rdport_re = litepciecore_litepcieendpoint_syncfifo1_do_read;
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable = (litepciecore_litepcieendpoint_syncfifo1_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo1_syncfifo1_readable = (litepciecore_litepcieendpoint_syncfifo1_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_din = {litepciecore_litepcieendpoint_syncfifo2_fifo_in_last, litepciecore_litepcieendpoint_syncfifo2_fifo_in_first, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo2_fifo_out_last, litepciecore_litepcieendpoint_syncfifo2_fifo_out_first, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo2_syncfifo2_dout;
assign litepciecore_litepcieendpoint_syncfifo2_sink_ready = litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable;
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_we = litepciecore_litepcieendpoint_syncfifo2_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_first = litepciecore_litepcieendpoint_syncfifo2_sink_first;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_last = litepciecore_litepcieendpoint_syncfifo2_sink_last;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo2_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo2_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo2_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo2_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo2_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo2_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo2_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo2_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo2_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo2_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo2_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo2_source_valid = litepciecore_litepcieendpoint_syncfifo2_readable;
assign litepciecore_litepcieendpoint_syncfifo2_source_first = litepciecore_litepcieendpoint_syncfifo2_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo2_source_last = litepciecore_litepcieendpoint_syncfifo2_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_adr = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_len = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_end = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_err = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_tag = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_dat = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_channel = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo2_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo2_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo2_re = litepciecore_litepcieendpoint_syncfifo2_source_ready;
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_re = (litepciecore_litepcieendpoint_syncfifo2_syncfifo2_readable & ((~litepciecore_litepcieendpoint_syncfifo2_readable) | litepciecore_litepcieendpoint_syncfifo2_re));
assign litepciecore_litepcieendpoint_syncfifo2_level1 = (litepciecore_litepcieendpoint_syncfifo2_level0 + litepciecore_litepcieendpoint_syncfifo2_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo2_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo2_replace) begin
		litepciecore_litepcieendpoint_syncfifo2_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo2_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo2_wrport_adr <= litepciecore_litepcieendpoint_syncfifo2_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo2_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo2_syncfifo2_din;
assign litepciecore_litepcieendpoint_syncfifo2_wrport_we = (litepciecore_litepcieendpoint_syncfifo2_syncfifo2_we & (litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable | litepciecore_litepcieendpoint_syncfifo2_replace));
assign litepciecore_litepcieendpoint_syncfifo2_do_read = (litepciecore_litepcieendpoint_syncfifo2_syncfifo2_readable & litepciecore_litepcieendpoint_syncfifo2_syncfifo2_re);
assign litepciecore_litepcieendpoint_syncfifo2_rdport_adr = litepciecore_litepcieendpoint_syncfifo2_consume;
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_dout = litepciecore_litepcieendpoint_syncfifo2_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo2_rdport_re = litepciecore_litepcieendpoint_syncfifo2_do_read;
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable = (litepciecore_litepcieendpoint_syncfifo2_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo2_syncfifo2_readable = (litepciecore_litepcieendpoint_syncfifo2_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_din = {litepciecore_litepcieendpoint_syncfifo3_fifo_in_last, litepciecore_litepcieendpoint_syncfifo3_fifo_in_first, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo3_fifo_out_last, litepciecore_litepcieendpoint_syncfifo3_fifo_out_first, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo3_syncfifo3_dout;
assign litepciecore_litepcieendpoint_syncfifo3_sink_ready = litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable;
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_we = litepciecore_litepcieendpoint_syncfifo3_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_first = litepciecore_litepcieendpoint_syncfifo3_sink_first;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_last = litepciecore_litepcieendpoint_syncfifo3_sink_last;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo3_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo3_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo3_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo3_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo3_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo3_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo3_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo3_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo3_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo3_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo3_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo3_source_valid = litepciecore_litepcieendpoint_syncfifo3_readable;
assign litepciecore_litepcieendpoint_syncfifo3_source_first = litepciecore_litepcieendpoint_syncfifo3_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo3_source_last = litepciecore_litepcieendpoint_syncfifo3_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_adr = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_len = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_end = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_err = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_tag = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_dat = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_channel = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo3_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo3_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo3_re = litepciecore_litepcieendpoint_syncfifo3_source_ready;
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_re = (litepciecore_litepcieendpoint_syncfifo3_syncfifo3_readable & ((~litepciecore_litepcieendpoint_syncfifo3_readable) | litepciecore_litepcieendpoint_syncfifo3_re));
assign litepciecore_litepcieendpoint_syncfifo3_level1 = (litepciecore_litepcieendpoint_syncfifo3_level0 + litepciecore_litepcieendpoint_syncfifo3_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo3_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo3_replace) begin
		litepciecore_litepcieendpoint_syncfifo3_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo3_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo3_wrport_adr <= litepciecore_litepcieendpoint_syncfifo3_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo3_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo3_syncfifo3_din;
assign litepciecore_litepcieendpoint_syncfifo3_wrport_we = (litepciecore_litepcieendpoint_syncfifo3_syncfifo3_we & (litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable | litepciecore_litepcieendpoint_syncfifo3_replace));
assign litepciecore_litepcieendpoint_syncfifo3_do_read = (litepciecore_litepcieendpoint_syncfifo3_syncfifo3_readable & litepciecore_litepcieendpoint_syncfifo3_syncfifo3_re);
assign litepciecore_litepcieendpoint_syncfifo3_rdport_adr = litepciecore_litepcieendpoint_syncfifo3_consume;
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_dout = litepciecore_litepcieendpoint_syncfifo3_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo3_rdport_re = litepciecore_litepcieendpoint_syncfifo3_do_read;
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable = (litepciecore_litepcieendpoint_syncfifo3_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo3_syncfifo3_readable = (litepciecore_litepcieendpoint_syncfifo3_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_din = {litepciecore_litepcieendpoint_syncfifo4_fifo_in_last, litepciecore_litepcieendpoint_syncfifo4_fifo_in_first, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo4_fifo_out_last, litepciecore_litepcieendpoint_syncfifo4_fifo_out_first, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo4_syncfifo4_dout;
assign litepciecore_litepcieendpoint_syncfifo4_sink_ready = litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable;
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_we = litepciecore_litepcieendpoint_syncfifo4_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_first = litepciecore_litepcieendpoint_syncfifo4_sink_first;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_last = litepciecore_litepcieendpoint_syncfifo4_sink_last;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo4_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo4_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo4_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo4_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo4_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo4_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo4_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo4_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo4_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo4_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo4_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo4_source_valid = litepciecore_litepcieendpoint_syncfifo4_readable;
assign litepciecore_litepcieendpoint_syncfifo4_source_first = litepciecore_litepcieendpoint_syncfifo4_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo4_source_last = litepciecore_litepcieendpoint_syncfifo4_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_adr = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_len = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_end = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_err = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_tag = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_dat = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_channel = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo4_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo4_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo4_re = litepciecore_litepcieendpoint_syncfifo4_source_ready;
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_re = (litepciecore_litepcieendpoint_syncfifo4_syncfifo4_readable & ((~litepciecore_litepcieendpoint_syncfifo4_readable) | litepciecore_litepcieendpoint_syncfifo4_re));
assign litepciecore_litepcieendpoint_syncfifo4_level1 = (litepciecore_litepcieendpoint_syncfifo4_level0 + litepciecore_litepcieendpoint_syncfifo4_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo4_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo4_replace) begin
		litepciecore_litepcieendpoint_syncfifo4_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo4_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo4_wrport_adr <= litepciecore_litepcieendpoint_syncfifo4_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo4_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo4_syncfifo4_din;
assign litepciecore_litepcieendpoint_syncfifo4_wrport_we = (litepciecore_litepcieendpoint_syncfifo4_syncfifo4_we & (litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable | litepciecore_litepcieendpoint_syncfifo4_replace));
assign litepciecore_litepcieendpoint_syncfifo4_do_read = (litepciecore_litepcieendpoint_syncfifo4_syncfifo4_readable & litepciecore_litepcieendpoint_syncfifo4_syncfifo4_re);
assign litepciecore_litepcieendpoint_syncfifo4_rdport_adr = litepciecore_litepcieendpoint_syncfifo4_consume;
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_dout = litepciecore_litepcieendpoint_syncfifo4_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo4_rdport_re = litepciecore_litepcieendpoint_syncfifo4_do_read;
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable = (litepciecore_litepcieendpoint_syncfifo4_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo4_syncfifo4_readable = (litepciecore_litepcieendpoint_syncfifo4_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_din = {litepciecore_litepcieendpoint_syncfifo5_fifo_in_last, litepciecore_litepcieendpoint_syncfifo5_fifo_in_first, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo5_fifo_out_last, litepciecore_litepcieendpoint_syncfifo5_fifo_out_first, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo5_syncfifo5_dout;
assign litepciecore_litepcieendpoint_syncfifo5_sink_ready = litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable;
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_we = litepciecore_litepcieendpoint_syncfifo5_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_first = litepciecore_litepcieendpoint_syncfifo5_sink_first;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_last = litepciecore_litepcieendpoint_syncfifo5_sink_last;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo5_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo5_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo5_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo5_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo5_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo5_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo5_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo5_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo5_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo5_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo5_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo5_source_valid = litepciecore_litepcieendpoint_syncfifo5_readable;
assign litepciecore_litepcieendpoint_syncfifo5_source_first = litepciecore_litepcieendpoint_syncfifo5_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo5_source_last = litepciecore_litepcieendpoint_syncfifo5_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_adr = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_len = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_end = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_err = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_tag = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_dat = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_channel = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo5_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo5_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo5_re = litepciecore_litepcieendpoint_syncfifo5_source_ready;
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_re = (litepciecore_litepcieendpoint_syncfifo5_syncfifo5_readable & ((~litepciecore_litepcieendpoint_syncfifo5_readable) | litepciecore_litepcieendpoint_syncfifo5_re));
assign litepciecore_litepcieendpoint_syncfifo5_level1 = (litepciecore_litepcieendpoint_syncfifo5_level0 + litepciecore_litepcieendpoint_syncfifo5_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo5_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo5_replace) begin
		litepciecore_litepcieendpoint_syncfifo5_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo5_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo5_wrport_adr <= litepciecore_litepcieendpoint_syncfifo5_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo5_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo5_syncfifo5_din;
assign litepciecore_litepcieendpoint_syncfifo5_wrport_we = (litepciecore_litepcieendpoint_syncfifo5_syncfifo5_we & (litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable | litepciecore_litepcieendpoint_syncfifo5_replace));
assign litepciecore_litepcieendpoint_syncfifo5_do_read = (litepciecore_litepcieendpoint_syncfifo5_syncfifo5_readable & litepciecore_litepcieendpoint_syncfifo5_syncfifo5_re);
assign litepciecore_litepcieendpoint_syncfifo5_rdport_adr = litepciecore_litepcieendpoint_syncfifo5_consume;
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_dout = litepciecore_litepcieendpoint_syncfifo5_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo5_rdport_re = litepciecore_litepcieendpoint_syncfifo5_do_read;
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable = (litepciecore_litepcieendpoint_syncfifo5_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo5_syncfifo5_readable = (litepciecore_litepcieendpoint_syncfifo5_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_din = {litepciecore_litepcieendpoint_syncfifo6_fifo_in_last, litepciecore_litepcieendpoint_syncfifo6_fifo_in_first, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo6_fifo_out_last, litepciecore_litepcieendpoint_syncfifo6_fifo_out_first, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo6_syncfifo6_dout;
assign litepciecore_litepcieendpoint_syncfifo6_sink_ready = litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable;
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_we = litepciecore_litepcieendpoint_syncfifo6_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_first = litepciecore_litepcieendpoint_syncfifo6_sink_first;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_last = litepciecore_litepcieendpoint_syncfifo6_sink_last;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo6_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo6_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo6_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo6_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo6_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo6_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo6_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo6_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo6_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo6_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo6_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo6_source_valid = litepciecore_litepcieendpoint_syncfifo6_readable;
assign litepciecore_litepcieendpoint_syncfifo6_source_first = litepciecore_litepcieendpoint_syncfifo6_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo6_source_last = litepciecore_litepcieendpoint_syncfifo6_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_adr = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_len = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_end = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_err = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_tag = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_dat = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_channel = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo6_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo6_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo6_re = litepciecore_litepcieendpoint_syncfifo6_source_ready;
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_re = (litepciecore_litepcieendpoint_syncfifo6_syncfifo6_readable & ((~litepciecore_litepcieendpoint_syncfifo6_readable) | litepciecore_litepcieendpoint_syncfifo6_re));
assign litepciecore_litepcieendpoint_syncfifo6_level1 = (litepciecore_litepcieendpoint_syncfifo6_level0 + litepciecore_litepcieendpoint_syncfifo6_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo6_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo6_replace) begin
		litepciecore_litepcieendpoint_syncfifo6_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo6_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo6_wrport_adr <= litepciecore_litepcieendpoint_syncfifo6_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo6_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo6_syncfifo6_din;
assign litepciecore_litepcieendpoint_syncfifo6_wrport_we = (litepciecore_litepcieendpoint_syncfifo6_syncfifo6_we & (litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable | litepciecore_litepcieendpoint_syncfifo6_replace));
assign litepciecore_litepcieendpoint_syncfifo6_do_read = (litepciecore_litepcieendpoint_syncfifo6_syncfifo6_readable & litepciecore_litepcieendpoint_syncfifo6_syncfifo6_re);
assign litepciecore_litepcieendpoint_syncfifo6_rdport_adr = litepciecore_litepcieendpoint_syncfifo6_consume;
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_dout = litepciecore_litepcieendpoint_syncfifo6_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo6_rdport_re = litepciecore_litepcieendpoint_syncfifo6_do_read;
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable = (litepciecore_litepcieendpoint_syncfifo6_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo6_syncfifo6_readable = (litepciecore_litepcieendpoint_syncfifo6_level0 != 1'd0);
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_din = {litepciecore_litepcieendpoint_syncfifo7_fifo_in_last, litepciecore_litepcieendpoint_syncfifo7_fifo_in_first, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_user_id, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_channel, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_dat, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_tag, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_err, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_end, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_len, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_adr, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_req_id};
assign {litepciecore_litepcieendpoint_syncfifo7_fifo_out_last, litepciecore_litepcieendpoint_syncfifo7_fifo_out_first, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_user_id, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_channel, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_dat, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_tag, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_err, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_end, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_len, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_adr, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id, litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_req_id} = litepciecore_litepcieendpoint_syncfifo7_syncfifo7_dout;
assign litepciecore_litepcieendpoint_syncfifo7_sink_ready = litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable;
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_we = litepciecore_litepcieendpoint_syncfifo7_sink_valid;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_first = litepciecore_litepcieendpoint_syncfifo7_sink_first;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_last = litepciecore_litepcieendpoint_syncfifo7_sink_last;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_req_id = litepciecore_litepcieendpoint_syncfifo7_sink_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo7_sink_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_adr = litepciecore_litepcieendpoint_syncfifo7_sink_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_len = litepciecore_litepcieendpoint_syncfifo7_sink_payload_len;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_end = litepciecore_litepcieendpoint_syncfifo7_sink_payload_end;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_err = litepciecore_litepcieendpoint_syncfifo7_sink_payload_err;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_tag = litepciecore_litepcieendpoint_syncfifo7_sink_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_dat = litepciecore_litepcieendpoint_syncfifo7_sink_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_channel = litepciecore_litepcieendpoint_syncfifo7_sink_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo7_fifo_in_payload_user_id = litepciecore_litepcieendpoint_syncfifo7_sink_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo7_source_valid = litepciecore_litepcieendpoint_syncfifo7_readable;
assign litepciecore_litepcieendpoint_syncfifo7_source_first = litepciecore_litepcieendpoint_syncfifo7_fifo_out_first;
assign litepciecore_litepcieendpoint_syncfifo7_source_last = litepciecore_litepcieendpoint_syncfifo7_fifo_out_last;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_req_id = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_req_id;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_cmp_id = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_adr = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_adr;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_len = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_len;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_end = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_end;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_err = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_err;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_tag = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_tag;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_dat = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_dat;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_channel = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_channel;
assign litepciecore_litepcieendpoint_syncfifo7_source_payload_user_id = litepciecore_litepcieendpoint_syncfifo7_fifo_out_payload_user_id;
assign litepciecore_litepcieendpoint_syncfifo7_re = litepciecore_litepcieendpoint_syncfifo7_source_ready;
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_re = (litepciecore_litepcieendpoint_syncfifo7_syncfifo7_readable & ((~litepciecore_litepcieendpoint_syncfifo7_readable) | litepciecore_litepcieendpoint_syncfifo7_re));
assign litepciecore_litepcieendpoint_syncfifo7_level1 = (litepciecore_litepcieendpoint_syncfifo7_level0 + litepciecore_litepcieendpoint_syncfifo7_readable);
always @(*) begin
	litepciecore_litepcieendpoint_syncfifo7_wrport_adr <= 7'd0;
	if (litepciecore_litepcieendpoint_syncfifo7_replace) begin
		litepciecore_litepcieendpoint_syncfifo7_wrport_adr <= (litepciecore_litepcieendpoint_syncfifo7_produce - 1'd1);
	end else begin
		litepciecore_litepcieendpoint_syncfifo7_wrport_adr <= litepciecore_litepcieendpoint_syncfifo7_produce;
	end
end
assign litepciecore_litepcieendpoint_syncfifo7_wrport_dat_w = litepciecore_litepcieendpoint_syncfifo7_syncfifo7_din;
assign litepciecore_litepcieendpoint_syncfifo7_wrport_we = (litepciecore_litepcieendpoint_syncfifo7_syncfifo7_we & (litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable | litepciecore_litepcieendpoint_syncfifo7_replace));
assign litepciecore_litepcieendpoint_syncfifo7_do_read = (litepciecore_litepcieendpoint_syncfifo7_syncfifo7_readable & litepciecore_litepcieendpoint_syncfifo7_syncfifo7_re);
assign litepciecore_litepcieendpoint_syncfifo7_rdport_adr = litepciecore_litepcieendpoint_syncfifo7_consume;
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_dout = litepciecore_litepcieendpoint_syncfifo7_rdport_dat_r;
assign litepciecore_litepcieendpoint_syncfifo7_rdport_re = litepciecore_litepcieendpoint_syncfifo7_do_read;
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable = (litepciecore_litepcieendpoint_syncfifo7_level0 != 8'd128);
assign litepciecore_litepcieendpoint_syncfifo7_syncfifo7_readable = (litepciecore_litepcieendpoint_syncfifo7_level0 != 1'd0);
always @(*) begin
	litepciecore_litepcieendpoint_master_out_source_ready <= 1'd0;
	litepciecore_litepcieendpoint_fsm1_next_state <= 2'd0;
	litepciecore_litepcieendpoint_tag_queue_sink_payload_tag <= 3'd0;
	litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value <= 3'd0;
	litepciecore_litepcieendpoint_cmp_reorder_valid <= 1'd0;
	litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce <= 1'd0;
	litepciecore_litepcieendpoint_tag_queue_sink_valid <= 1'd0;
	litepciecore_litepcieendpoint_fsm1_next_state <= litepciecore_litepcieendpoint_fsm1_state;
	case (litepciecore_litepcieendpoint_fsm1_state)
		1'd1: begin
			if ((litepciecore_litepcieendpoint_master_out_source_valid & litepciecore_litepcieendpoint_master_out_source_first)) begin
				litepciecore_litepcieendpoint_fsm1_next_state <= 2'd2;
			end else begin
				litepciecore_litepcieendpoint_master_out_source_ready <= 1'd1;
			end
		end
		2'd2: begin
			litepciecore_litepcieendpoint_cmp_reorder_valid <= litepciecore_litepcieendpoint_master_out_source_valid;
			litepciecore_litepcieendpoint_master_out_source_ready <= litepciecore_litepcieendpoint_cmp_reorder_ready;
			if (((litepciecore_litepcieendpoint_master_out_source_valid & litepciecore_litepcieendpoint_master_out_source_ready) & litepciecore_litepcieendpoint_master_out_source_last)) begin
				if (litepciecore_litepcieendpoint_master_out_source_payload_end) begin
					litepciecore_litepcieendpoint_tag_queue_sink_valid <= 1'd1;
					litepciecore_litepcieendpoint_tag_queue_sink_payload_tag <= litepciecore_litepcieendpoint_master_out_source_payload_tag;
				end
				litepciecore_litepcieendpoint_fsm1_next_state <= 1'd1;
			end
		end
		default: begin
			litepciecore_litepcieendpoint_tag_queue_sink_valid <= 1'd1;
			litepciecore_litepcieendpoint_tag_queue_sink_payload_tag <= litepciecore_litepcieendpoint_fill_tag;
			litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value <= (litepciecore_litepcieendpoint_fill_tag + 1'd1);
			litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce <= 1'd1;
			if ((litepciecore_litepcieendpoint_fill_tag == 3'd7)) begin
				litepciecore_litepcieendpoint_fsm1_next_state <= 1'd1;
			end
		end
	endcase
end
assign litepciecore_litepcieendpoint_master_in_sink_valid = litepciemasterinternalport1_sink_valid;
assign litepciemasterinternalport1_sink_ready = litepciecore_litepcieendpoint_master_in_sink_ready;
assign litepciecore_litepcieendpoint_master_in_sink_first = litepciemasterinternalport1_sink_first;
assign litepciecore_litepcieendpoint_master_in_sink_last = litepciemasterinternalport1_sink_last;
assign litepciecore_litepcieendpoint_master_in_sink_payload_req_id = litepciemasterinternalport1_sink_payload_req_id;
assign litepciecore_litepcieendpoint_master_in_sink_payload_we = litepciemasterinternalport1_sink_payload_we;
assign litepciecore_litepcieendpoint_master_in_sink_payload_adr = litepciemasterinternalport1_sink_payload_adr;
assign litepciecore_litepcieendpoint_master_in_sink_payload_len = litepciemasterinternalport1_sink_payload_len;
assign litepciecore_litepcieendpoint_master_in_sink_payload_tag = litepciemasterinternalport1_sink_payload_tag;
assign litepciecore_litepcieendpoint_master_in_sink_payload_dat = litepciemasterinternalport1_sink_payload_dat;
assign litepciecore_litepcieendpoint_master_in_sink_payload_channel = litepciemasterinternalport1_sink_payload_channel;
assign litepciecore_litepcieendpoint_master_in_sink_payload_user_id = litepciemasterinternalport1_sink_payload_user_id;
assign litepciemasterinternalport1_source_valid = litepciecore_litepcieendpoint_master_in_source_valid;
assign litepciecore_litepcieendpoint_master_in_source_ready = litepciemasterinternalport1_source_ready;
assign litepciemasterinternalport1_source_first = litepciecore_litepcieendpoint_master_in_source_first;
assign litepciemasterinternalport1_source_last = litepciecore_litepcieendpoint_master_in_source_last;
assign litepciemasterinternalport1_source_payload_req_id = litepciecore_litepcieendpoint_master_in_source_payload_req_id;
assign litepciemasterinternalport1_source_payload_cmp_id = litepciecore_litepcieendpoint_master_in_source_payload_cmp_id;
assign litepciemasterinternalport1_source_payload_adr = litepciecore_litepcieendpoint_master_in_source_payload_adr;
assign litepciemasterinternalport1_source_payload_len = litepciecore_litepcieendpoint_master_in_source_payload_len;
assign litepciemasterinternalport1_source_payload_end = litepciecore_litepcieendpoint_master_in_source_payload_end;
assign litepciemasterinternalport1_source_payload_err = litepciecore_litepcieendpoint_master_in_source_payload_err;
assign litepciemasterinternalport1_source_payload_tag = litepciecore_litepcieendpoint_master_in_source_payload_tag;
assign litepciemasterinternalport1_source_payload_dat = litepciecore_litepcieendpoint_master_in_source_payload_dat;
assign litepciemasterinternalport1_source_payload_channel = litepciecore_litepcieendpoint_master_in_source_payload_channel;
assign litepciemasterinternalport1_source_payload_user_id = litepciecore_litepcieendpoint_master_in_source_payload_user_id;
assign litepciecore_litepcieendpoint_sink_valid = litepciemasterinternalport0_sink_valid;
assign litepciemasterinternalport0_sink_ready = litepciecore_litepcieendpoint_sink_ready;
assign litepciecore_litepcieendpoint_sink_first = litepciemasterinternalport0_sink_first;
assign litepciecore_litepcieendpoint_sink_last = litepciemasterinternalport0_sink_last;
assign litepciecore_litepcieendpoint_sink_payload_req_id = litepciemasterinternalport0_sink_payload_req_id;
assign litepciecore_litepcieendpoint_sink_payload_we = litepciemasterinternalport0_sink_payload_we;
assign litepciecore_litepcieendpoint_sink_payload_adr = litepciemasterinternalport0_sink_payload_adr;
assign litepciecore_litepcieendpoint_sink_payload_len = litepciemasterinternalport0_sink_payload_len;
assign litepciecore_litepcieendpoint_sink_payload_tag = litepciemasterinternalport0_sink_payload_tag;
assign litepciecore_litepcieendpoint_sink_payload_dat = litepciemasterinternalport0_sink_payload_dat;
assign litepciecore_litepcieendpoint_sink_payload_channel = litepciemasterinternalport0_sink_payload_channel;
assign litepciecore_litepcieendpoint_sink_payload_user_id = litepciemasterinternalport0_sink_payload_user_id;
assign litepciemasterinternalport0_source_valid = litepciecore_litepcieendpoint_source_valid;
assign litepciecore_litepcieendpoint_source_ready = litepciemasterinternalport0_source_ready;
assign litepciemasterinternalport0_source_first = litepciecore_litepcieendpoint_source_first;
assign litepciemasterinternalport0_source_last = litepciecore_litepcieendpoint_source_last;
assign litepciemasterinternalport0_source_payload_req_id = litepciecore_litepcieendpoint_source_payload_req_id;
assign litepciemasterinternalport0_source_payload_cmp_id = litepciecore_litepcieendpoint_source_payload_cmp_id;
assign litepciemasterinternalport0_source_payload_adr = litepciecore_litepcieendpoint_source_payload_adr;
assign litepciemasterinternalport0_source_payload_len = litepciecore_litepcieendpoint_source_payload_len;
assign litepciemasterinternalport0_source_payload_end = litepciecore_litepcieendpoint_source_payload_end;
assign litepciemasterinternalport0_source_payload_err = litepciecore_litepcieendpoint_source_payload_err;
assign litepciemasterinternalport0_source_payload_tag = litepciecore_litepcieendpoint_source_payload_tag;
assign litepciemasterinternalport0_source_payload_dat = litepciecore_litepcieendpoint_source_payload_dat;
assign litepciemasterinternalport0_source_payload_channel = litepciecore_litepcieendpoint_source_payload_channel;
assign litepciemasterinternalport0_source_payload_user_id = litepciecore_litepcieendpoint_source_payload_user_id;
always @(*) begin
	litepciecore_litepcieendpoint_request <= 2'd0;
	litepciecore_litepcieendpoint_request[0] <= litepciecore_litepcieendpoint_status0_ongoing0;
	litepciecore_litepcieendpoint_request[1] <= litepciecore_litepcieendpoint_status1_ongoing0;
end
always @(*) begin
	master_sink_first <= 1'd0;
	master_sink_last <= 1'd0;
	master_sink_payload_req_id <= 16'd0;
	master_sink_payload_we <= 1'd0;
	master_sink_payload_adr <= 32'd0;
	master_sink_payload_len <= 10'd0;
	master_sink_payload_tag <= 8'd0;
	litepciecore_litepcieendpoint_sink_ready <= 1'd0;
	master_sink_payload_dat <= 128'd0;
	master_sink_payload_channel <= 8'd0;
	master_sink_payload_user_id <= 8'd0;
	litepciecore_litepcieendpoint_master_out_sink_ready <= 1'd0;
	master_sink_valid <= 1'd0;
	case (litepciecore_litepcieendpoint_grant)
		1'd0: begin
			master_sink_valid <= litepciecore_litepcieendpoint_master_out_sink_valid;
			litepciecore_litepcieendpoint_master_out_sink_ready <= master_sink_ready;
			master_sink_first <= litepciecore_litepcieendpoint_master_out_sink_first;
			master_sink_last <= litepciecore_litepcieendpoint_master_out_sink_last;
			master_sink_payload_req_id <= litepciecore_litepcieendpoint_master_out_sink_payload_req_id;
			master_sink_payload_we <= litepciecore_litepcieendpoint_master_out_sink_payload_we;
			master_sink_payload_adr <= litepciecore_litepcieendpoint_master_out_sink_payload_adr;
			master_sink_payload_len <= litepciecore_litepcieendpoint_master_out_sink_payload_len;
			master_sink_payload_tag <= litepciecore_litepcieendpoint_master_out_sink_payload_tag;
			master_sink_payload_dat <= litepciecore_litepcieendpoint_master_out_sink_payload_dat;
			master_sink_payload_channel <= litepciecore_litepcieendpoint_master_out_sink_payload_channel;
			master_sink_payload_user_id <= litepciecore_litepcieendpoint_master_out_sink_payload_user_id;
		end
		1'd1: begin
			master_sink_valid <= litepciecore_litepcieendpoint_sink_valid;
			litepciecore_litepcieendpoint_sink_ready <= master_sink_ready;
			master_sink_first <= litepciecore_litepcieendpoint_sink_first;
			master_sink_last <= litepciecore_litepcieendpoint_sink_last;
			master_sink_payload_req_id <= litepciecore_litepcieendpoint_sink_payload_req_id;
			master_sink_payload_we <= litepciecore_litepcieendpoint_sink_payload_we;
			master_sink_payload_adr <= litepciecore_litepcieendpoint_sink_payload_adr;
			master_sink_payload_len <= litepciecore_litepcieendpoint_sink_payload_len;
			master_sink_payload_tag <= litepciecore_litepcieendpoint_sink_payload_tag;
			master_sink_payload_dat <= litepciecore_litepcieendpoint_sink_payload_dat;
			master_sink_payload_channel <= litepciecore_litepcieendpoint_sink_payload_channel;
			master_sink_payload_user_id <= litepciecore_litepcieendpoint_sink_payload_user_id;
		end
	endcase
end
always @(*) begin
	litepciecore_litepcieendpoint_status0_last <= 1'd0;
	if (litepciecore_litepcieendpoint_master_out_sink_valid) begin
		litepciecore_litepcieendpoint_status0_last <= (litepciecore_litepcieendpoint_master_out_sink_last & litepciecore_litepcieendpoint_master_out_sink_ready);
	end
end
assign litepciecore_litepcieendpoint_status0_ongoing0 = ((litepciecore_litepcieendpoint_master_out_sink_valid | litepciecore_litepcieendpoint_status0_ongoing1) & (~litepciecore_litepcieendpoint_status0_last));
always @(*) begin
	litepciecore_litepcieendpoint_status1_last <= 1'd0;
	if (litepciecore_litepcieendpoint_sink_valid) begin
		litepciecore_litepcieendpoint_status1_last <= (litepciecore_litepcieendpoint_sink_last & litepciecore_litepcieendpoint_sink_ready);
	end
end
assign litepciecore_litepcieendpoint_status1_ongoing0 = ((litepciecore_litepcieendpoint_sink_valid | litepciecore_litepcieendpoint_status1_ongoing1) & (~litepciecore_litepcieendpoint_status1_last));
always @(*) begin
	pcie_wishbone_master_wishbone_we <= 1'd0;
	litepciecore_litepciewishbonemaster_next_state <= 2'd0;
	pcie_wishbone_master_source_ready <= 1'd0;
	pcie_wishbone_master_sink_valid <= 1'd0;
	pcie_wishbone_master_wishbone_cyc <= 1'd0;
	pcie_wishbone_master_update_dat <= 1'd0;
	pcie_wishbone_master_wishbone_stb <= 1'd0;
	litepciecore_litepciewishbonemaster_next_state <= litepciecore_litepciewishbonemaster_state;
	case (litepciecore_litepciewishbonemaster_state)
		1'd1: begin
			pcie_wishbone_master_wishbone_stb <= 1'd1;
			pcie_wishbone_master_wishbone_we <= 1'd1;
			pcie_wishbone_master_wishbone_cyc <= 1'd1;
			if (pcie_wishbone_master_wishbone_ack) begin
				pcie_wishbone_master_source_ready <= 1'd1;
				litepciecore_litepciewishbonemaster_next_state <= 1'd0;
			end
		end
		2'd2: begin
			pcie_wishbone_master_wishbone_stb <= 1'd1;
			pcie_wishbone_master_wishbone_we <= 1'd0;
			pcie_wishbone_master_wishbone_cyc <= 1'd1;
			if (pcie_wishbone_master_wishbone_ack) begin
				pcie_wishbone_master_update_dat <= 1'd1;
				litepciecore_litepciewishbonemaster_next_state <= 2'd3;
			end
		end
		2'd3: begin
			pcie_wishbone_master_sink_valid <= 1'd1;
			if (pcie_wishbone_master_sink_ready) begin
				pcie_wishbone_master_source_ready <= 1'd1;
				litepciecore_litepciewishbonemaster_next_state <= 1'd0;
			end
		end
		default: begin
			if ((pcie_wishbone_master_source_valid & pcie_wishbone_master_source_first)) begin
				if (pcie_wishbone_master_source_payload_we) begin
					litepciecore_litepciewishbonemaster_next_state <= 1'd1;
				end else begin
					litepciecore_litepciewishbonemaster_next_state <= 2'd2;
				end
			end else begin
				pcie_wishbone_master_source_ready <= 1'd1;
			end
		end
	endcase
end
assign buffering_sink_sink_valid = reader_source_source_valid;
assign reader_source_source_ready = buffering_sink_sink_ready;
assign buffering_sink_sink_first = reader_source_source_first;
assign buffering_sink_sink_last = reader_source_source_last;
assign buffering_sink_sink_payload_data = reader_source_source_payload_data;
assign writer_sink_sink_valid = buffering_source_source_valid;
assign buffering_source_source_ready = writer_sink_sink_ready;
assign writer_sink_sink_first = buffering_source_source_first;
assign writer_sink_sink_last = buffering_source_source_last;
assign writer_sink_sink_payload_data = buffering_source_source_payload_data;
assign buffering_next_sink_valid = bufferizeendpoints0_source_source_valid;
assign bufferizeendpoints0_source_source_ready = buffering_next_sink_ready;
assign buffering_next_sink_first = bufferizeendpoints0_source_source_first;
assign buffering_next_sink_last = bufferizeendpoints0_source_source_last;
assign buffering_next_sink_payload_data = bufferizeendpoints0_source_source_payload_data;
assign bufferizeendpoints1_sink_sink_valid = buffering_next_source_valid;
assign buffering_next_source_ready = bufferizeendpoints1_sink_sink_ready;
assign bufferizeendpoints1_sink_sink_first = buffering_next_source_first;
assign bufferizeendpoints1_sink_sink_last = buffering_next_source_last;
assign bufferizeendpoints1_sink_sink_payload_data = buffering_next_source_payload_data;
assign writer_splitter_sink_valid = writer_table_source_source_valid;
assign writer_table_source_source_ready = writer_splitter_sink_ready;
assign writer_splitter_sink_first = writer_table_source_source_first;
assign writer_splitter_sink_last = writer_table_source_source_last;
assign writer_splitter_sink_payload_address = writer_table_source_source_payload_address;
assign writer_splitter_sink_payload_length = writer_table_source_source_payload_length;
assign writer_splitter_sink_payload_irq_disable = writer_table_source_source_payload_irq_disable;
assign writer_splitter_sink_payload_last_disable = writer_table_source_source_payload_last_disable;
always @(*) begin
	writer_data_fifo_sink_last <= 1'd0;
	writer_data_fifo_sink_payload_data <= 128'd0;
	writer_sink_sink_ready <= 1'd0;
	writer_data_fifo_sink_valid <= 1'd0;
	writer_data_fifo_sink_first <= 1'd0;
	writer_sink_sink_ready <= 1'd1;
	if (writer_enable_storage) begin
		writer_data_fifo_sink_valid <= writer_sink_sink_valid;
		writer_sink_sink_ready <= writer_data_fifo_sink_ready;
		writer_data_fifo_sink_first <= writer_sink_sink_first;
		writer_data_fifo_sink_last <= writer_sink_sink_last;
		writer_data_fifo_sink_payload_data <= writer_sink_sink_payload_data;
	end
end
assign litepciemasterinternalport0_sink_payload_channel = 1'd0;
assign litepciemasterinternalport0_sink_payload_user_id = writer_splitter_source_source_payload_user_id;
assign litepciemasterinternalport0_sink_first = (writer_req_count == 1'd0);
assign litepciemasterinternalport0_sink_last = (writer_req_count == (writer_splitter_source_source_payload_length[23:4] - 1'd1));
assign litepciemasterinternalport0_sink_payload_we = 1'd1;
assign litepciemasterinternalport0_sink_payload_adr = writer_splitter_source_source_payload_address;
assign litepciemasterinternalport0_sink_payload_req_id = s7pciephy_id;
assign litepciemasterinternalport0_sink_payload_tag = 1'd0;
assign litepciemasterinternalport0_sink_payload_len = writer_splitter_source_source_payload_length[23:2];
assign litepciemasterinternalport0_sink_payload_dat = writer_data_fifo_source_payload_data;
always @(*) begin
	writer_irq <= 1'd0;
	if (((writer_splitter_source_source_valid & writer_splitter_source_source_ready) & writer_splitter_source_source_last)) begin
		writer_irq <= (~writer_splitter_source_source_payload_irq_disable);
	end
end
assign writer_table_table_reset = (writer_table_reset_storage & writer_table_reset_re);
assign writer_table_level_status = writer_table_table_level;
assign writer_table_source_source_valid = writer_table_table_source_valid;
assign writer_table_table_source_ready = writer_table_source_source_ready;
assign writer_table_source_source_first = writer_table_table_source_first;
assign writer_table_source_source_last = writer_table_table_source_last;
assign writer_table_source_source_payload_address = writer_table_table_source_payload_address;
assign writer_table_source_source_payload_length = writer_table_table_source_payload_length;
assign writer_table_source_source_payload_irq_disable = writer_table_table_source_payload_irq_disable;
assign writer_table_source_source_payload_last_disable = writer_table_table_source_payload_last_disable;
assign writer_table_table_syncfifo_din = {writer_table_table_fifo_in_last, writer_table_table_fifo_in_first, writer_table_table_fifo_in_payload_last_disable, writer_table_table_fifo_in_payload_irq_disable, writer_table_table_fifo_in_payload_length, writer_table_table_fifo_in_payload_address};
assign {writer_table_table_fifo_out_last, writer_table_table_fifo_out_first, writer_table_table_fifo_out_payload_last_disable, writer_table_table_fifo_out_payload_irq_disable, writer_table_table_fifo_out_payload_length, writer_table_table_fifo_out_payload_address} = writer_table_table_syncfifo_dout;
assign writer_table_table_sink_ready = writer_table_table_syncfifo_writable;
assign writer_table_table_syncfifo_we = writer_table_table_sink_valid;
assign writer_table_table_fifo_in_first = writer_table_table_sink_first;
assign writer_table_table_fifo_in_last = writer_table_table_sink_last;
assign writer_table_table_fifo_in_payload_address = writer_table_table_sink_payload_address;
assign writer_table_table_fifo_in_payload_length = writer_table_table_sink_payload_length;
assign writer_table_table_fifo_in_payload_irq_disable = writer_table_table_sink_payload_irq_disable;
assign writer_table_table_fifo_in_payload_last_disable = writer_table_table_sink_payload_last_disable;
assign writer_table_table_source_valid = writer_table_table_syncfifo_readable;
assign writer_table_table_source_first = writer_table_table_fifo_out_first;
assign writer_table_table_source_last = writer_table_table_fifo_out_last;
assign writer_table_table_source_payload_address = writer_table_table_fifo_out_payload_address;
assign writer_table_table_source_payload_length = writer_table_table_fifo_out_payload_length;
assign writer_table_table_source_payload_irq_disable = writer_table_table_fifo_out_payload_irq_disable;
assign writer_table_table_source_payload_last_disable = writer_table_table_fifo_out_payload_last_disable;
assign writer_table_table_syncfifo_re = writer_table_table_source_ready;
always @(*) begin
	writer_table_table_wrport_adr <= 8'd0;
	if (writer_table_table_replace) begin
		writer_table_table_wrport_adr <= (writer_table_table_produce - 1'd1);
	end else begin
		writer_table_table_wrport_adr <= writer_table_table_produce;
	end
end
assign writer_table_table_wrport_dat_w = writer_table_table_syncfifo_din;
assign writer_table_table_wrport_we = (writer_table_table_syncfifo_we & (writer_table_table_syncfifo_writable | writer_table_table_replace));
assign writer_table_table_do_read = (writer_table_table_syncfifo_readable & writer_table_table_syncfifo_re);
assign writer_table_table_rdport_adr = writer_table_table_consume;
assign writer_table_table_syncfifo_dout = writer_table_table_rdport_dat_r;
assign writer_table_table_syncfifo_writable = (writer_table_table_level != 9'd256);
assign writer_table_table_syncfifo_readable = (writer_table_table_level != 1'd0);
assign writer_splitter_source_payload_address = (writer_splitter_sink_payload_address + writer_splitter_desc_offset);
assign writer_splitter_source_payload_irq_disable = writer_splitter_sink_payload_irq_disable;
assign writer_splitter_source_payload_last_disable = writer_splitter_sink_payload_last_disable;
assign writer_splitter_source_payload_user_id = writer_splitter_desc_id;
assign writer_splitter_sink_sink_valid = writer_splitter_source_valid;
assign writer_splitter_source_ready = writer_splitter_sink_sink_ready;
assign writer_splitter_sink_sink_first = writer_splitter_source_first;
assign writer_splitter_sink_sink_last = writer_splitter_source_last;
assign writer_splitter_sink_sink_payload_address = writer_splitter_source_payload_address;
assign writer_splitter_sink_sink_payload_length = writer_splitter_source_payload_length;
assign writer_splitter_sink_sink_payload_irq_disable = writer_splitter_source_payload_irq_disable;
assign writer_splitter_sink_sink_payload_last_disable = writer_splitter_source_payload_last_disable;
assign writer_splitter_sink_sink_payload_user_id = writer_splitter_source_payload_user_id;
always @(*) begin
	writer_splitter_desc_length_bufferizeendpoints_next_value1 <= 32'd0;
	writer_splitter_desc_length_bufferizeendpoints_next_value_ce1 <= 1'd0;
	writer_splitter_source_payload_length <= 24'd0;
	writer_splitter_source_first <= 1'd0;
	writer_splitter_sink_ready <= 1'd0;
	writer_splitter_desc_id_bufferizeendpoints_next_value2 <= 32'd0;
	writer_splitter_desc_id_bufferizeendpoints_next_value_ce2 <= 1'd0;
	writer_splitter_source_valid <= 1'd0;
	litepciecore_litepciedmawriter_bufferizeendpoints_next_state <= 1'd0;
	writer_splitter_desc_offset_bufferizeendpoints_next_value0 <= 32'd0;
	writer_splitter_desc_offset_bufferizeendpoints_next_value_ce0 <= 1'd0;
	writer_splitter_source_last <= 1'd0;
	litepciecore_litepciedmawriter_bufferizeendpoints_next_state <= litepciecore_litepciedmawriter_bufferizeendpoints_state;
	case (litepciecore_litepciedmawriter_bufferizeendpoints_state)
		1'd1: begin
			writer_splitter_source_valid <= 1'd1;
			writer_splitter_source_first <= (writer_splitter_desc_offset == 1'd0);
			if ((writer_splitter_desc_length > s7pciephy_max_payload_size)) begin
				writer_splitter_source_last <= 1'd0;
				writer_splitter_source_payload_length <= s7pciephy_max_payload_size;
			end else begin
				writer_splitter_source_last <= 1'd1;
				writer_splitter_source_payload_length <= writer_splitter_desc_length;
			end
			if (writer_splitter_source_ready) begin
				writer_splitter_desc_offset_bufferizeendpoints_next_value0 <= (writer_splitter_desc_offset + s7pciephy_max_payload_size);
				writer_splitter_desc_offset_bufferizeendpoints_next_value_ce0 <= 1'd1;
				writer_splitter_desc_length_bufferizeendpoints_next_value1 <= (writer_splitter_desc_length - s7pciephy_max_payload_size);
				writer_splitter_desc_length_bufferizeendpoints_next_value_ce1 <= 1'd1;
				if (writer_splitter_source_last) begin
					writer_splitter_sink_ready <= 1'd1;
					writer_splitter_desc_id_bufferizeendpoints_next_value2 <= (writer_splitter_desc_id + 1'd1);
					writer_splitter_desc_id_bufferizeendpoints_next_value_ce2 <= 1'd1;
					litepciecore_litepciedmawriter_bufferizeendpoints_next_state <= 1'd0;
				end
			end
		end
		default: begin
			writer_splitter_desc_offset_bufferizeendpoints_next_value0 <= 1'd0;
			writer_splitter_desc_offset_bufferizeendpoints_next_value_ce0 <= 1'd1;
			writer_splitter_desc_length_bufferizeendpoints_next_value1 <= writer_splitter_sink_payload_length;
			writer_splitter_desc_length_bufferizeendpoints_next_value_ce1 <= 1'd1;
			if (writer_splitter_sink_valid) begin
				litepciecore_litepciedmawriter_bufferizeendpoints_next_state <= 1'd1;
			end
		end
	endcase
end
assign writer_splitter_pipe_valid_sink_ready = ((~writer_splitter_pipe_valid_source_valid) | writer_splitter_pipe_valid_source_ready);
assign writer_splitter_pipe_valid_sink_valid = writer_splitter_sink_sink_valid;
assign writer_splitter_sink_sink_ready = writer_splitter_pipe_valid_sink_ready;
assign writer_splitter_pipe_valid_sink_first = writer_splitter_sink_sink_first;
assign writer_splitter_pipe_valid_sink_last = writer_splitter_sink_sink_last;
assign writer_splitter_pipe_valid_sink_payload_address = writer_splitter_sink_sink_payload_address;
assign writer_splitter_pipe_valid_sink_payload_length = writer_splitter_sink_sink_payload_length;
assign writer_splitter_pipe_valid_sink_payload_irq_disable = writer_splitter_sink_sink_payload_irq_disable;
assign writer_splitter_pipe_valid_sink_payload_last_disable = writer_splitter_sink_sink_payload_last_disable;
assign writer_splitter_pipe_valid_sink_payload_user_id = writer_splitter_sink_sink_payload_user_id;
assign writer_splitter_source_source_valid = writer_splitter_pipe_valid_source_valid;
assign writer_splitter_pipe_valid_source_ready = writer_splitter_source_source_ready;
assign writer_splitter_source_source_first = writer_splitter_pipe_valid_source_first;
assign writer_splitter_source_source_last = writer_splitter_pipe_valid_source_last;
assign writer_splitter_source_source_payload_address = writer_splitter_pipe_valid_source_payload_address;
assign writer_splitter_source_source_payload_length = writer_splitter_pipe_valid_source_payload_length;
assign writer_splitter_source_source_payload_irq_disable = writer_splitter_pipe_valid_source_payload_irq_disable;
assign writer_splitter_source_source_payload_last_disable = writer_splitter_pipe_valid_source_payload_last_disable;
assign writer_splitter_source_source_payload_user_id = writer_splitter_pipe_valid_source_payload_user_id;
assign writer_data_fifo_syncfifo_din = {writer_data_fifo_fifo_in_last, writer_data_fifo_fifo_in_first, writer_data_fifo_fifo_in_payload_data};
assign {writer_data_fifo_fifo_out_last, writer_data_fifo_fifo_out_first, writer_data_fifo_fifo_out_payload_data} = writer_data_fifo_syncfifo_dout;
assign writer_data_fifo_sink_ready = writer_data_fifo_syncfifo_writable;
assign writer_data_fifo_syncfifo_we = writer_data_fifo_sink_valid;
assign writer_data_fifo_fifo_in_first = writer_data_fifo_sink_first;
assign writer_data_fifo_fifo_in_last = writer_data_fifo_sink_last;
assign writer_data_fifo_fifo_in_payload_data = writer_data_fifo_sink_payload_data;
assign writer_data_fifo_source_valid = writer_data_fifo_readable;
assign writer_data_fifo_source_first = writer_data_fifo_fifo_out_first;
assign writer_data_fifo_source_last = writer_data_fifo_fifo_out_last;
assign writer_data_fifo_source_payload_data = writer_data_fifo_fifo_out_payload_data;
assign writer_data_fifo_re = writer_data_fifo_source_ready;
assign writer_data_fifo_syncfifo_re = (writer_data_fifo_syncfifo_readable & ((~writer_data_fifo_readable) | writer_data_fifo_re));
assign writer_data_fifo_level1 = (writer_data_fifo_level0 + writer_data_fifo_readable);
always @(*) begin
	writer_data_fifo_wrport_adr <= 7'd0;
	if (writer_data_fifo_replace) begin
		writer_data_fifo_wrport_adr <= (writer_data_fifo_produce - 1'd1);
	end else begin
		writer_data_fifo_wrport_adr <= writer_data_fifo_produce;
	end
end
assign writer_data_fifo_wrport_dat_w = writer_data_fifo_syncfifo_din;
assign writer_data_fifo_wrport_we = (writer_data_fifo_syncfifo_we & (writer_data_fifo_syncfifo_writable | writer_data_fifo_replace));
assign writer_data_fifo_do_read = (writer_data_fifo_syncfifo_readable & writer_data_fifo_syncfifo_re);
assign writer_data_fifo_rdport_adr = writer_data_fifo_consume;
assign writer_data_fifo_syncfifo_dout = writer_data_fifo_rdport_dat_r;
assign writer_data_fifo_rdport_re = writer_data_fifo_do_read;
assign writer_data_fifo_syncfifo_writable = (writer_data_fifo_level0 != 8'd128);
assign writer_data_fifo_syncfifo_readable = (writer_data_fifo_level0 != 1'd0);
always @(*) begin
	writer_req_done_fsm_next_value1 <= 1'd0;
	writer_resetinserter_reset <= 1'd0;
	writer_req_done_fsm_next_value_ce1 <= 1'd0;
	litepciemasterinternalport0_sink_valid <= 1'd0;
	writer_splitter_source_source_ready <= 1'd0;
	writer_req_count_fsm_next_value_ce0 <= 1'd0;
	writer_data_fifo_source_ready <= 1'd0;
	litepciecore_litepciedmawriter_fsm_next_state <= 1'd0;
	writer_req_count_fsm_next_value0 <= 24'd0;
	writer_splitter_reset <= 1'd0;
	litepciecore_litepciedmawriter_fsm_next_state <= litepciecore_litepciedmawriter_fsm_state;
	case (litepciecore_litepciedmawriter_fsm_state)
		1'd1: begin
			litepciemasterinternalport0_sink_valid <= 1'd1;
			if (litepciemasterinternalport0_sink_ready) begin
				writer_req_count_fsm_next_value0 <= (writer_req_count + 1'd1);
				writer_req_count_fsm_next_value_ce0 <= 1'd1;
				writer_data_fifo_source_ready <= (~writer_req_done);
				if (litepciemasterinternalport0_sink_last) begin
					writer_splitter_source_source_ready <= 1'd1;
					if ((writer_data_fifo_source_last & (~writer_splitter_source_source_payload_last_disable))) begin
						writer_req_done_fsm_next_value1 <= 1'd1;
						writer_req_done_fsm_next_value_ce1 <= 1'd1;
					end
					litepciecore_litepciedmawriter_fsm_next_state <= 1'd0;
				end
			end
		end
		default: begin
			if ((~writer_enable_storage)) begin
				writer_splitter_reset <= 1'd1;
				writer_resetinserter_reset <= 1'd1;
			end
			writer_req_count_fsm_next_value0 <= 1'd0;
			writer_req_count_fsm_next_value_ce0 <= 1'd1;
			writer_req_done_fsm_next_value1 <= 1'd0;
			writer_req_done_fsm_next_value_ce1 <= 1'd1;
			if ((writer_splitter_source_source_valid & (writer_data_fifo_level1 >= writer_splitter_source_source_payload_length[23:4]))) begin
				litepciecore_litepciedmawriter_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign reader_splitter_sink_valid = reader_table_source_source_valid;
assign reader_table_source_source_ready = reader_splitter_sink_ready;
assign reader_splitter_sink_first = reader_table_source_source_first;
assign reader_splitter_sink_last = reader_table_source_source_last;
assign reader_splitter_sink_payload_address = reader_table_source_source_payload_address;
assign reader_splitter_sink_payload_length = reader_table_source_source_payload_length;
assign reader_splitter_sink_payload_irq_disable = reader_table_source_source_payload_irq_disable;
assign reader_splitter_sink_payload_last_disable = reader_table_source_source_payload_last_disable;
assign reader_source_source_valid = reader_data_fifo_source_valid;
assign reader_data_fifo_source_ready = reader_source_source_ready;
assign reader_source_source_first = reader_data_fifo_source_first;
assign reader_source_source_last = reader_data_fifo_source_last;
assign reader_source_source_payload_data = reader_data_fifo_source_payload_data;
always @(*) begin
	reader_data_fifo_sink_first <= 1'd0;
	litepciemasterinternalport1_source_ready <= 1'd0;
	reader_data_fifo_sink_payload_data <= 128'd0;
	reader_data_fifo_sink_valid <= 1'd0;
	if (reader_enable_storage) begin
		reader_data_fifo_sink_valid <= litepciemasterinternalport1_source_valid;
		litepciemasterinternalport1_source_ready <= reader_data_fifo_sink_ready;
		reader_data_fifo_sink_payload_data <= litepciemasterinternalport1_source_payload_dat;
		reader_data_fifo_sink_first <= (litepciemasterinternalport1_source_first & (litepciemasterinternalport1_source_payload_user_id != reader_last_user_id));
	end else begin
		litepciemasterinternalport1_source_ready <= 1'd1;
	end
end
always @(*) begin
	reader_pending_words_queue <= 11'd0;
	if ((reader_splitter_source_source_valid & reader_splitter_source_source_ready)) begin
		reader_pending_words_queue <= reader_splitter_source_source_payload_length[23:4];
	end
end
always @(*) begin
	reader_pending_words_dequeue <= 11'd0;
	if ((reader_data_fifo_source_valid & reader_data_fifo_source_ready)) begin
		reader_pending_words_dequeue <= 1'd1;
	end
end
assign litepciemasterinternalport1_sink_payload_channel = 1'd1;
assign litepciemasterinternalport1_sink_payload_user_id = reader_splitter_source_source_payload_user_id;
assign litepciemasterinternalport1_sink_first = 1'd1;
assign litepciemasterinternalport1_sink_last = 1'd1;
assign litepciemasterinternalport1_sink_payload_we = 1'd0;
assign litepciemasterinternalport1_sink_payload_adr = reader_splitter_source_source_payload_address;
assign litepciemasterinternalport1_sink_payload_len = reader_splitter_source_source_payload_length[23:2];
assign litepciemasterinternalport1_sink_payload_req_id = s7pciephy_id;
assign litepciemasterinternalport1_sink_payload_dat = 1'd0;
always @(*) begin
	reader_irq <= 1'd0;
	if (((reader_splitter_source_source_valid & reader_splitter_source_source_ready) & reader_splitter_source_source_last)) begin
		reader_irq <= (~reader_splitter_source_source_payload_irq_disable);
	end
end
assign reader_table_table_reset = (reader_table_reset_storage & reader_table_reset_re);
assign reader_table_level_status = reader_table_table_level;
assign reader_table_source_source_valid = reader_table_table_source_valid;
assign reader_table_table_source_ready = reader_table_source_source_ready;
assign reader_table_source_source_first = reader_table_table_source_first;
assign reader_table_source_source_last = reader_table_table_source_last;
assign reader_table_source_source_payload_address = reader_table_table_source_payload_address;
assign reader_table_source_source_payload_length = reader_table_table_source_payload_length;
assign reader_table_source_source_payload_irq_disable = reader_table_table_source_payload_irq_disable;
assign reader_table_source_source_payload_last_disable = reader_table_table_source_payload_last_disable;
assign reader_table_table_syncfifo_din = {reader_table_table_fifo_in_last, reader_table_table_fifo_in_first, reader_table_table_fifo_in_payload_last_disable, reader_table_table_fifo_in_payload_irq_disable, reader_table_table_fifo_in_payload_length, reader_table_table_fifo_in_payload_address};
assign {reader_table_table_fifo_out_last, reader_table_table_fifo_out_first, reader_table_table_fifo_out_payload_last_disable, reader_table_table_fifo_out_payload_irq_disable, reader_table_table_fifo_out_payload_length, reader_table_table_fifo_out_payload_address} = reader_table_table_syncfifo_dout;
assign reader_table_table_sink_ready = reader_table_table_syncfifo_writable;
assign reader_table_table_syncfifo_we = reader_table_table_sink_valid;
assign reader_table_table_fifo_in_first = reader_table_table_sink_first;
assign reader_table_table_fifo_in_last = reader_table_table_sink_last;
assign reader_table_table_fifo_in_payload_address = reader_table_table_sink_payload_address;
assign reader_table_table_fifo_in_payload_length = reader_table_table_sink_payload_length;
assign reader_table_table_fifo_in_payload_irq_disable = reader_table_table_sink_payload_irq_disable;
assign reader_table_table_fifo_in_payload_last_disable = reader_table_table_sink_payload_last_disable;
assign reader_table_table_source_valid = reader_table_table_syncfifo_readable;
assign reader_table_table_source_first = reader_table_table_fifo_out_first;
assign reader_table_table_source_last = reader_table_table_fifo_out_last;
assign reader_table_table_source_payload_address = reader_table_table_fifo_out_payload_address;
assign reader_table_table_source_payload_length = reader_table_table_fifo_out_payload_length;
assign reader_table_table_source_payload_irq_disable = reader_table_table_fifo_out_payload_irq_disable;
assign reader_table_table_source_payload_last_disable = reader_table_table_fifo_out_payload_last_disable;
assign reader_table_table_syncfifo_re = reader_table_table_source_ready;
always @(*) begin
	reader_table_table_wrport_adr <= 8'd0;
	if (reader_table_table_replace) begin
		reader_table_table_wrport_adr <= (reader_table_table_produce - 1'd1);
	end else begin
		reader_table_table_wrport_adr <= reader_table_table_produce;
	end
end
assign reader_table_table_wrport_dat_w = reader_table_table_syncfifo_din;
assign reader_table_table_wrport_we = (reader_table_table_syncfifo_we & (reader_table_table_syncfifo_writable | reader_table_table_replace));
assign reader_table_table_do_read = (reader_table_table_syncfifo_readable & reader_table_table_syncfifo_re);
assign reader_table_table_rdport_adr = reader_table_table_consume;
assign reader_table_table_syncfifo_dout = reader_table_table_rdport_dat_r;
assign reader_table_table_syncfifo_writable = (reader_table_table_level != 9'd256);
assign reader_table_table_syncfifo_readable = (reader_table_table_level != 1'd0);
assign reader_splitter_source_payload_address = (reader_splitter_sink_payload_address + reader_splitter_desc_offset);
assign reader_splitter_source_payload_irq_disable = reader_splitter_sink_payload_irq_disable;
assign reader_splitter_source_payload_last_disable = reader_splitter_sink_payload_last_disable;
assign reader_splitter_source_payload_user_id = reader_splitter_desc_id;
assign reader_splitter_sink_sink_valid = reader_splitter_source_valid;
assign reader_splitter_source_ready = reader_splitter_sink_sink_ready;
assign reader_splitter_sink_sink_first = reader_splitter_source_first;
assign reader_splitter_sink_sink_last = reader_splitter_source_last;
assign reader_splitter_sink_sink_payload_address = reader_splitter_source_payload_address;
assign reader_splitter_sink_sink_payload_length = reader_splitter_source_payload_length;
assign reader_splitter_sink_sink_payload_irq_disable = reader_splitter_source_payload_irq_disable;
assign reader_splitter_sink_sink_payload_last_disable = reader_splitter_source_payload_last_disable;
assign reader_splitter_sink_sink_payload_user_id = reader_splitter_source_payload_user_id;
always @(*) begin
	reader_splitter_desc_length_next_value1 <= 32'd0;
	reader_splitter_desc_length_next_value_ce1 <= 1'd0;
	reader_splitter_source_valid <= 1'd0;
	reader_splitter_desc_id_next_value2 <= 32'd0;
	reader_splitter_source_first <= 1'd0;
	reader_splitter_sink_ready <= 1'd0;
	reader_splitter_source_last <= 1'd0;
	reader_splitter_desc_id_next_value_ce2 <= 1'd0;
	reader_splitter_source_payload_length <= 24'd0;
	litepciecore_litepciedmareader_bufferizeendpoints_next_state <= 1'd0;
	reader_splitter_desc_offset_next_value0 <= 32'd0;
	reader_splitter_desc_offset_next_value_ce0 <= 1'd0;
	litepciecore_litepciedmareader_bufferizeendpoints_next_state <= litepciecore_litepciedmareader_bufferizeendpoints_state;
	case (litepciecore_litepciedmareader_bufferizeendpoints_state)
		1'd1: begin
			reader_splitter_source_valid <= 1'd1;
			reader_splitter_source_first <= (reader_splitter_desc_offset == 1'd0);
			if ((reader_splitter_desc_length > s7pciephy_max_request_size)) begin
				reader_splitter_source_last <= 1'd0;
				reader_splitter_source_payload_length <= s7pciephy_max_request_size;
			end else begin
				reader_splitter_source_last <= 1'd1;
				reader_splitter_source_payload_length <= reader_splitter_desc_length;
			end
			if (reader_splitter_source_ready) begin
				reader_splitter_desc_offset_next_value0 <= (reader_splitter_desc_offset + s7pciephy_max_request_size);
				reader_splitter_desc_offset_next_value_ce0 <= 1'd1;
				reader_splitter_desc_length_next_value1 <= (reader_splitter_desc_length - s7pciephy_max_request_size);
				reader_splitter_desc_length_next_value_ce1 <= 1'd1;
				if (reader_splitter_source_last) begin
					reader_splitter_sink_ready <= 1'd1;
					reader_splitter_desc_id_next_value2 <= (reader_splitter_desc_id + 1'd1);
					reader_splitter_desc_id_next_value_ce2 <= 1'd1;
					litepciecore_litepciedmareader_bufferizeendpoints_next_state <= 1'd0;
				end
			end
		end
		default: begin
			reader_splitter_desc_offset_next_value0 <= 1'd0;
			reader_splitter_desc_offset_next_value_ce0 <= 1'd1;
			reader_splitter_desc_length_next_value1 <= reader_splitter_sink_payload_length;
			reader_splitter_desc_length_next_value_ce1 <= 1'd1;
			if (reader_splitter_sink_valid) begin
				litepciecore_litepciedmareader_bufferizeendpoints_next_state <= 1'd1;
			end
		end
	endcase
end
assign reader_splitter_pipe_valid_sink_ready = ((~reader_splitter_pipe_valid_source_valid) | reader_splitter_pipe_valid_source_ready);
assign reader_splitter_pipe_valid_sink_valid = reader_splitter_sink_sink_valid;
assign reader_splitter_sink_sink_ready = reader_splitter_pipe_valid_sink_ready;
assign reader_splitter_pipe_valid_sink_first = reader_splitter_sink_sink_first;
assign reader_splitter_pipe_valid_sink_last = reader_splitter_sink_sink_last;
assign reader_splitter_pipe_valid_sink_payload_address = reader_splitter_sink_sink_payload_address;
assign reader_splitter_pipe_valid_sink_payload_length = reader_splitter_sink_sink_payload_length;
assign reader_splitter_pipe_valid_sink_payload_irq_disable = reader_splitter_sink_sink_payload_irq_disable;
assign reader_splitter_pipe_valid_sink_payload_last_disable = reader_splitter_sink_sink_payload_last_disable;
assign reader_splitter_pipe_valid_sink_payload_user_id = reader_splitter_sink_sink_payload_user_id;
assign reader_splitter_source_source_valid = reader_splitter_pipe_valid_source_valid;
assign reader_splitter_pipe_valid_source_ready = reader_splitter_source_source_ready;
assign reader_splitter_source_source_first = reader_splitter_pipe_valid_source_first;
assign reader_splitter_source_source_last = reader_splitter_pipe_valid_source_last;
assign reader_splitter_source_source_payload_address = reader_splitter_pipe_valid_source_payload_address;
assign reader_splitter_source_source_payload_length = reader_splitter_pipe_valid_source_payload_length;
assign reader_splitter_source_source_payload_irq_disable = reader_splitter_pipe_valid_source_payload_irq_disable;
assign reader_splitter_source_source_payload_last_disable = reader_splitter_pipe_valid_source_payload_last_disable;
assign reader_splitter_source_source_payload_user_id = reader_splitter_pipe_valid_source_payload_user_id;
assign reader_data_fifo_syncfifo_din = {reader_data_fifo_fifo_in_last, reader_data_fifo_fifo_in_first, reader_data_fifo_fifo_in_payload_data};
assign {reader_data_fifo_fifo_out_last, reader_data_fifo_fifo_out_first, reader_data_fifo_fifo_out_payload_data} = reader_data_fifo_syncfifo_dout;
assign reader_data_fifo_sink_ready = reader_data_fifo_syncfifo_writable;
assign reader_data_fifo_syncfifo_we = reader_data_fifo_sink_valid;
assign reader_data_fifo_fifo_in_first = reader_data_fifo_sink_first;
assign reader_data_fifo_fifo_in_last = reader_data_fifo_sink_last;
assign reader_data_fifo_fifo_in_payload_data = reader_data_fifo_sink_payload_data;
assign reader_data_fifo_source_valid = reader_data_fifo_readable;
assign reader_data_fifo_source_first = reader_data_fifo_fifo_out_first;
assign reader_data_fifo_source_last = reader_data_fifo_fifo_out_last;
assign reader_data_fifo_source_payload_data = reader_data_fifo_fifo_out_payload_data;
assign reader_data_fifo_re = reader_data_fifo_source_ready;
assign reader_data_fifo_syncfifo_re = (reader_data_fifo_syncfifo_readable & ((~reader_data_fifo_readable) | reader_data_fifo_re));
assign reader_data_fifo_level1 = (reader_data_fifo_level0 + reader_data_fifo_readable);
always @(*) begin
	reader_data_fifo_wrport_adr <= 10'd0;
	if (reader_data_fifo_replace) begin
		reader_data_fifo_wrport_adr <= (reader_data_fifo_produce - 1'd1);
	end else begin
		reader_data_fifo_wrport_adr <= reader_data_fifo_produce;
	end
end
assign reader_data_fifo_wrport_dat_w = reader_data_fifo_syncfifo_din;
assign reader_data_fifo_wrport_we = (reader_data_fifo_syncfifo_we & (reader_data_fifo_syncfifo_writable | reader_data_fifo_replace));
assign reader_data_fifo_do_read = (reader_data_fifo_syncfifo_readable & reader_data_fifo_syncfifo_re);
assign reader_data_fifo_rdport_adr = reader_data_fifo_consume;
assign reader_data_fifo_syncfifo_dout = reader_data_fifo_rdport_dat_r;
assign reader_data_fifo_rdport_re = reader_data_fifo_do_read;
assign reader_data_fifo_syncfifo_writable = (reader_data_fifo_level0 != 11'd1024);
assign reader_data_fifo_syncfifo_readable = (reader_data_fifo_level0 != 1'd0);
always @(*) begin
	litepciemasterinternalport1_sink_valid <= 1'd0;
	reader_splitter_source_source_ready <= 1'd0;
	reader_resetinserter_reset <= 1'd0;
	litepciecore_litepciedmareader_fsm_next_state <= 1'd0;
	reader_splitter_reset <= 1'd0;
	litepciecore_litepciedmareader_fsm_next_state <= litepciecore_litepciedmareader_fsm_state;
	case (litepciecore_litepciedmareader_fsm_state)
		1'd1: begin
			litepciemasterinternalport1_sink_valid <= 1'd1;
			if (litepciemasterinternalport1_sink_ready) begin
				reader_splitter_source_source_ready <= 1'd1;
				litepciecore_litepciedmareader_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			if ((~reader_enable_storage)) begin
				reader_splitter_reset <= 1'd1;
				reader_resetinserter_reset <= 1'd1;
			end
			if ((reader_splitter_source_source_valid & (reader_pending_words < 10'd992))) begin
				litepciecore_litepciedmareader_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign buffering_reader_fifo_sink_first = buffering_sink_sink_first;
assign buffering_reader_fifo_sink_last = buffering_sink_sink_last;
assign buffering_reader_fifo_sink_payload_data = buffering_sink_sink_payload_data;
always @(*) begin
	buffering_reader_fifo_sink_valid <= 1'd0;
	buffering_sink_sink_ready <= 1'd0;
	if (((buffering_reader_fifo_level1 < buffering_csrfield_depth0[23:4]) | 1'd0)) begin
		buffering_reader_fifo_sink_valid <= buffering_sink_sink_valid;
		buffering_sink_sink_ready <= buffering_reader_fifo_sink_ready;
	end
end
assign buffering_next_source_valid = buffering_reader_fifo_source_valid;
assign buffering_reader_fifo_source_ready = buffering_next_source_ready;
assign buffering_next_source_first = buffering_reader_fifo_source_first;
assign buffering_next_source_last = buffering_reader_fifo_source_last;
assign buffering_next_source_payload_data = buffering_reader_fifo_source_payload_data;
always @(*) begin
	buffering_csrfield_level0 <= 24'd0;
	if ((buffering_csrfield_level_mode0 == 1'd0)) begin
		buffering_csrfield_level0[23:4] <= buffering_reader_fifo_level1;
	end else begin
		buffering_csrfield_level0[23:4] <= buffering_reader_fifo_level_min;
	end
end
assign buffering_writer_fifo_sink_first = buffering_next_sink_first;
assign buffering_writer_fifo_sink_last = buffering_next_sink_last;
assign buffering_writer_fifo_sink_payload_data = buffering_next_sink_payload_data;
always @(*) begin
	buffering_next_sink_ready <= 1'd0;
	buffering_writer_fifo_sink_valid <= 1'd0;
	if (((buffering_writer_fifo_level1 < buffering_csrfield_depth1[23:4]) | 1'd0)) begin
		buffering_writer_fifo_sink_valid <= buffering_next_sink_valid;
		buffering_next_sink_ready <= buffering_writer_fifo_sink_ready;
	end
end
assign buffering_source_source_valid = buffering_writer_fifo_source_valid;
assign buffering_writer_fifo_source_ready = buffering_source_source_ready;
assign buffering_source_source_first = buffering_writer_fifo_source_first;
assign buffering_source_source_last = buffering_writer_fifo_source_last;
assign buffering_source_source_payload_data = buffering_writer_fifo_source_payload_data;
always @(*) begin
	buffering_csrfield_level1 <= 24'd0;
	if ((buffering_csrfield_level_mode1 == 1'd0)) begin
		buffering_csrfield_level1[23:4] <= buffering_writer_fifo_level1;
	end else begin
		buffering_csrfield_level1[23:4] <= buffering_writer_fifo_level_max;
	end
end
assign buffering_reader_fifo_syncfifo_din = {buffering_reader_fifo_fifo_in_last, buffering_reader_fifo_fifo_in_first, buffering_reader_fifo_fifo_in_payload_data};
assign {buffering_reader_fifo_fifo_out_last, buffering_reader_fifo_fifo_out_first, buffering_reader_fifo_fifo_out_payload_data} = buffering_reader_fifo_syncfifo_dout;
assign buffering_reader_fifo_sink_ready = buffering_reader_fifo_syncfifo_writable;
assign buffering_reader_fifo_syncfifo_we = buffering_reader_fifo_sink_valid;
assign buffering_reader_fifo_fifo_in_first = buffering_reader_fifo_sink_first;
assign buffering_reader_fifo_fifo_in_last = buffering_reader_fifo_sink_last;
assign buffering_reader_fifo_fifo_in_payload_data = buffering_reader_fifo_sink_payload_data;
assign buffering_reader_fifo_source_valid = buffering_reader_fifo_readable;
assign buffering_reader_fifo_source_first = buffering_reader_fifo_fifo_out_first;
assign buffering_reader_fifo_source_last = buffering_reader_fifo_fifo_out_last;
assign buffering_reader_fifo_source_payload_data = buffering_reader_fifo_fifo_out_payload_data;
assign buffering_reader_fifo_re = buffering_reader_fifo_source_ready;
assign buffering_reader_fifo_syncfifo_re = (buffering_reader_fifo_syncfifo_readable & ((~buffering_reader_fifo_readable) | buffering_reader_fifo_re));
assign buffering_reader_fifo_level1 = (buffering_reader_fifo_level0 + buffering_reader_fifo_readable);
always @(*) begin
	buffering_reader_fifo_wrport_adr <= 11'd0;
	if (buffering_reader_fifo_replace) begin
		buffering_reader_fifo_wrport_adr <= (buffering_reader_fifo_produce - 1'd1);
	end else begin
		buffering_reader_fifo_wrport_adr <= buffering_reader_fifo_produce;
	end
end
assign buffering_reader_fifo_wrport_dat_w = buffering_reader_fifo_syncfifo_din;
assign buffering_reader_fifo_wrport_we = (buffering_reader_fifo_syncfifo_we & (buffering_reader_fifo_syncfifo_writable | buffering_reader_fifo_replace));
assign buffering_reader_fifo_do_read = (buffering_reader_fifo_syncfifo_readable & buffering_reader_fifo_syncfifo_re);
assign buffering_reader_fifo_rdport_adr = buffering_reader_fifo_consume;
assign buffering_reader_fifo_syncfifo_dout = buffering_reader_fifo_rdport_dat_r;
assign buffering_reader_fifo_rdport_re = buffering_reader_fifo_do_read;
assign buffering_reader_fifo_syncfifo_writable = (buffering_reader_fifo_level0 != 12'd2048);
assign buffering_reader_fifo_syncfifo_readable = (buffering_reader_fifo_level0 != 1'd0);
assign buffering_writer_fifo_syncfifo_din = {buffering_writer_fifo_fifo_in_last, buffering_writer_fifo_fifo_in_first, buffering_writer_fifo_fifo_in_payload_data};
assign {buffering_writer_fifo_fifo_out_last, buffering_writer_fifo_fifo_out_first, buffering_writer_fifo_fifo_out_payload_data} = buffering_writer_fifo_syncfifo_dout;
assign buffering_writer_fifo_sink_ready = buffering_writer_fifo_syncfifo_writable;
assign buffering_writer_fifo_syncfifo_we = buffering_writer_fifo_sink_valid;
assign buffering_writer_fifo_fifo_in_first = buffering_writer_fifo_sink_first;
assign buffering_writer_fifo_fifo_in_last = buffering_writer_fifo_sink_last;
assign buffering_writer_fifo_fifo_in_payload_data = buffering_writer_fifo_sink_payload_data;
assign buffering_writer_fifo_source_valid = buffering_writer_fifo_readable;
assign buffering_writer_fifo_source_first = buffering_writer_fifo_fifo_out_first;
assign buffering_writer_fifo_source_last = buffering_writer_fifo_fifo_out_last;
assign buffering_writer_fifo_source_payload_data = buffering_writer_fifo_fifo_out_payload_data;
assign buffering_writer_fifo_re = buffering_writer_fifo_source_ready;
assign buffering_writer_fifo_syncfifo_re = (buffering_writer_fifo_syncfifo_readable & ((~buffering_writer_fifo_readable) | buffering_writer_fifo_re));
assign buffering_writer_fifo_level1 = (buffering_writer_fifo_level0 + buffering_writer_fifo_readable);
always @(*) begin
	buffering_writer_fifo_wrport_adr <= 11'd0;
	if (buffering_writer_fifo_replace) begin
		buffering_writer_fifo_wrport_adr <= (buffering_writer_fifo_produce - 1'd1);
	end else begin
		buffering_writer_fifo_wrport_adr <= buffering_writer_fifo_produce;
	end
end
assign buffering_writer_fifo_wrport_dat_w = buffering_writer_fifo_syncfifo_din;
assign buffering_writer_fifo_wrport_we = (buffering_writer_fifo_syncfifo_we & (buffering_writer_fifo_syncfifo_writable | buffering_writer_fifo_replace));
assign buffering_writer_fifo_do_read = (buffering_writer_fifo_syncfifo_readable & buffering_writer_fifo_syncfifo_re);
assign buffering_writer_fifo_rdport_adr = buffering_writer_fifo_consume;
assign buffering_writer_fifo_syncfifo_dout = buffering_writer_fifo_rdport_dat_r;
assign buffering_writer_fifo_rdport_re = buffering_writer_fifo_do_read;
assign buffering_writer_fifo_syncfifo_writable = (buffering_writer_fifo_level0 != 12'd2048);
assign buffering_writer_fifo_syncfifo_readable = (buffering_writer_fifo_level0 != 1'd0);
assign bufferizeendpoints0_pipe_valid_sink_ready = ((~bufferizeendpoints0_pipe_valid_source_valid) | bufferizeendpoints0_pipe_valid_source_ready);
assign bufferizeendpoints0_pipe_valid_sink_valid = bufferizeendpoints0_sink_sink_valid;
assign bufferizeendpoints0_sink_sink_ready = bufferizeendpoints0_pipe_valid_sink_ready;
assign bufferizeendpoints0_pipe_valid_sink_first = bufferizeendpoints0_sink_sink_first;
assign bufferizeendpoints0_pipe_valid_sink_last = bufferizeendpoints0_sink_sink_last;
assign bufferizeendpoints0_pipe_valid_sink_payload_data = bufferizeendpoints0_sink_sink_payload_data;
assign bufferizeendpoints0_source_source_valid = bufferizeendpoints0_pipe_valid_source_valid;
assign bufferizeendpoints0_pipe_valid_source_ready = bufferizeendpoints0_source_source_ready;
assign bufferizeendpoints0_source_source_first = bufferizeendpoints0_pipe_valid_source_first;
assign bufferizeendpoints0_source_source_last = bufferizeendpoints0_pipe_valid_source_last;
assign bufferizeendpoints0_source_source_payload_data = bufferizeendpoints0_pipe_valid_source_payload_data;
assign bufferizeendpoints1_pipe_valid_sink_ready = ((~bufferizeendpoints1_pipe_valid_source_valid) | bufferizeendpoints1_pipe_valid_source_ready);
assign bufferizeendpoints1_pipe_valid_sink_valid = bufferizeendpoints1_sink_sink_valid;
assign bufferizeendpoints1_sink_sink_ready = bufferizeendpoints1_pipe_valid_sink_ready;
assign bufferizeendpoints1_pipe_valid_sink_first = bufferizeendpoints1_sink_sink_first;
assign bufferizeendpoints1_pipe_valid_sink_last = bufferizeendpoints1_sink_sink_last;
assign bufferizeendpoints1_pipe_valid_sink_payload_data = bufferizeendpoints1_sink_sink_payload_data;
assign bufferizeendpoints1_source_source_valid = bufferizeendpoints1_pipe_valid_source_valid;
assign bufferizeendpoints1_pipe_valid_source_ready = bufferizeendpoints1_source_source_ready;
assign bufferizeendpoints1_source_source_first = bufferizeendpoints1_pipe_valid_source_first;
assign bufferizeendpoints1_source_source_last = bufferizeendpoints1_pipe_valid_source_last;
assign bufferizeendpoints1_source_source_payload_data = bufferizeendpoints1_pipe_valid_source_payload_data;
always @(*) begin
	pcie_msi_clear <= 32'd0;
	if (pcie_msi_clear_re) begin
		pcie_msi_clear <= pcie_msi_clear_storage;
	end
end
assign pcie_msi_enable = pcie_msi_enable_storage;
assign pcie_msi_vector_status = pcie_msi_vector;
assign pcie_msi_source_valid = (pcie_msi_msi != 1'd0);
always @(*) begin
	litepciecore_dat_w <= 32'd0;
	litepciecore_wishbone_ack <= 1'd0;
	litepciecore_wishbone2csr_next_state <= 1'd0;
	litepciecore_wishbone_dat_r <= 32'd0;
	litepciecore_adr <= 14'd0;
	litepciecore_we <= 1'd0;
	litepciecore_wishbone2csr_next_state <= litepciecore_wishbone2csr_state;
	case (litepciecore_wishbone2csr_state)
		1'd1: begin
			litepciecore_wishbone_ack <= 1'd1;
			litepciecore_wishbone_dat_r <= litepciecore_dat_r;
			litepciecore_wishbone2csr_next_state <= 1'd0;
		end
		default: begin
			litepciecore_dat_w <= litepciecore_wishbone_dat_w;
			if ((litepciecore_wishbone_cyc & litepciecore_wishbone_stb)) begin
				litepciecore_adr <= litepciecore_wishbone_adr;
				litepciecore_we <= (litepciecore_wishbone_we & (litepciecore_wishbone_sel != 1'd0));
				litepciecore_wishbone2csr_next_state <= 1'd1;
			end
		end
	endcase
end
assign litepciecore_wishbone_adr = pcie_wishbone_master_wishbone_adr;
assign litepciecore_wishbone_dat_w = pcie_wishbone_master_wishbone_dat_w;
assign pcie_wishbone_master_wishbone_dat_r = litepciecore_wishbone_dat_r;
assign litepciecore_wishbone_sel = pcie_wishbone_master_wishbone_sel;
assign litepciecore_wishbone_cyc = pcie_wishbone_master_wishbone_cyc;
assign litepciecore_wishbone_stb = pcie_wishbone_master_wishbone_stb;
assign pcie_wishbone_master_wishbone_ack = litepciecore_wishbone_ack;
assign litepciecore_wishbone_we = pcie_wishbone_master_wishbone_we;
assign litepciecore_wishbone_cti = pcie_wishbone_master_wishbone_cti;
assign litepciecore_wishbone_bte = pcie_wishbone_master_wishbone_bte;
assign pcie_wishbone_master_wishbone_err = litepciecore_wishbone_err;
assign csrbank0_sel = (interface0_adr[13:9] == 5'd26);
assign csrbank0_cntrl0_r = interface0_dat_w[31:0];
always @(*) begin
	csrbank0_cntrl0_re <= 1'd0;
	csrbank0_cntrl0_we <= 1'd0;
	if ((csrbank0_sel & (interface0_adr[8:0] == 1'd0))) begin
		csrbank0_cntrl0_re <= interface0_we;
		csrbank0_cntrl0_we <= (~interface0_we);
	end
end
assign csrbank0_enable0_r = interface0_dat_w[0];
always @(*) begin
	csrbank0_enable0_re <= 1'd0;
	csrbank0_enable0_we <= 1'd0;
	if ((csrbank0_sel & (interface0_adr[8:0] == 1'd1))) begin
		csrbank0_enable0_re <= interface0_we;
		csrbank0_enable0_we <= (~interface0_we);
	end
end
assign csrbank0_test0_r = interface0_dat_w[31:0];
always @(*) begin
	csrbank0_test0_we <= 1'd0;
	csrbank0_test0_re <= 1'd0;
	if ((csrbank0_sel & (interface0_adr[8:0] == 2'd2))) begin
		csrbank0_test0_re <= interface0_we;
		csrbank0_test0_we <= (~interface0_we);
	end
end
assign csrbank0_ndma_r = interface0_dat_w[3:0];
always @(*) begin
	csrbank0_ndma_re <= 1'd0;
	csrbank0_ndma_we <= 1'd0;
	if ((csrbank0_sel & (interface0_adr[8:0] == 2'd3))) begin
		csrbank0_ndma_re <= interface0_we;
		csrbank0_ndma_we <= (~interface0_we);
	end
end
assign csrbank0_enable_both0_r = interface0_dat_w[0];
always @(*) begin
	csrbank0_enable_both0_re <= 1'd0;
	csrbank0_enable_both0_we <= 1'd0;
	if ((csrbank0_sel & (interface0_adr[8:0] == 3'd4))) begin
		csrbank0_enable_both0_re <= interface0_we;
		csrbank0_enable_both0_we <= (~interface0_we);
	end
end
assign csrbank0_cntrl0_w = CNTRL_cntrl_storage[31:0];
assign csrbank0_enable0_w = CNTRL_enable_storage;
assign csrbank0_test0_w = CNTRL_test_storage[31:0];
assign csrbank0_ndma_w = CNTRL_ndma_status[3:0];
assign CNTRL_ndma_we = csrbank0_ndma_we;
assign csrbank0_enable_both0_w = CNTRL_enable_both_storage;
assign csrbank1_sel = (interface1_adr[13:9] == 1'd0);
assign csrbank1_reset0_r = interface1_dat_w[1:0];
always @(*) begin
	csrbank1_reset0_re <= 1'd0;
	csrbank1_reset0_we <= 1'd0;
	if ((csrbank1_sel & (interface1_adr[8:0] == 1'd0))) begin
		csrbank1_reset0_re <= interface1_we;
		csrbank1_reset0_we <= (~interface1_we);
	end
end
assign csrbank1_scratch0_r = interface1_dat_w[31:0];
always @(*) begin
	csrbank1_scratch0_re <= 1'd0;
	csrbank1_scratch0_we <= 1'd0;
	if ((csrbank1_sel & (interface1_adr[8:0] == 1'd1))) begin
		csrbank1_scratch0_re <= interface1_we;
		csrbank1_scratch0_we <= (~interface1_we);
	end
end
assign csrbank1_bus_errors_r = interface1_dat_w[31:0];
always @(*) begin
	csrbank1_bus_errors_we <= 1'd0;
	csrbank1_bus_errors_re <= 1'd0;
	if ((csrbank1_sel & (interface1_adr[8:0] == 2'd2))) begin
		csrbank1_bus_errors_re <= interface1_we;
		csrbank1_bus_errors_we <= (~interface1_we);
	end
end
always @(*) begin
	soc_rst <= 1'd0;
	if (reset_re) begin
		soc_rst <= reset_storage[0];
	end
end
assign cpu_rst = reset_storage[1];
assign csrbank1_reset0_w = reset_storage[1:0];
assign csrbank1_scratch0_w = scratch_storage[31:0];
assign csrbank1_bus_errors_w = bus_errors_status[31:0];
assign bus_errors_we = csrbank1_bus_errors_we;
assign mmap_sel = (interface2_adr[13:9] == 3'd6);
always @(*) begin
	interface2_dat_r <= 32'd0;
	if (mmap_sel_r) begin
		interface2_dat_r <= mmap_dat_r;
	end
end
assign mmap_adr = interface2_adr[5:0];
assign csrbank2_sel = (interface3_adr[13:9] == 3'd5);
assign csrbank2_writer_enable0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_writer_enable0_re <= 1'd0;
	csrbank2_writer_enable0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 1'd0))) begin
		csrbank2_writer_enable0_re <= interface3_we;
		csrbank2_writer_enable0_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_value1_r = interface3_dat_w[25:0];
always @(*) begin
	csrbank2_writer_table_value1_we <= 1'd0;
	csrbank2_writer_table_value1_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 1'd1))) begin
		csrbank2_writer_table_value1_re <= interface3_we;
		csrbank2_writer_table_value1_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_value0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_writer_table_value0_re <= 1'd0;
	csrbank2_writer_table_value0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 2'd2))) begin
		csrbank2_writer_table_value0_re <= interface3_we;
		csrbank2_writer_table_value0_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_we0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_writer_table_we0_re <= 1'd0;
	csrbank2_writer_table_we0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 2'd3))) begin
		csrbank2_writer_table_we0_re <= interface3_we;
		csrbank2_writer_table_we0_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_loop_prog_n0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_writer_table_loop_prog_n0_we <= 1'd0;
	csrbank2_writer_table_loop_prog_n0_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 3'd4))) begin
		csrbank2_writer_table_loop_prog_n0_re <= interface3_we;
		csrbank2_writer_table_loop_prog_n0_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_loop_status_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_writer_table_loop_status_re <= 1'd0;
	csrbank2_writer_table_loop_status_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 3'd5))) begin
		csrbank2_writer_table_loop_status_re <= interface3_we;
		csrbank2_writer_table_loop_status_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_level_r = interface3_dat_w[8:0];
always @(*) begin
	csrbank2_writer_table_level_re <= 1'd0;
	csrbank2_writer_table_level_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 3'd6))) begin
		csrbank2_writer_table_level_re <= interface3_we;
		csrbank2_writer_table_level_we <= (~interface3_we);
	end
end
assign csrbank2_writer_table_reset0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_writer_table_reset0_we <= 1'd0;
	csrbank2_writer_table_reset0_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 3'd7))) begin
		csrbank2_writer_table_reset0_re <= interface3_we;
		csrbank2_writer_table_reset0_we <= (~interface3_we);
	end
end
assign csrbank2_reader_enable0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_reader_enable0_re <= 1'd0;
	csrbank2_reader_enable0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd8))) begin
		csrbank2_reader_enable0_re <= interface3_we;
		csrbank2_reader_enable0_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_value1_r = interface3_dat_w[25:0];
always @(*) begin
	csrbank2_reader_table_value1_re <= 1'd0;
	csrbank2_reader_table_value1_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd9))) begin
		csrbank2_reader_table_value1_re <= interface3_we;
		csrbank2_reader_table_value1_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_value0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_reader_table_value0_we <= 1'd0;
	csrbank2_reader_table_value0_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd10))) begin
		csrbank2_reader_table_value0_re <= interface3_we;
		csrbank2_reader_table_value0_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_we0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_reader_table_we0_re <= 1'd0;
	csrbank2_reader_table_we0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd11))) begin
		csrbank2_reader_table_we0_re <= interface3_we;
		csrbank2_reader_table_we0_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_loop_prog_n0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_reader_table_loop_prog_n0_we <= 1'd0;
	csrbank2_reader_table_loop_prog_n0_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd12))) begin
		csrbank2_reader_table_loop_prog_n0_re <= interface3_we;
		csrbank2_reader_table_loop_prog_n0_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_loop_status_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_reader_table_loop_status_we <= 1'd0;
	csrbank2_reader_table_loop_status_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd13))) begin
		csrbank2_reader_table_loop_status_re <= interface3_we;
		csrbank2_reader_table_loop_status_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_level_r = interface3_dat_w[8:0];
always @(*) begin
	csrbank2_reader_table_level_re <= 1'd0;
	csrbank2_reader_table_level_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd14))) begin
		csrbank2_reader_table_level_re <= interface3_we;
		csrbank2_reader_table_level_we <= (~interface3_we);
	end
end
assign csrbank2_reader_table_reset0_r = interface3_dat_w[0];
always @(*) begin
	csrbank2_reader_table_reset0_re <= 1'd0;
	csrbank2_reader_table_reset0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 4'd15))) begin
		csrbank2_reader_table_reset0_re <= interface3_we;
		csrbank2_reader_table_reset0_we <= (~interface3_we);
	end
end
assign csrbank2_buffering_reader_fifo_control0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_buffering_reader_fifo_control0_we <= 1'd0;
	csrbank2_buffering_reader_fifo_control0_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 5'd16))) begin
		csrbank2_buffering_reader_fifo_control0_re <= interface3_we;
		csrbank2_buffering_reader_fifo_control0_we <= (~interface3_we);
	end
end
assign csrbank2_buffering_reader_fifo_status_r = interface3_dat_w[23:0];
always @(*) begin
	csrbank2_buffering_reader_fifo_status_re <= 1'd0;
	csrbank2_buffering_reader_fifo_status_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 5'd17))) begin
		csrbank2_buffering_reader_fifo_status_re <= interface3_we;
		csrbank2_buffering_reader_fifo_status_we <= (~interface3_we);
	end
end
assign csrbank2_buffering_writer_fifo_control0_r = interface3_dat_w[31:0];
always @(*) begin
	csrbank2_buffering_writer_fifo_control0_re <= 1'd0;
	csrbank2_buffering_writer_fifo_control0_we <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 5'd18))) begin
		csrbank2_buffering_writer_fifo_control0_re <= interface3_we;
		csrbank2_buffering_writer_fifo_control0_we <= (~interface3_we);
	end
end
assign csrbank2_buffering_writer_fifo_status_r = interface3_dat_w[23:0];
always @(*) begin
	csrbank2_buffering_writer_fifo_status_we <= 1'd0;
	csrbank2_buffering_writer_fifo_status_re <= 1'd0;
	if ((csrbank2_sel & (interface3_adr[8:0] == 5'd19))) begin
		csrbank2_buffering_writer_fifo_status_re <= interface3_we;
		csrbank2_buffering_writer_fifo_status_we <= (~interface3_we);
	end
end
assign csrbank2_writer_enable0_w = writer_enable_storage;
assign writer_table_address_lsb = writer_table_value_storage[31:0];
assign writer_table_length = writer_table_value_storage[55:32];
assign writer_table_irq_disable = writer_table_value_storage[56];
assign writer_table_last_disable = writer_table_value_storage[57];
assign csrbank2_writer_table_value1_w = writer_table_value_storage[57:32];
assign csrbank2_writer_table_value0_w = writer_table_value_storage[31:0];
assign writer_table_address_msb = writer_table_we_storage[31:0];
assign csrbank2_writer_table_we0_w = writer_table_we_storage[31:0];
assign csrbank2_writer_table_loop_prog_n0_w = writer_table_loop_prog_n_storage;
always @(*) begin
	writer_table_loop_status_status <= 32'd0;
	writer_table_loop_status_status[15:0] <= writer_table_index;
	writer_table_loop_status_status[31:16] <= writer_table_count;
end
assign csrbank2_writer_table_loop_status_w = writer_table_loop_status_status[31:0];
assign writer_table_loop_status_we = csrbank2_writer_table_loop_status_we;
assign csrbank2_writer_table_level_w = writer_table_level_status[8:0];
assign writer_table_level_we = csrbank2_writer_table_level_we;
assign csrbank2_writer_table_reset0_w = writer_table_reset_storage;
assign csrbank2_reader_enable0_w = reader_enable_storage;
assign reader_table_address_lsb = reader_table_value_storage[31:0];
assign reader_table_length = reader_table_value_storage[55:32];
assign reader_table_irq_disable = reader_table_value_storage[56];
assign reader_table_last_disable = reader_table_value_storage[57];
assign csrbank2_reader_table_value1_w = reader_table_value_storage[57:32];
assign csrbank2_reader_table_value0_w = reader_table_value_storage[31:0];
assign reader_table_address_msb = reader_table_we_storage[31:0];
assign csrbank2_reader_table_we0_w = reader_table_we_storage[31:0];
assign csrbank2_reader_table_loop_prog_n0_w = reader_table_loop_prog_n_storage;
always @(*) begin
	reader_table_loop_status_status <= 32'd0;
	reader_table_loop_status_status[15:0] <= reader_table_index;
	reader_table_loop_status_status[31:16] <= reader_table_count;
end
assign csrbank2_reader_table_loop_status_w = reader_table_loop_status_status[31:0];
assign reader_table_loop_status_we = csrbank2_reader_table_loop_status_we;
assign csrbank2_reader_table_level_w = reader_table_level_status[8:0];
assign reader_table_level_we = csrbank2_reader_table_level_we;
assign csrbank2_reader_table_reset0_w = reader_table_reset_storage;
assign buffering_csrfield_depth0 = buffering_reader_fifo_control_storage[23:0];
assign buffering_csrfield_scratch0 = buffering_reader_fifo_control_storage[27:24];
assign buffering_csrfield_level_mode0 = buffering_reader_fifo_control_storage[31];
assign csrbank2_buffering_reader_fifo_control0_w = buffering_reader_fifo_control_storage[31:0];
assign buffering_reader_fifo_status_status[23:0] = buffering_csrfield_level0;
assign csrbank2_buffering_reader_fifo_status_w = buffering_reader_fifo_status_status[23:0];
assign buffering_reader_fifo_status_we = csrbank2_buffering_reader_fifo_status_we;
assign buffering_csrfield_depth1 = buffering_writer_fifo_control_storage[23:0];
assign buffering_csrfield_scratch1 = buffering_writer_fifo_control_storage[27:24];
assign buffering_csrfield_level_mode1 = buffering_writer_fifo_control_storage[31];
assign csrbank2_buffering_writer_fifo_control0_w = buffering_writer_fifo_control_storage[31:0];
assign buffering_writer_fifo_status_status[23:0] = buffering_csrfield_level1;
assign csrbank2_buffering_writer_fifo_status_w = buffering_writer_fifo_status_status[23:0];
assign buffering_writer_fifo_status_we = csrbank2_buffering_writer_fifo_status_we;
assign csrbank3_sel = (interface4_adr[13:9] == 2'd3);
assign csrbank3_enable0_r = interface4_dat_w[31:0];
always @(*) begin
	csrbank3_enable0_re <= 1'd0;
	csrbank3_enable0_we <= 1'd0;
	if ((csrbank3_sel & (interface4_adr[8:0] == 1'd0))) begin
		csrbank3_enable0_re <= interface4_we;
		csrbank3_enable0_we <= (~interface4_we);
	end
end
assign csrbank3_clear0_r = interface4_dat_w[31:0];
always @(*) begin
	csrbank3_clear0_we <= 1'd0;
	csrbank3_clear0_re <= 1'd0;
	if ((csrbank3_sel & (interface4_adr[8:0] == 1'd1))) begin
		csrbank3_clear0_re <= interface4_we;
		csrbank3_clear0_we <= (~interface4_we);
	end
end
assign csrbank3_vector_r = interface4_dat_w[31:0];
always @(*) begin
	csrbank3_vector_re <= 1'd0;
	csrbank3_vector_we <= 1'd0;
	if ((csrbank3_sel & (interface4_adr[8:0] == 2'd2))) begin
		csrbank3_vector_re <= interface4_we;
		csrbank3_vector_we <= (~interface4_we);
	end
end
assign csrbank3_enable0_w = pcie_msi_enable_storage[31:0];
assign csrbank3_clear0_w = pcie_msi_clear_storage[31:0];
assign csrbank3_vector_w = pcie_msi_vector_status[31:0];
assign pcie_msi_vector_we = csrbank3_vector_we;
assign csrbank4_sel = (interface5_adr[13:9] == 2'd2);
assign csrbank4_link_status_r = interface5_dat_w[9:0];
always @(*) begin
	csrbank4_link_status_we <= 1'd0;
	csrbank4_link_status_re <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 1'd0))) begin
		csrbank4_link_status_re <= interface5_we;
		csrbank4_link_status_we <= (~interface5_we);
	end
end
assign csrbank4_msi_enable_r = interface5_dat_w[0];
always @(*) begin
	csrbank4_msi_enable_re <= 1'd0;
	csrbank4_msi_enable_we <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 1'd1))) begin
		csrbank4_msi_enable_re <= interface5_we;
		csrbank4_msi_enable_we <= (~interface5_we);
	end
end
assign csrbank4_msix_enable_r = interface5_dat_w[0];
always @(*) begin
	csrbank4_msix_enable_re <= 1'd0;
	csrbank4_msix_enable_we <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 2'd2))) begin
		csrbank4_msix_enable_re <= interface5_we;
		csrbank4_msix_enable_we <= (~interface5_we);
	end
end
assign csrbank4_bus_master_enable_r = interface5_dat_w[0];
always @(*) begin
	csrbank4_bus_master_enable_we <= 1'd0;
	csrbank4_bus_master_enable_re <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 2'd3))) begin
		csrbank4_bus_master_enable_re <= interface5_we;
		csrbank4_bus_master_enable_we <= (~interface5_we);
	end
end
assign csrbank4_max_request_size_r = interface5_dat_w[15:0];
always @(*) begin
	csrbank4_max_request_size_we <= 1'd0;
	csrbank4_max_request_size_re <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 3'd4))) begin
		csrbank4_max_request_size_re <= interface5_we;
		csrbank4_max_request_size_we <= (~interface5_we);
	end
end
assign csrbank4_max_payload_size_r = interface5_dat_w[15:0];
always @(*) begin
	csrbank4_max_payload_size_re <= 1'd0;
	csrbank4_max_payload_size_we <= 1'd0;
	if ((csrbank4_sel & (interface5_adr[8:0] == 3'd5))) begin
		csrbank4_max_payload_size_re <= interface5_we;
		csrbank4_max_payload_size_we <= (~interface5_we);
	end
end
always @(*) begin
	s7pciephy_link_status_status <= 10'd0;
	s7pciephy_link_status_status[0] <= s7pciephy_csrfield_status;
	s7pciephy_link_status_status[1] <= s7pciephy_csrfield_rate;
	s7pciephy_link_status_status[3:2] <= s7pciephy_csrfield_width;
	s7pciephy_link_status_status[9:4] <= s7pciephy_csrfield_ltssm;
end
assign csrbank4_link_status_w = s7pciephy_link_status_status[9:0];
assign s7pciephy_link_status_we = csrbank4_link_status_we;
assign csrbank4_msi_enable_w = s7pciephy_msi_enable_status;
assign s7pciephy_msi_enable_we = csrbank4_msi_enable_we;
assign csrbank4_msix_enable_w = s7pciephy_msix_enable_status;
assign s7pciephy_msix_enable_we = csrbank4_msix_enable_we;
assign csrbank4_bus_master_enable_w = s7pciephy_bus_master_enable_status;
assign s7pciephy_bus_master_enable_we = csrbank4_bus_master_enable_we;
assign csrbank4_max_request_size_w = s7pciephy_max_request_size_status[15:0];
assign s7pciephy_max_request_size_we = csrbank4_max_request_size_we;
assign csrbank4_max_payload_size_w = s7pciephy_max_payload_size_status[15:0];
assign s7pciephy_max_payload_size_we = csrbank4_max_payload_size_we;
assign csr_interconnect_adr = litepciecore_adr;
assign csr_interconnect_we = litepciecore_we;
assign csr_interconnect_dat_w = litepciecore_dat_w;
assign litepciecore_dat_r = csr_interconnect_dat_r;
assign interface0_adr = csr_interconnect_adr;
assign interface1_adr = csr_interconnect_adr;
assign interface3_adr = csr_interconnect_adr;
assign interface4_adr = csr_interconnect_adr;
assign interface5_adr = csr_interconnect_adr;
assign interface2_adr = csr_interconnect_adr;
assign interface0_we = csr_interconnect_we;
assign interface1_we = csr_interconnect_we;
assign interface3_we = csr_interconnect_we;
assign interface4_we = csr_interconnect_we;
assign interface5_we = csr_interconnect_we;
assign interface2_we = csr_interconnect_we;
assign interface0_dat_w = csr_interconnect_dat_w;
assign interface1_dat_w = csr_interconnect_dat_w;
assign interface3_dat_w = csr_interconnect_dat_w;
assign interface4_dat_w = csr_interconnect_dat_w;
assign interface5_dat_w = csr_interconnect_dat_w;
assign interface2_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((((interface0_dat_r | interface1_dat_r) | interface3_dat_r) | interface4_dat_r) | interface5_dat_r) | interface2_dat_r);
assign slice_proxy0 = depacketizer_header_extracter_source_payload_dat[31:0];
assign slice_proxy1 = depacketizer_header_extracter_source_payload_dat[31:0];
assign slice_proxy2 = depacketizer_header_extracter_source_payload_dat[31:0];
assign slice_proxy3 = depacketizer_header_extracter_source_payload_dat[31:0];
assign slice_proxy4 = depacketizer_header_extracter_source_payload_dat[63:32];
assign slice_proxy5 = depacketizer_header_extracter_source_payload_dat[63:32];
assign slice_proxy6 = depacketizer_header_extracter_source_payload_dat[63:32];
assign slice_proxy7 = depacketizer_header_extracter_source_payload_dat[63:32];
assign slice_proxy8 = depacketizer_header_extracter_source_payload_dat[95:64];
assign slice_proxy9 = depacketizer_header_extracter_source_payload_dat[95:64];
assign slice_proxy10 = depacketizer_header_extracter_source_payload_dat[95:64];
assign slice_proxy11 = depacketizer_header_extracter_source_payload_dat[95:64];
assign slice_proxy12 = depacketizer_header_extracter_source_payload_dat[127:96];
assign slice_proxy13 = depacketizer_header_extracter_source_payload_dat[127:96];
assign slice_proxy14 = depacketizer_header_extracter_source_payload_dat[127:96];
assign slice_proxy15 = depacketizer_header_extracter_source_payload_dat[127:96];
assign slice_proxy16 = depacketizer_header_extracter_source_payload_be[3:0];
assign slice_proxy17 = depacketizer_header_extracter_source_payload_be[3:0];
assign slice_proxy18 = depacketizer_header_extracter_source_payload_be[3:0];
assign slice_proxy19 = depacketizer_header_extracter_source_payload_be[3:0];
assign slice_proxy20 = depacketizer_header_extracter_source_payload_be[7:4];
assign slice_proxy21 = depacketizer_header_extracter_source_payload_be[7:4];
assign slice_proxy22 = depacketizer_header_extracter_source_payload_be[7:4];
assign slice_proxy23 = depacketizer_header_extracter_source_payload_be[7:4];
assign slice_proxy24 = depacketizer_header_extracter_source_payload_be[11:8];
assign slice_proxy25 = depacketizer_header_extracter_source_payload_be[11:8];
assign slice_proxy26 = depacketizer_header_extracter_source_payload_be[11:8];
assign slice_proxy27 = depacketizer_header_extracter_source_payload_be[11:8];
assign slice_proxy28 = depacketizer_header_extracter_source_payload_be[15:12];
assign slice_proxy29 = depacketizer_header_extracter_source_payload_be[15:12];
assign slice_proxy30 = depacketizer_header_extracter_source_payload_be[15:12];
assign slice_proxy31 = depacketizer_header_extracter_source_payload_be[15:12];
assign slice_proxy32 = packetizer_tlp_raw_req_header[31:0];
assign slice_proxy33 = packetizer_tlp_raw_req_header[31:0];
assign slice_proxy34 = packetizer_tlp_raw_req_header[31:0];
assign slice_proxy35 = packetizer_tlp_raw_req_header[31:0];
assign slice_proxy36 = packetizer_tlp_raw_req_header[63:32];
assign slice_proxy37 = packetizer_tlp_raw_req_header[63:32];
assign slice_proxy38 = packetizer_tlp_raw_req_header[63:32];
assign slice_proxy39 = packetizer_tlp_raw_req_header[63:32];
assign slice_proxy40 = packetizer_tlp_raw_req_header[95:64];
assign slice_proxy41 = packetizer_tlp_raw_req_header[95:64];
assign slice_proxy42 = packetizer_tlp_raw_req_header[95:64];
assign slice_proxy43 = packetizer_tlp_raw_req_header[95:64];
assign slice_proxy44 = packetizer_tlp_raw_req_header[127:96];
assign slice_proxy45 = packetizer_tlp_raw_req_header[127:96];
assign slice_proxy46 = packetizer_tlp_raw_req_header[127:96];
assign slice_proxy47 = packetizer_tlp_raw_req_header[127:96];
assign slice_proxy48 = packetizer_tlp_raw_cmp_header[31:0];
assign slice_proxy49 = packetizer_tlp_raw_cmp_header[31:0];
assign slice_proxy50 = packetizer_tlp_raw_cmp_header[31:0];
assign slice_proxy51 = packetizer_tlp_raw_cmp_header[31:0];
assign slice_proxy52 = packetizer_tlp_raw_cmp_header[63:32];
assign slice_proxy53 = packetizer_tlp_raw_cmp_header[63:32];
assign slice_proxy54 = packetizer_tlp_raw_cmp_header[63:32];
assign slice_proxy55 = packetizer_tlp_raw_cmp_header[63:32];
assign slice_proxy56 = packetizer_tlp_raw_cmp_header[95:64];
assign slice_proxy57 = packetizer_tlp_raw_cmp_header[95:64];
assign slice_proxy58 = packetizer_tlp_raw_cmp_header[95:64];
assign slice_proxy59 = packetizer_tlp_raw_cmp_header[95:64];
assign slice_proxy60 = packetizer_tlp_raw_cmp_header[127:96];
assign slice_proxy61 = packetizer_tlp_raw_cmp_header[127:96];
assign slice_proxy62 = packetizer_tlp_raw_cmp_header[127:96];
assign slice_proxy63 = packetizer_tlp_raw_cmp_header[127:96];
assign slice_proxy64 = packetizer_source_source_payload_dat[31:0];
assign slice_proxy65 = packetizer_source_source_payload_dat[31:0];
assign slice_proxy66 = packetizer_source_source_payload_dat[31:0];
assign slice_proxy67 = packetizer_source_source_payload_dat[31:0];
assign slice_proxy68 = packetizer_source_source_payload_dat[63:32];
assign slice_proxy69 = packetizer_source_source_payload_dat[63:32];
assign slice_proxy70 = packetizer_source_source_payload_dat[63:32];
assign slice_proxy71 = packetizer_source_source_payload_dat[63:32];
assign slice_proxy72 = packetizer_source_source_payload_dat[95:64];
assign slice_proxy73 = packetizer_source_source_payload_dat[95:64];
assign slice_proxy74 = packetizer_source_source_payload_dat[95:64];
assign slice_proxy75 = packetizer_source_source_payload_dat[95:64];
assign slice_proxy76 = packetizer_source_source_payload_dat[127:96];
assign slice_proxy77 = packetizer_source_source_payload_dat[127:96];
assign slice_proxy78 = packetizer_source_source_payload_dat[127:96];
assign slice_proxy79 = packetizer_source_source_payload_dat[127:96];
assign slice_proxy80 = packetizer_source_source_payload_be[3:0];
assign slice_proxy81 = packetizer_source_source_payload_be[3:0];
assign slice_proxy82 = packetizer_source_source_payload_be[3:0];
assign slice_proxy83 = packetizer_source_source_payload_be[3:0];
assign slice_proxy84 = packetizer_source_source_payload_be[7:4];
assign slice_proxy85 = packetizer_source_source_payload_be[7:4];
assign slice_proxy86 = packetizer_source_source_payload_be[7:4];
assign slice_proxy87 = packetizer_source_source_payload_be[7:4];
assign slice_proxy88 = packetizer_source_source_payload_be[11:8];
assign slice_proxy89 = packetizer_source_source_payload_be[11:8];
assign slice_proxy90 = packetizer_source_source_payload_be[11:8];
assign slice_proxy91 = packetizer_source_source_payload_be[11:8];
assign slice_proxy92 = packetizer_source_source_payload_be[15:12];
assign slice_proxy93 = packetizer_source_source_payload_be[15:12];
assign slice_proxy94 = packetizer_source_source_payload_be[15:12];
assign slice_proxy95 = packetizer_source_source_payload_be[15:12];
assign s7pciephy_tx_datapath_cdc_cdc_produce_rdomain = xilinxmultiregimpl01;
assign s7pciephy_tx_datapath_cdc_cdc_consume_wdomain = xilinxmultiregimpl11;
assign s7pciephy_rx_datapath_cdc_cdc_produce_rdomain = xilinxmultiregimpl21;
assign s7pciephy_rx_datapath_cdc_cdc_consume_wdomain = xilinxmultiregimpl31;
assign s7pciephy_msi_cdc_cdc_produce_rdomain = xilinxmultiregimpl41;
assign s7pciephy_msi_cdc_cdc_consume_wdomain = xilinxmultiregimpl51;
assign s7pciephy_bus_master_enable_status = xilinxmultiregimpl6_xilinxmultiregimpl61;
assign xilinxmultiregimpl6 = s7pciephy_command[2];
assign s7pciephy_max_request_size_status = xilinxmultiregimpl71;
assign s7pciephy_max_payload_size_status = xilinxmultiregimpl81;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge from3017629473504_clk) begin
	s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary <= s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary;
	s7pciephy_tx_datapath_cdc_cdc_graycounter0_q <= s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next;
	if (from3017629473504_rst) begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter0_q <= 3'd0;
		s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary <= 3'd0;
	end
	xilinxmultiregimpl10 <= s7pciephy_tx_datapath_cdc_cdc_graycounter1_q;
	xilinxmultiregimpl11 <= xilinxmultiregimpl10;
end

always @(posedge from3017629921248_clk) begin
	s7pciephy_msi_cdc_cdc_graycounter0_q_binary <= s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary;
	s7pciephy_msi_cdc_cdc_graycounter0_q <= s7pciephy_msi_cdc_cdc_graycounter0_q_next;
	if (from3017629921248_rst) begin
		s7pciephy_msi_cdc_cdc_graycounter0_q <= 3'd0;
		s7pciephy_msi_cdc_cdc_graycounter0_q_binary <= 3'd0;
	end
	xilinxmultiregimpl50 <= s7pciephy_msi_cdc_cdc_graycounter1_q;
	xilinxmultiregimpl51 <= xilinxmultiregimpl50;
end

always @(posedge from3017630211024_clk) begin
	s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary <= s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary;
	s7pciephy_rx_datapath_cdc_cdc_graycounter0_q <= s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next;
	if (from3017630211024_rst) begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter0_q <= 3'd0;
		s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary <= 3'd0;
	end
	xilinxmultiregimpl30 <= s7pciephy_rx_datapath_cdc_cdc_graycounter1_q;
	xilinxmultiregimpl31 <= xilinxmultiregimpl30;
end

always @(posedge pcie_clk) begin
	case (s7pciephy_dcommand[14:12])
		1'd0: begin
			s7pciephy_max_request_size <= 8'd128;
		end
		1'd1: begin
			s7pciephy_max_request_size <= 9'd256;
		end
		2'd2: begin
			s7pciephy_max_request_size <= 10'd512;
		end
		2'd3: begin
			s7pciephy_max_request_size <= 10'd512;
		end
		3'd4: begin
			s7pciephy_max_request_size <= 10'd512;
		end
		3'd5: begin
			s7pciephy_max_request_size <= 10'd512;
		end
	endcase
	case (s7pciephy_dcommand[7:5])
		1'd0: begin
			s7pciephy_max_payload_size <= 8'd128;
		end
		1'd1: begin
			s7pciephy_max_payload_size <= 9'd256;
		end
		2'd2: begin
			s7pciephy_max_payload_size <= 10'd512;
		end
		2'd3: begin
			s7pciephy_max_payload_size <= 10'd512;
		end
		3'd4: begin
			s7pciephy_max_payload_size <= 10'd512;
		end
		3'd5: begin
			s7pciephy_max_payload_size <= 10'd512;
		end
	endcase
	s7pciephy_id <= {s7pciephy_bus_number, s7pciephy_device_number, s7pciephy_function_number};
	if ((s7pciephy_tx_datapath_converter_converter_source_valid & s7pciephy_tx_datapath_converter_converter_source_ready)) begin
		if (s7pciephy_tx_datapath_converter_converter_last) begin
			s7pciephy_tx_datapath_converter_converter_mux <= 1'd0;
		end else begin
			s7pciephy_tx_datapath_converter_converter_mux <= (s7pciephy_tx_datapath_converter_converter_mux + 1'd1);
		end
	end
	if ((s7pciephy_tx_datapath_pipe_ready_sink_valid & (~s7pciephy_tx_datapath_pipe_ready_source_ready))) begin
		s7pciephy_tx_datapath_pipe_ready_valid <= 1'd1;
	end else begin
		if (s7pciephy_tx_datapath_pipe_ready_source_ready) begin
			s7pciephy_tx_datapath_pipe_ready_valid <= 1'd0;
		end
	end
	if (((~s7pciephy_tx_datapath_pipe_ready_source_ready) & (~s7pciephy_tx_datapath_pipe_ready_valid))) begin
		s7pciephy_tx_datapath_pipe_ready_sink_d_valid <= s7pciephy_tx_datapath_pipe_ready_sink_valid;
		s7pciephy_tx_datapath_pipe_ready_sink_d_ready <= s7pciephy_tx_datapath_pipe_ready_sink_ready;
		s7pciephy_tx_datapath_pipe_ready_sink_d_first <= s7pciephy_tx_datapath_pipe_ready_sink_first;
		s7pciephy_tx_datapath_pipe_ready_sink_d_last <= s7pciephy_tx_datapath_pipe_ready_sink_last;
		s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat <= s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
		s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be <= s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
	end
	if ((s7pciephy_rx_datapath_pipe_ready_sink_valid & (~s7pciephy_rx_datapath_pipe_ready_source_ready))) begin
		s7pciephy_rx_datapath_pipe_ready_valid <= 1'd1;
	end else begin
		if (s7pciephy_rx_datapath_pipe_ready_source_ready) begin
			s7pciephy_rx_datapath_pipe_ready_valid <= 1'd0;
		end
	end
	if (((~s7pciephy_rx_datapath_pipe_ready_source_ready) & (~s7pciephy_rx_datapath_pipe_ready_valid))) begin
		s7pciephy_rx_datapath_pipe_ready_sink_d_valid <= s7pciephy_rx_datapath_pipe_ready_sink_valid;
		s7pciephy_rx_datapath_pipe_ready_sink_d_ready <= s7pciephy_rx_datapath_pipe_ready_sink_ready;
		s7pciephy_rx_datapath_pipe_ready_sink_d_first <= s7pciephy_rx_datapath_pipe_ready_sink_first;
		s7pciephy_rx_datapath_pipe_ready_sink_d_last <= s7pciephy_rx_datapath_pipe_ready_sink_last;
		s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat <= s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
		s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be <= s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
	end
	if (s7pciephy_rx_datapath_converter_converter_source_ready) begin
		s7pciephy_rx_datapath_converter_converter_strobe_all <= 1'd0;
	end
	if (s7pciephy_rx_datapath_converter_converter_load_part) begin
		if (((s7pciephy_rx_datapath_converter_converter_demux == 1'd1) | s7pciephy_rx_datapath_converter_converter_sink_last)) begin
			s7pciephy_rx_datapath_converter_converter_demux <= 1'd0;
			s7pciephy_rx_datapath_converter_converter_strobe_all <= 1'd1;
		end else begin
			s7pciephy_rx_datapath_converter_converter_demux <= (s7pciephy_rx_datapath_converter_converter_demux + 1'd1);
		end
	end
	if ((s7pciephy_rx_datapath_converter_converter_source_valid & s7pciephy_rx_datapath_converter_converter_source_ready)) begin
		if ((s7pciephy_rx_datapath_converter_converter_sink_valid & s7pciephy_rx_datapath_converter_converter_sink_ready)) begin
			s7pciephy_rx_datapath_converter_converter_source_first <= s7pciephy_rx_datapath_converter_converter_sink_first;
			s7pciephy_rx_datapath_converter_converter_source_last <= s7pciephy_rx_datapath_converter_converter_sink_last;
		end else begin
			s7pciephy_rx_datapath_converter_converter_source_first <= 1'd0;
			s7pciephy_rx_datapath_converter_converter_source_last <= 1'd0;
		end
	end else begin
		if ((s7pciephy_rx_datapath_converter_converter_sink_valid & s7pciephy_rx_datapath_converter_converter_sink_ready)) begin
			s7pciephy_rx_datapath_converter_converter_source_first <= (s7pciephy_rx_datapath_converter_converter_sink_first | s7pciephy_rx_datapath_converter_converter_source_first);
			s7pciephy_rx_datapath_converter_converter_source_last <= (s7pciephy_rx_datapath_converter_converter_sink_last | s7pciephy_rx_datapath_converter_converter_source_last);
		end
	end
	if (s7pciephy_rx_datapath_converter_converter_load_part) begin
		case (s7pciephy_rx_datapath_converter_converter_demux)
			1'd0: begin
				s7pciephy_rx_datapath_converter_converter_source_payload_data[71:0] <= s7pciephy_rx_datapath_converter_converter_sink_payload_data;
			end
			1'd1: begin
				s7pciephy_rx_datapath_converter_converter_source_payload_data[143:72] <= s7pciephy_rx_datapath_converter_converter_sink_payload_data;
			end
		endcase
	end
	if (s7pciephy_rx_datapath_converter_converter_load_part) begin
		s7pciephy_rx_datapath_converter_converter_source_payload_valid_token_count <= (s7pciephy_rx_datapath_converter_converter_demux + 1'd1);
	end
	if (pcie_rst) begin
		s7pciephy_tx_datapath_converter_converter_mux <= 1'd0;
		s7pciephy_tx_datapath_pipe_ready_valid <= 1'd0;
		s7pciephy_tx_datapath_pipe_ready_sink_d_valid <= 1'd0;
		s7pciephy_tx_datapath_pipe_ready_sink_d_ready <= 1'd0;
		s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat <= 64'd0;
		s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be <= 8'd0;
		s7pciephy_rx_datapath_pipe_ready_valid <= 1'd0;
		s7pciephy_rx_datapath_pipe_ready_sink_d_valid <= 1'd0;
		s7pciephy_rx_datapath_pipe_ready_sink_d_ready <= 1'd0;
		s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat <= 128'd0;
		s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be <= 16'd0;
		s7pciephy_rx_datapath_converter_converter_source_payload_data <= 144'd0;
		s7pciephy_rx_datapath_converter_converter_source_payload_valid_token_count <= 2'd0;
		s7pciephy_rx_datapath_converter_converter_demux <= 1'd0;
		s7pciephy_rx_datapath_converter_converter_strobe_all <= 1'd0;
	end
end

always @(posedge sys_clk) begin
	if ((bus_errors != 32'd4294967295)) begin
		if (bus_error) begin
			bus_errors <= (bus_errors + 1'd1);
		end
	end
	if (((~s7pciephy_tx_datapath_pipe_valid_source_valid) | s7pciephy_tx_datapath_pipe_valid_source_ready)) begin
		s7pciephy_tx_datapath_pipe_valid_source_valid <= s7pciephy_tx_datapath_pipe_valid_sink_valid;
		s7pciephy_tx_datapath_pipe_valid_source_first <= s7pciephy_tx_datapath_pipe_valid_sink_first;
		s7pciephy_tx_datapath_pipe_valid_source_last <= s7pciephy_tx_datapath_pipe_valid_sink_last;
		s7pciephy_tx_datapath_pipe_valid_source_payload_dat <= s7pciephy_tx_datapath_pipe_valid_sink_payload_dat;
		s7pciephy_tx_datapath_pipe_valid_source_payload_be <= s7pciephy_tx_datapath_pipe_valid_sink_payload_be;
	end
	if (((~s7pciephy_rx_datapath_pipe_valid_source_valid) | s7pciephy_rx_datapath_pipe_valid_source_ready)) begin
		s7pciephy_rx_datapath_pipe_valid_source_valid <= s7pciephy_rx_datapath_pipe_valid_sink_valid;
		s7pciephy_rx_datapath_pipe_valid_source_first <= s7pciephy_rx_datapath_pipe_valid_sink_first;
		s7pciephy_rx_datapath_pipe_valid_source_last <= s7pciephy_rx_datapath_pipe_valid_sink_last;
		s7pciephy_rx_datapath_pipe_valid_source_payload_dat <= s7pciephy_rx_datapath_pipe_valid_sink_payload_dat;
		s7pciephy_rx_datapath_pipe_valid_source_payload_be <= s7pciephy_rx_datapath_pipe_valid_sink_payload_be;
	end
	if ((depacketizer_header_extracter_sink_valid & depacketizer_header_extracter_sink_ready)) begin
		depacketizer_header_extracter_dat <= depacketizer_header_extracter_sink_payload_dat;
		depacketizer_header_extracter_be <= depacketizer_header_extracter_sink_payload_be;
	end
	litepciecore_litepcieendpoint_state <= litepciecore_litepcieendpoint_next_state;
	if (depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0) begin
		depacketizer_header_extracter_first <= depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0;
	end
	if (depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1) begin
		depacketizer_header_extracter_last <= depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1;
	end
	if (litepciecore_litepcieendpoint_next_value_ce0) begin
		depacketizer_header_extracter_source_payload_header[31:0] <= litepciecore_litepcieendpoint_next_value0;
	end
	if (litepciecore_litepcieendpoint_next_value_ce1) begin
		depacketizer_header_extracter_source_payload_header[63:32] <= litepciecore_litepcieendpoint_next_value1;
	end
	if (litepciecore_litepcieendpoint_next_value_ce2) begin
		depacketizer_header_extracter_source_payload_header[95:64] <= litepciecore_litepcieendpoint_next_value2;
	end
	if (litepciecore_litepcieendpoint_next_value_ce3) begin
		depacketizer_header_extracter_source_payload_header[127:96] <= litepciecore_litepcieendpoint_next_value3;
	end
	if (depacketizer_dispatcher_first) begin
		depacketizer_dispatcher_sel_ongoing <= depacketizer_dispatcher_sel0;
	end
	depacketizer_dispatcher_ongoing1 <= ((depacketizer_dispatch_source_valid | depacketizer_dispatcher_ongoing1) & (~depacketizer_dispatcher_last));
	if (depacketizer_dispatcher_last) begin
		depacketizer_dispatcher_first <= 1'd1;
	end else begin
		if ((depacketizer_dispatch_source_valid & depacketizer_dispatch_source_ready)) begin
			depacketizer_dispatcher_first <= 1'd0;
		end
	end
	case (packetizer_grant)
		1'd0: begin
			if ((~packetizer_request[0])) begin
				if (packetizer_request[1]) begin
					packetizer_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~packetizer_request[1])) begin
				if (packetizer_request[0]) begin
					packetizer_grant <= 1'd0;
				end
			end
		end
	endcase
	packetizer_status0_ongoing1 <= ((packetizer_tlp_raw_req_valid | packetizer_status0_ongoing1) & (~packetizer_status0_last));
	if (packetizer_status0_last) begin
		packetizer_status0_first <= 1'd1;
	end else begin
		if ((packetizer_tlp_raw_req_valid & packetizer_tlp_raw_req_ready)) begin
			packetizer_status0_first <= 1'd0;
		end
	end
	packetizer_status1_ongoing1 <= ((packetizer_tlp_raw_cmp_valid | packetizer_status1_ongoing1) & (~packetizer_status1_last));
	if (packetizer_status1_last) begin
		packetizer_status1_first <= 1'd1;
	end else begin
		if ((packetizer_tlp_raw_cmp_valid & packetizer_tlp_raw_cmp_ready)) begin
			packetizer_status1_first <= 1'd0;
		end
	end
	if ((packetizer_header_inserter_3dws_sink_valid & packetizer_header_inserter_3dws_sink_ready)) begin
		packetizer_header_inserter_3dws_dat <= packetizer_header_inserter_3dws_sink_payload_dat;
		packetizer_header_inserter_3dws_last <= packetizer_header_inserter_3dws_sink_last;
	end
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_state <= litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_next_state;
	litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_state <= litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_next_state;
	if (litepciecore_litepcieendpoint_tag_queue_syncfifo_re) begin
		litepciecore_litepcieendpoint_tag_queue_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_tag_queue_re) begin
			litepciecore_litepcieendpoint_tag_queue_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_tag_queue_syncfifo_we & litepciecore_litepcieendpoint_tag_queue_syncfifo_writable) & (~litepciecore_litepcieendpoint_tag_queue_replace))) begin
		litepciecore_litepcieendpoint_tag_queue_produce <= (litepciecore_litepcieendpoint_tag_queue_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_tag_queue_do_read) begin
		litepciecore_litepcieendpoint_tag_queue_consume <= (litepciecore_litepcieendpoint_tag_queue_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_tag_queue_syncfifo_we & litepciecore_litepcieendpoint_tag_queue_syncfifo_writable) & (~litepciecore_litepcieendpoint_tag_queue_replace))) begin
		if ((~litepciecore_litepcieendpoint_tag_queue_do_read)) begin
			litepciecore_litepcieendpoint_tag_queue_level0 <= (litepciecore_litepcieendpoint_tag_queue_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_tag_queue_do_read) begin
			litepciecore_litepcieendpoint_tag_queue_level0 <= (litepciecore_litepcieendpoint_tag_queue_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_req_queue_syncfifo_re) begin
		litepciecore_litepcieendpoint_req_queue_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_req_queue_re) begin
			litepciecore_litepcieendpoint_req_queue_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_req_queue_syncfifo_we & litepciecore_litepcieendpoint_req_queue_syncfifo_writable) & (~litepciecore_litepcieendpoint_req_queue_replace))) begin
		litepciecore_litepcieendpoint_req_queue_produce <= (litepciecore_litepcieendpoint_req_queue_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_req_queue_do_read) begin
		litepciecore_litepcieendpoint_req_queue_consume <= (litepciecore_litepcieendpoint_req_queue_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_req_queue_syncfifo_we & litepciecore_litepcieendpoint_req_queue_syncfifo_writable) & (~litepciecore_litepcieendpoint_req_queue_replace))) begin
		if ((~litepciecore_litepcieendpoint_req_queue_do_read)) begin
			litepciecore_litepcieendpoint_req_queue_level0 <= (litepciecore_litepcieendpoint_req_queue_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_req_queue_do_read) begin
			litepciecore_litepcieendpoint_req_queue_level0 <= (litepciecore_litepcieendpoint_req_queue_level0 - 1'd1);
		end
	end
	litepciecore_litepcieendpoint_fsm0_state <= litepciecore_litepcieendpoint_fsm0_next_state;
	if (litepciecore_litepcieendpoint_syncfifo0_syncfifo0_re) begin
		litepciecore_litepcieendpoint_syncfifo0_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo0_re) begin
			litepciecore_litepcieendpoint_syncfifo0_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo0_syncfifo0_we & litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable) & (~litepciecore_litepcieendpoint_syncfifo0_replace))) begin
		litepciecore_litepcieendpoint_syncfifo0_produce <= (litepciecore_litepcieendpoint_syncfifo0_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo0_do_read) begin
		litepciecore_litepcieendpoint_syncfifo0_consume <= (litepciecore_litepcieendpoint_syncfifo0_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo0_syncfifo0_we & litepciecore_litepcieendpoint_syncfifo0_syncfifo0_writable) & (~litepciecore_litepcieendpoint_syncfifo0_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo0_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo0_level0 <= (litepciecore_litepcieendpoint_syncfifo0_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo0_do_read) begin
			litepciecore_litepcieendpoint_syncfifo0_level0 <= (litepciecore_litepcieendpoint_syncfifo0_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo1_syncfifo1_re) begin
		litepciecore_litepcieendpoint_syncfifo1_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo1_re) begin
			litepciecore_litepcieendpoint_syncfifo1_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo1_syncfifo1_we & litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable) & (~litepciecore_litepcieendpoint_syncfifo1_replace))) begin
		litepciecore_litepcieendpoint_syncfifo1_produce <= (litepciecore_litepcieendpoint_syncfifo1_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo1_do_read) begin
		litepciecore_litepcieendpoint_syncfifo1_consume <= (litepciecore_litepcieendpoint_syncfifo1_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo1_syncfifo1_we & litepciecore_litepcieendpoint_syncfifo1_syncfifo1_writable) & (~litepciecore_litepcieendpoint_syncfifo1_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo1_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo1_level0 <= (litepciecore_litepcieendpoint_syncfifo1_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo1_do_read) begin
			litepciecore_litepcieendpoint_syncfifo1_level0 <= (litepciecore_litepcieendpoint_syncfifo1_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo2_syncfifo2_re) begin
		litepciecore_litepcieendpoint_syncfifo2_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo2_re) begin
			litepciecore_litepcieendpoint_syncfifo2_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo2_syncfifo2_we & litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable) & (~litepciecore_litepcieendpoint_syncfifo2_replace))) begin
		litepciecore_litepcieendpoint_syncfifo2_produce <= (litepciecore_litepcieendpoint_syncfifo2_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo2_do_read) begin
		litepciecore_litepcieendpoint_syncfifo2_consume <= (litepciecore_litepcieendpoint_syncfifo2_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo2_syncfifo2_we & litepciecore_litepcieendpoint_syncfifo2_syncfifo2_writable) & (~litepciecore_litepcieendpoint_syncfifo2_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo2_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo2_level0 <= (litepciecore_litepcieendpoint_syncfifo2_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo2_do_read) begin
			litepciecore_litepcieendpoint_syncfifo2_level0 <= (litepciecore_litepcieendpoint_syncfifo2_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo3_syncfifo3_re) begin
		litepciecore_litepcieendpoint_syncfifo3_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo3_re) begin
			litepciecore_litepcieendpoint_syncfifo3_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo3_syncfifo3_we & litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable) & (~litepciecore_litepcieendpoint_syncfifo3_replace))) begin
		litepciecore_litepcieendpoint_syncfifo3_produce <= (litepciecore_litepcieendpoint_syncfifo3_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo3_do_read) begin
		litepciecore_litepcieendpoint_syncfifo3_consume <= (litepciecore_litepcieendpoint_syncfifo3_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo3_syncfifo3_we & litepciecore_litepcieendpoint_syncfifo3_syncfifo3_writable) & (~litepciecore_litepcieendpoint_syncfifo3_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo3_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo3_level0 <= (litepciecore_litepcieendpoint_syncfifo3_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo3_do_read) begin
			litepciecore_litepcieendpoint_syncfifo3_level0 <= (litepciecore_litepcieendpoint_syncfifo3_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo4_syncfifo4_re) begin
		litepciecore_litepcieendpoint_syncfifo4_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo4_re) begin
			litepciecore_litepcieendpoint_syncfifo4_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo4_syncfifo4_we & litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable) & (~litepciecore_litepcieendpoint_syncfifo4_replace))) begin
		litepciecore_litepcieendpoint_syncfifo4_produce <= (litepciecore_litepcieendpoint_syncfifo4_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo4_do_read) begin
		litepciecore_litepcieendpoint_syncfifo4_consume <= (litepciecore_litepcieendpoint_syncfifo4_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo4_syncfifo4_we & litepciecore_litepcieendpoint_syncfifo4_syncfifo4_writable) & (~litepciecore_litepcieendpoint_syncfifo4_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo4_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo4_level0 <= (litepciecore_litepcieendpoint_syncfifo4_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo4_do_read) begin
			litepciecore_litepcieendpoint_syncfifo4_level0 <= (litepciecore_litepcieendpoint_syncfifo4_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo5_syncfifo5_re) begin
		litepciecore_litepcieendpoint_syncfifo5_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo5_re) begin
			litepciecore_litepcieendpoint_syncfifo5_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo5_syncfifo5_we & litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable) & (~litepciecore_litepcieendpoint_syncfifo5_replace))) begin
		litepciecore_litepcieendpoint_syncfifo5_produce <= (litepciecore_litepcieendpoint_syncfifo5_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo5_do_read) begin
		litepciecore_litepcieendpoint_syncfifo5_consume <= (litepciecore_litepcieendpoint_syncfifo5_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo5_syncfifo5_we & litepciecore_litepcieendpoint_syncfifo5_syncfifo5_writable) & (~litepciecore_litepcieendpoint_syncfifo5_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo5_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo5_level0 <= (litepciecore_litepcieendpoint_syncfifo5_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo5_do_read) begin
			litepciecore_litepcieendpoint_syncfifo5_level0 <= (litepciecore_litepcieendpoint_syncfifo5_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo6_syncfifo6_re) begin
		litepciecore_litepcieendpoint_syncfifo6_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo6_re) begin
			litepciecore_litepcieendpoint_syncfifo6_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo6_syncfifo6_we & litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable) & (~litepciecore_litepcieendpoint_syncfifo6_replace))) begin
		litepciecore_litepcieendpoint_syncfifo6_produce <= (litepciecore_litepcieendpoint_syncfifo6_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo6_do_read) begin
		litepciecore_litepcieendpoint_syncfifo6_consume <= (litepciecore_litepcieendpoint_syncfifo6_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo6_syncfifo6_we & litepciecore_litepcieendpoint_syncfifo6_syncfifo6_writable) & (~litepciecore_litepcieendpoint_syncfifo6_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo6_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo6_level0 <= (litepciecore_litepcieendpoint_syncfifo6_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo6_do_read) begin
			litepciecore_litepcieendpoint_syncfifo6_level0 <= (litepciecore_litepcieendpoint_syncfifo6_level0 - 1'd1);
		end
	end
	if (litepciecore_litepcieendpoint_syncfifo7_syncfifo7_re) begin
		litepciecore_litepcieendpoint_syncfifo7_readable <= 1'd1;
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo7_re) begin
			litepciecore_litepcieendpoint_syncfifo7_readable <= 1'd0;
		end
	end
	if (((litepciecore_litepcieendpoint_syncfifo7_syncfifo7_we & litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable) & (~litepciecore_litepcieendpoint_syncfifo7_replace))) begin
		litepciecore_litepcieendpoint_syncfifo7_produce <= (litepciecore_litepcieendpoint_syncfifo7_produce + 1'd1);
	end
	if (litepciecore_litepcieendpoint_syncfifo7_do_read) begin
		litepciecore_litepcieendpoint_syncfifo7_consume <= (litepciecore_litepcieendpoint_syncfifo7_consume + 1'd1);
	end
	if (((litepciecore_litepcieendpoint_syncfifo7_syncfifo7_we & litepciecore_litepcieendpoint_syncfifo7_syncfifo7_writable) & (~litepciecore_litepcieendpoint_syncfifo7_replace))) begin
		if ((~litepciecore_litepcieendpoint_syncfifo7_do_read)) begin
			litepciecore_litepcieendpoint_syncfifo7_level0 <= (litepciecore_litepcieendpoint_syncfifo7_level0 + 1'd1);
		end
	end else begin
		if (litepciecore_litepcieendpoint_syncfifo7_do_read) begin
			litepciecore_litepcieendpoint_syncfifo7_level0 <= (litepciecore_litepcieendpoint_syncfifo7_level0 - 1'd1);
		end
	end
	litepciecore_litepcieendpoint_fsm1_state <= litepciecore_litepcieendpoint_fsm1_next_state;
	if (litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce) begin
		litepciecore_litepcieendpoint_fill_tag <= litepciecore_litepcieendpoint_fill_tag_litepciecrossbar_next_value;
	end
	case (litepciecore_litepcieendpoint_grant)
		1'd0: begin
			if ((~litepciecore_litepcieendpoint_request[0])) begin
				if (litepciecore_litepcieendpoint_request[1]) begin
					litepciecore_litepcieendpoint_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~litepciecore_litepcieendpoint_request[1])) begin
				if (litepciecore_litepcieendpoint_request[0]) begin
					litepciecore_litepcieendpoint_grant <= 1'd0;
				end
			end
		end
	endcase
	litepciecore_litepcieendpoint_status0_ongoing1 <= ((litepciecore_litepcieendpoint_master_out_sink_valid | litepciecore_litepcieendpoint_status0_ongoing1) & (~litepciecore_litepcieendpoint_status0_last));
	if (litepciecore_litepcieendpoint_status0_last) begin
		litepciecore_litepcieendpoint_status0_first <= 1'd1;
	end else begin
		if ((litepciecore_litepcieendpoint_master_out_sink_valid & litepciecore_litepcieendpoint_master_out_sink_ready)) begin
			litepciecore_litepcieendpoint_status0_first <= 1'd0;
		end
	end
	litepciecore_litepcieendpoint_status1_ongoing1 <= ((litepciecore_litepcieendpoint_sink_valid | litepciecore_litepcieendpoint_status1_ongoing1) & (~litepciecore_litepcieendpoint_status1_last));
	if (litepciecore_litepcieendpoint_status1_last) begin
		litepciecore_litepcieendpoint_status1_first <= 1'd1;
	end else begin
		if ((litepciecore_litepcieendpoint_sink_valid & litepciecore_litepcieendpoint_sink_ready)) begin
			litepciecore_litepcieendpoint_status1_first <= 1'd0;
		end
	end
	pcie_wishbone_master_wishbone_sel <= 4'd15;
	pcie_wishbone_master_wishbone_adr <= (pcie_wishbone_master_source_payload_adr[31:2] + 1'd0);
	if (1'd0) begin
		if (pcie_wishbone_master_source_payload_adr[2]) begin
			pcie_wishbone_master_wishbone_dat_w <= pcie_wishbone_master_source_payload_dat[31:0];
		end else begin
			pcie_wishbone_master_wishbone_dat_w <= pcie_wishbone_master_source_payload_dat[127:32];
		end
	end else begin
		pcie_wishbone_master_wishbone_dat_w <= pcie_wishbone_master_source_payload_dat[31:0];
	end
	pcie_wishbone_master_sink_first <= 1'd1;
	pcie_wishbone_master_sink_last <= 1'd1;
	pcie_wishbone_master_sink_payload_len <= 1'd1;
	pcie_wishbone_master_sink_payload_err <= 1'd0;
	pcie_wishbone_master_sink_payload_tag <= pcie_wishbone_master_source_payload_tag;
	pcie_wishbone_master_sink_payload_adr <= pcie_wishbone_master_source_payload_adr;
	pcie_wishbone_master_sink_payload_cmp_id <= s7pciephy_id;
	pcie_wishbone_master_sink_payload_req_id <= pcie_wishbone_master_source_payload_req_id;
	if (pcie_wishbone_master_update_dat) begin
		pcie_wishbone_master_sink_payload_dat <= pcie_wishbone_master_wishbone_dat_r;
	end
	litepciecore_litepciewishbonemaster_state <= litepciecore_litepciewishbonemaster_next_state;
	if ((writer_table_loop_prog_n_storage == 1'd0)) begin
		writer_table_table_sink_payload_address[31:0] <= writer_table_address_lsb;
		writer_table_table_sink_payload_length <= writer_table_length;
		writer_table_table_sink_payload_irq_disable <= writer_table_irq_disable;
		writer_table_table_sink_payload_last_disable <= writer_table_last_disable;
		writer_table_table_sink_first <= (writer_table_table_level == 1'd0);
		writer_table_table_sink_valid <= writer_table_we_re;
	end else begin
		writer_table_table_sink_first <= writer_table_table_source_first;
		writer_table_table_sink_last <= writer_table_table_source_last;
		writer_table_table_sink_payload_address <= writer_table_table_source_payload_address;
		writer_table_table_sink_payload_length <= writer_table_table_source_payload_length;
		writer_table_table_sink_payload_irq_disable <= writer_table_table_source_payload_irq_disable;
		writer_table_table_sink_payload_last_disable <= writer_table_table_source_payload_last_disable;
		writer_table_table_sink_valid <= (writer_table_table_source_valid & writer_table_table_source_ready);
	end
	if (writer_table_table_reset) begin
		writer_table_index <= 1'd0;
		writer_table_count <= 16'd65535;
	end else begin
		if ((writer_table_table_source_valid & writer_table_table_source_ready)) begin
			if (writer_table_table_source_first) begin
				writer_table_index <= 1'd0;
				writer_table_count <= (writer_table_count + 1'd1);
			end else begin
				writer_table_index <= (writer_table_index + 1'd1);
			end
		end
	end
	if (((writer_table_table_syncfifo_we & writer_table_table_syncfifo_writable) & (~writer_table_table_replace))) begin
		writer_table_table_produce <= (writer_table_table_produce + 1'd1);
	end
	if (writer_table_table_do_read) begin
		writer_table_table_consume <= (writer_table_table_consume + 1'd1);
	end
	if (((writer_table_table_syncfifo_we & writer_table_table_syncfifo_writable) & (~writer_table_table_replace))) begin
		if ((~writer_table_table_do_read)) begin
			writer_table_table_level <= (writer_table_table_level + 1'd1);
		end
	end else begin
		if (writer_table_table_do_read) begin
			writer_table_table_level <= (writer_table_table_level - 1'd1);
		end
	end
	if (writer_table_table_reset) begin
		writer_table_table_level <= 9'd0;
		writer_table_table_produce <= 8'd0;
		writer_table_table_consume <= 8'd0;
	end
	litepciecore_litepciedmawriter_bufferizeendpoints_state <= litepciecore_litepciedmawriter_bufferizeendpoints_next_state;
	if (writer_splitter_desc_offset_bufferizeendpoints_next_value_ce0) begin
		writer_splitter_desc_offset <= writer_splitter_desc_offset_bufferizeendpoints_next_value0;
	end
	if (writer_splitter_desc_length_bufferizeendpoints_next_value_ce1) begin
		writer_splitter_desc_length <= writer_splitter_desc_length_bufferizeendpoints_next_value1;
	end
	if (writer_splitter_desc_id_bufferizeendpoints_next_value_ce2) begin
		writer_splitter_desc_id <= writer_splitter_desc_id_bufferizeendpoints_next_value2;
	end
	if (((~writer_splitter_pipe_valid_source_valid) | writer_splitter_pipe_valid_source_ready)) begin
		writer_splitter_pipe_valid_source_valid <= writer_splitter_pipe_valid_sink_valid;
		writer_splitter_pipe_valid_source_first <= writer_splitter_pipe_valid_sink_first;
		writer_splitter_pipe_valid_source_last <= writer_splitter_pipe_valid_sink_last;
		writer_splitter_pipe_valid_source_payload_address <= writer_splitter_pipe_valid_sink_payload_address;
		writer_splitter_pipe_valid_source_payload_length <= writer_splitter_pipe_valid_sink_payload_length;
		writer_splitter_pipe_valid_source_payload_irq_disable <= writer_splitter_pipe_valid_sink_payload_irq_disable;
		writer_splitter_pipe_valid_source_payload_last_disable <= writer_splitter_pipe_valid_sink_payload_last_disable;
		writer_splitter_pipe_valid_source_payload_user_id <= writer_splitter_pipe_valid_sink_payload_user_id;
	end
	if (writer_splitter_reset) begin
		writer_splitter_desc_length <= 32'd0;
		writer_splitter_desc_offset <= 32'd0;
		writer_splitter_desc_id <= 32'd0;
		writer_splitter_pipe_valid_source_valid <= 1'd0;
		writer_splitter_pipe_valid_source_payload_address <= 32'd0;
		writer_splitter_pipe_valid_source_payload_length <= 24'd0;
		writer_splitter_pipe_valid_source_payload_irq_disable <= 1'd0;
		writer_splitter_pipe_valid_source_payload_last_disable <= 1'd0;
		writer_splitter_pipe_valid_source_payload_user_id <= 8'd0;
		litepciecore_litepciedmawriter_bufferizeendpoints_state <= 1'd0;
	end
	if (writer_data_fifo_syncfifo_re) begin
		writer_data_fifo_readable <= 1'd1;
	end else begin
		if (writer_data_fifo_re) begin
			writer_data_fifo_readable <= 1'd0;
		end
	end
	if (((writer_data_fifo_syncfifo_we & writer_data_fifo_syncfifo_writable) & (~writer_data_fifo_replace))) begin
		writer_data_fifo_produce <= (writer_data_fifo_produce + 1'd1);
	end
	if (writer_data_fifo_do_read) begin
		writer_data_fifo_consume <= (writer_data_fifo_consume + 1'd1);
	end
	if (((writer_data_fifo_syncfifo_we & writer_data_fifo_syncfifo_writable) & (~writer_data_fifo_replace))) begin
		if ((~writer_data_fifo_do_read)) begin
			writer_data_fifo_level0 <= (writer_data_fifo_level0 + 1'd1);
		end
	end else begin
		if (writer_data_fifo_do_read) begin
			writer_data_fifo_level0 <= (writer_data_fifo_level0 - 1'd1);
		end
	end
	if (writer_resetinserter_reset) begin
		writer_data_fifo_readable <= 1'd0;
		writer_data_fifo_level0 <= 8'd0;
		writer_data_fifo_produce <= 7'd0;
		writer_data_fifo_consume <= 7'd0;
	end
	litepciecore_litepciedmawriter_fsm_state <= litepciecore_litepciedmawriter_fsm_next_state;
	if (writer_req_count_fsm_next_value_ce0) begin
		writer_req_count <= writer_req_count_fsm_next_value0;
	end
	if (writer_req_done_fsm_next_value_ce1) begin
		writer_req_done <= writer_req_done_fsm_next_value1;
	end
	if (((litepciemasterinternalport1_source_valid & litepciemasterinternalport1_source_first) & litepciemasterinternalport1_source_ready)) begin
		reader_last_user_id <= litepciemasterinternalport1_source_payload_user_id;
	end
	reader_pending_words <= ((reader_pending_words + reader_pending_words_queue) - reader_pending_words_dequeue);
	if ((~reader_enable_storage)) begin
		reader_pending_words <= 1'd0;
	end
	if ((reader_table_loop_prog_n_storage == 1'd0)) begin
		reader_table_table_sink_payload_address[31:0] <= reader_table_address_lsb;
		reader_table_table_sink_payload_length <= reader_table_length;
		reader_table_table_sink_payload_irq_disable <= reader_table_irq_disable;
		reader_table_table_sink_payload_last_disable <= reader_table_last_disable;
		reader_table_table_sink_first <= (reader_table_table_level == 1'd0);
		reader_table_table_sink_valid <= reader_table_we_re;
	end else begin
		reader_table_table_sink_first <= reader_table_table_source_first;
		reader_table_table_sink_last <= reader_table_table_source_last;
		reader_table_table_sink_payload_address <= reader_table_table_source_payload_address;
		reader_table_table_sink_payload_length <= reader_table_table_source_payload_length;
		reader_table_table_sink_payload_irq_disable <= reader_table_table_source_payload_irq_disable;
		reader_table_table_sink_payload_last_disable <= reader_table_table_source_payload_last_disable;
		reader_table_table_sink_valid <= (reader_table_table_source_valid & reader_table_table_source_ready);
	end
	if (reader_table_table_reset) begin
		reader_table_index <= 1'd0;
		reader_table_count <= 16'd65535;
	end else begin
		if ((reader_table_table_source_valid & reader_table_table_source_ready)) begin
			if (reader_table_table_source_first) begin
				reader_table_index <= 1'd0;
				reader_table_count <= (reader_table_count + 1'd1);
			end else begin
				reader_table_index <= (reader_table_index + 1'd1);
			end
		end
	end
	if (((reader_table_table_syncfifo_we & reader_table_table_syncfifo_writable) & (~reader_table_table_replace))) begin
		reader_table_table_produce <= (reader_table_table_produce + 1'd1);
	end
	if (reader_table_table_do_read) begin
		reader_table_table_consume <= (reader_table_table_consume + 1'd1);
	end
	if (((reader_table_table_syncfifo_we & reader_table_table_syncfifo_writable) & (~reader_table_table_replace))) begin
		if ((~reader_table_table_do_read)) begin
			reader_table_table_level <= (reader_table_table_level + 1'd1);
		end
	end else begin
		if (reader_table_table_do_read) begin
			reader_table_table_level <= (reader_table_table_level - 1'd1);
		end
	end
	if (reader_table_table_reset) begin
		reader_table_table_level <= 9'd0;
		reader_table_table_produce <= 8'd0;
		reader_table_table_consume <= 8'd0;
	end
	litepciecore_litepciedmareader_bufferizeendpoints_state <= litepciecore_litepciedmareader_bufferizeendpoints_next_state;
	if (reader_splitter_desc_offset_next_value_ce0) begin
		reader_splitter_desc_offset <= reader_splitter_desc_offset_next_value0;
	end
	if (reader_splitter_desc_length_next_value_ce1) begin
		reader_splitter_desc_length <= reader_splitter_desc_length_next_value1;
	end
	if (reader_splitter_desc_id_next_value_ce2) begin
		reader_splitter_desc_id <= reader_splitter_desc_id_next_value2;
	end
	if (((~reader_splitter_pipe_valid_source_valid) | reader_splitter_pipe_valid_source_ready)) begin
		reader_splitter_pipe_valid_source_valid <= reader_splitter_pipe_valid_sink_valid;
		reader_splitter_pipe_valid_source_first <= reader_splitter_pipe_valid_sink_first;
		reader_splitter_pipe_valid_source_last <= reader_splitter_pipe_valid_sink_last;
		reader_splitter_pipe_valid_source_payload_address <= reader_splitter_pipe_valid_sink_payload_address;
		reader_splitter_pipe_valid_source_payload_length <= reader_splitter_pipe_valid_sink_payload_length;
		reader_splitter_pipe_valid_source_payload_irq_disable <= reader_splitter_pipe_valid_sink_payload_irq_disable;
		reader_splitter_pipe_valid_source_payload_last_disable <= reader_splitter_pipe_valid_sink_payload_last_disable;
		reader_splitter_pipe_valid_source_payload_user_id <= reader_splitter_pipe_valid_sink_payload_user_id;
	end
	if (reader_splitter_reset) begin
		reader_splitter_desc_length <= 32'd0;
		reader_splitter_desc_offset <= 32'd0;
		reader_splitter_desc_id <= 32'd0;
		reader_splitter_pipe_valid_source_valid <= 1'd0;
		reader_splitter_pipe_valid_source_payload_address <= 32'd0;
		reader_splitter_pipe_valid_source_payload_length <= 24'd0;
		reader_splitter_pipe_valid_source_payload_irq_disable <= 1'd0;
		reader_splitter_pipe_valid_source_payload_last_disable <= 1'd0;
		reader_splitter_pipe_valid_source_payload_user_id <= 8'd0;
		litepciecore_litepciedmareader_bufferizeendpoints_state <= 1'd0;
	end
	if (reader_data_fifo_syncfifo_re) begin
		reader_data_fifo_readable <= 1'd1;
	end else begin
		if (reader_data_fifo_re) begin
			reader_data_fifo_readable <= 1'd0;
		end
	end
	if (((reader_data_fifo_syncfifo_we & reader_data_fifo_syncfifo_writable) & (~reader_data_fifo_replace))) begin
		reader_data_fifo_produce <= (reader_data_fifo_produce + 1'd1);
	end
	if (reader_data_fifo_do_read) begin
		reader_data_fifo_consume <= (reader_data_fifo_consume + 1'd1);
	end
	if (((reader_data_fifo_syncfifo_we & reader_data_fifo_syncfifo_writable) & (~reader_data_fifo_replace))) begin
		if ((~reader_data_fifo_do_read)) begin
			reader_data_fifo_level0 <= (reader_data_fifo_level0 + 1'd1);
		end
	end else begin
		if (reader_data_fifo_do_read) begin
			reader_data_fifo_level0 <= (reader_data_fifo_level0 - 1'd1);
		end
	end
	if (reader_resetinserter_reset) begin
		reader_data_fifo_readable <= 1'd0;
		reader_data_fifo_level0 <= 11'd0;
		reader_data_fifo_produce <= 10'd0;
		reader_data_fifo_consume <= 10'd0;
	end
	litepciecore_litepciedmareader_fsm_state <= litepciecore_litepciedmareader_fsm_next_state;
	if ((buffering_reader_fifo_level1 < buffering_reader_fifo_level_min)) begin
		buffering_reader_fifo_level_min <= buffering_reader_fifo_level1;
	end
	if ((buffering_reader_fifo_status_re | (buffering_csrfield_level_mode0 == 1'd0))) begin
		buffering_reader_fifo_level_min <= 12'd4095;
	end
	if ((buffering_writer_fifo_level1 > buffering_writer_fifo_level_max)) begin
		buffering_writer_fifo_level_max <= buffering_writer_fifo_level1;
	end
	if ((buffering_writer_fifo_status_re | (buffering_csrfield_level_mode1 == 1'd0))) begin
		buffering_writer_fifo_level_max <= 1'd0;
	end
	if (buffering_reader_fifo_syncfifo_re) begin
		buffering_reader_fifo_readable <= 1'd1;
	end else begin
		if (buffering_reader_fifo_re) begin
			buffering_reader_fifo_readable <= 1'd0;
		end
	end
	if (((buffering_reader_fifo_syncfifo_we & buffering_reader_fifo_syncfifo_writable) & (~buffering_reader_fifo_replace))) begin
		buffering_reader_fifo_produce <= (buffering_reader_fifo_produce + 1'd1);
	end
	if (buffering_reader_fifo_do_read) begin
		buffering_reader_fifo_consume <= (buffering_reader_fifo_consume + 1'd1);
	end
	if (((buffering_reader_fifo_syncfifo_we & buffering_reader_fifo_syncfifo_writable) & (~buffering_reader_fifo_replace))) begin
		if ((~buffering_reader_fifo_do_read)) begin
			buffering_reader_fifo_level0 <= (buffering_reader_fifo_level0 + 1'd1);
		end
	end else begin
		if (buffering_reader_fifo_do_read) begin
			buffering_reader_fifo_level0 <= (buffering_reader_fifo_level0 - 1'd1);
		end
	end
	if (buffering_writer_fifo_syncfifo_re) begin
		buffering_writer_fifo_readable <= 1'd1;
	end else begin
		if (buffering_writer_fifo_re) begin
			buffering_writer_fifo_readable <= 1'd0;
		end
	end
	if (((buffering_writer_fifo_syncfifo_we & buffering_writer_fifo_syncfifo_writable) & (~buffering_writer_fifo_replace))) begin
		buffering_writer_fifo_produce <= (buffering_writer_fifo_produce + 1'd1);
	end
	if (buffering_writer_fifo_do_read) begin
		buffering_writer_fifo_consume <= (buffering_writer_fifo_consume + 1'd1);
	end
	if (((buffering_writer_fifo_syncfifo_we & buffering_writer_fifo_syncfifo_writable) & (~buffering_writer_fifo_replace))) begin
		if ((~buffering_writer_fifo_do_read)) begin
			buffering_writer_fifo_level0 <= (buffering_writer_fifo_level0 + 1'd1);
		end
	end else begin
		if (buffering_writer_fifo_do_read) begin
			buffering_writer_fifo_level0 <= (buffering_writer_fifo_level0 - 1'd1);
		end
	end
	if (((~bufferizeendpoints0_pipe_valid_source_valid) | bufferizeendpoints0_pipe_valid_source_ready)) begin
		bufferizeendpoints0_pipe_valid_source_valid <= bufferizeendpoints0_pipe_valid_sink_valid;
		bufferizeendpoints0_pipe_valid_source_first <= bufferizeendpoints0_pipe_valid_sink_first;
		bufferizeendpoints0_pipe_valid_source_last <= bufferizeendpoints0_pipe_valid_sink_last;
		bufferizeendpoints0_pipe_valid_source_payload_data <= bufferizeendpoints0_pipe_valid_sink_payload_data;
	end
	if (((~bufferizeendpoints1_pipe_valid_source_valid) | bufferizeendpoints1_pipe_valid_source_ready)) begin
		bufferizeendpoints1_pipe_valid_source_valid <= bufferizeendpoints1_pipe_valid_sink_valid;
		bufferizeendpoints1_pipe_valid_source_first <= bufferizeendpoints1_pipe_valid_sink_first;
		bufferizeendpoints1_pipe_valid_source_last <= bufferizeendpoints1_pipe_valid_sink_last;
		bufferizeendpoints1_pipe_valid_source_payload_data <= bufferizeendpoints1_pipe_valid_sink_payload_data;
	end
	pcie_msi_vector <= (pcie_msi_enable & ((pcie_msi_vector & (~pcie_msi_clear)) | pcie_msi_irqs));
	pcie_msi_msi <= (pcie_msi_msi | (pcie_msi_irqs & pcie_msi_enable));
	if (pcie_msi_source_ready) begin
		pcie_msi_msi <= (pcie_msi_irqs & pcie_msi_enable);
	end
	litepciecore_wishbone2csr_state <= litepciecore_wishbone2csr_next_state;
	interface0_dat_r <= 1'd0;
	if (csrbank0_sel) begin
		case (interface0_adr[8:0])
			1'd0: begin
				interface0_dat_r <= csrbank0_cntrl0_w;
			end
			1'd1: begin
				interface0_dat_r <= csrbank0_enable0_w;
			end
			2'd2: begin
				interface0_dat_r <= csrbank0_test0_w;
			end
			2'd3: begin
				interface0_dat_r <= csrbank0_ndma_w;
			end
			3'd4: begin
				interface0_dat_r <= csrbank0_enable_both0_w;
			end
		endcase
	end
	if (CNTRL_cntrl_we) begin
		CNTRL_cntrl_storage <= CNTRL_cntrl_dat_w;
	end
	if (csrbank0_cntrl0_re) begin
		CNTRL_cntrl_storage[31:0] <= csrbank0_cntrl0_r;
	end
	CNTRL_cntrl_re <= csrbank0_cntrl0_re;
	if (csrbank0_enable0_re) begin
		CNTRL_enable_storage <= csrbank0_enable0_r;
	end
	CNTRL_enable_re <= csrbank0_enable0_re;
	if (csrbank0_test0_re) begin
		CNTRL_test_storage[31:0] <= csrbank0_test0_r;
	end
	CNTRL_test_re <= csrbank0_test0_re;
	CNTRL_ndma_re <= csrbank0_ndma_re;
	if (csrbank0_enable_both0_re) begin
		CNTRL_enable_both_storage <= csrbank0_enable_both0_r;
	end
	CNTRL_enable_both_re <= csrbank0_enable_both0_re;
	interface1_dat_r <= 1'd0;
	if (csrbank1_sel) begin
		case (interface1_adr[8:0])
			1'd0: begin
				interface1_dat_r <= csrbank1_reset0_w;
			end
			1'd1: begin
				interface1_dat_r <= csrbank1_scratch0_w;
			end
			2'd2: begin
				interface1_dat_r <= csrbank1_bus_errors_w;
			end
		endcase
	end
	if (csrbank1_reset0_re) begin
		reset_storage[1:0] <= csrbank1_reset0_r;
	end
	reset_re <= csrbank1_reset0_re;
	if (csrbank1_scratch0_re) begin
		scratch_storage[31:0] <= csrbank1_scratch0_r;
	end
	scratch_re <= csrbank1_scratch0_re;
	bus_errors_re <= csrbank1_bus_errors_re;
	mmap_sel_r <= mmap_sel;
	interface3_dat_r <= 1'd0;
	if (csrbank2_sel) begin
		case (interface3_adr[8:0])
			1'd0: begin
				interface3_dat_r <= csrbank2_writer_enable0_w;
			end
			1'd1: begin
				interface3_dat_r <= csrbank2_writer_table_value1_w;
			end
			2'd2: begin
				interface3_dat_r <= csrbank2_writer_table_value0_w;
			end
			2'd3: begin
				interface3_dat_r <= csrbank2_writer_table_we0_w;
			end
			3'd4: begin
				interface3_dat_r <= csrbank2_writer_table_loop_prog_n0_w;
			end
			3'd5: begin
				interface3_dat_r <= csrbank2_writer_table_loop_status_w;
			end
			3'd6: begin
				interface3_dat_r <= csrbank2_writer_table_level_w;
			end
			3'd7: begin
				interface3_dat_r <= csrbank2_writer_table_reset0_w;
			end
			4'd8: begin
				interface3_dat_r <= csrbank2_reader_enable0_w;
			end
			4'd9: begin
				interface3_dat_r <= csrbank2_reader_table_value1_w;
			end
			4'd10: begin
				interface3_dat_r <= csrbank2_reader_table_value0_w;
			end
			4'd11: begin
				interface3_dat_r <= csrbank2_reader_table_we0_w;
			end
			4'd12: begin
				interface3_dat_r <= csrbank2_reader_table_loop_prog_n0_w;
			end
			4'd13: begin
				interface3_dat_r <= csrbank2_reader_table_loop_status_w;
			end
			4'd14: begin
				interface3_dat_r <= csrbank2_reader_table_level_w;
			end
			4'd15: begin
				interface3_dat_r <= csrbank2_reader_table_reset0_w;
			end
			5'd16: begin
				interface3_dat_r <= csrbank2_buffering_reader_fifo_control0_w;
			end
			5'd17: begin
				interface3_dat_r <= csrbank2_buffering_reader_fifo_status_w;
			end
			5'd18: begin
				interface3_dat_r <= csrbank2_buffering_writer_fifo_control0_w;
			end
			5'd19: begin
				interface3_dat_r <= csrbank2_buffering_writer_fifo_status_w;
			end
		endcase
	end
	if (csrbank2_writer_enable0_re) begin
		writer_enable_storage <= csrbank2_writer_enable0_r;
	end
	writer_enable_re <= csrbank2_writer_enable0_re;
	if (csrbank2_writer_table_value1_re) begin
		writer_table_value_storage[57:32] <= csrbank2_writer_table_value1_r;
	end
	if (csrbank2_writer_table_value0_re) begin
		writer_table_value_storage[31:0] <= csrbank2_writer_table_value0_r;
	end
	writer_table_value_re <= csrbank2_writer_table_value0_re;
	if (csrbank2_writer_table_we0_re) begin
		writer_table_we_storage[31:0] <= csrbank2_writer_table_we0_r;
	end
	writer_table_we_re <= csrbank2_writer_table_we0_re;
	if (csrbank2_writer_table_loop_prog_n0_re) begin
		writer_table_loop_prog_n_storage <= csrbank2_writer_table_loop_prog_n0_r;
	end
	writer_table_loop_prog_n_re <= csrbank2_writer_table_loop_prog_n0_re;
	writer_table_loop_status_re <= csrbank2_writer_table_loop_status_re;
	writer_table_level_re <= csrbank2_writer_table_level_re;
	if (csrbank2_writer_table_reset0_re) begin
		writer_table_reset_storage <= csrbank2_writer_table_reset0_r;
	end
	writer_table_reset_re <= csrbank2_writer_table_reset0_re;
	if (csrbank2_reader_enable0_re) begin
		reader_enable_storage <= csrbank2_reader_enable0_r;
	end
	reader_enable_re <= csrbank2_reader_enable0_re;
	if (csrbank2_reader_table_value1_re) begin
		reader_table_value_storage[57:32] <= csrbank2_reader_table_value1_r;
	end
	if (csrbank2_reader_table_value0_re) begin
		reader_table_value_storage[31:0] <= csrbank2_reader_table_value0_r;
	end
	reader_table_value_re <= csrbank2_reader_table_value0_re;
	if (csrbank2_reader_table_we0_re) begin
		reader_table_we_storage[31:0] <= csrbank2_reader_table_we0_r;
	end
	reader_table_we_re <= csrbank2_reader_table_we0_re;
	if (csrbank2_reader_table_loop_prog_n0_re) begin
		reader_table_loop_prog_n_storage <= csrbank2_reader_table_loop_prog_n0_r;
	end
	reader_table_loop_prog_n_re <= csrbank2_reader_table_loop_prog_n0_re;
	reader_table_loop_status_re <= csrbank2_reader_table_loop_status_re;
	reader_table_level_re <= csrbank2_reader_table_level_re;
	if (csrbank2_reader_table_reset0_re) begin
		reader_table_reset_storage <= csrbank2_reader_table_reset0_r;
	end
	reader_table_reset_re <= csrbank2_reader_table_reset0_re;
	if (csrbank2_buffering_reader_fifo_control0_re) begin
		buffering_reader_fifo_control_storage[31:0] <= csrbank2_buffering_reader_fifo_control0_r;
	end
	buffering_reader_fifo_control_re <= csrbank2_buffering_reader_fifo_control0_re;
	buffering_reader_fifo_status_re <= csrbank2_buffering_reader_fifo_status_re;
	if (csrbank2_buffering_writer_fifo_control0_re) begin
		buffering_writer_fifo_control_storage[31:0] <= csrbank2_buffering_writer_fifo_control0_r;
	end
	buffering_writer_fifo_control_re <= csrbank2_buffering_writer_fifo_control0_re;
	buffering_writer_fifo_status_re <= csrbank2_buffering_writer_fifo_status_re;
	interface4_dat_r <= 1'd0;
	if (csrbank3_sel) begin
		case (interface4_adr[8:0])
			1'd0: begin
				interface4_dat_r <= csrbank3_enable0_w;
			end
			1'd1: begin
				interface4_dat_r <= csrbank3_clear0_w;
			end
			2'd2: begin
				interface4_dat_r <= csrbank3_vector_w;
			end
		endcase
	end
	if (csrbank3_enable0_re) begin
		pcie_msi_enable_storage[31:0] <= csrbank3_enable0_r;
	end
	pcie_msi_enable_re <= csrbank3_enable0_re;
	if (csrbank3_clear0_re) begin
		pcie_msi_clear_storage[31:0] <= csrbank3_clear0_r;
	end
	pcie_msi_clear_re <= csrbank3_clear0_re;
	pcie_msi_vector_re <= csrbank3_vector_re;
	interface5_dat_r <= 1'd0;
	if (csrbank4_sel) begin
		case (interface5_adr[8:0])
			1'd0: begin
				interface5_dat_r <= csrbank4_link_status_w;
			end
			1'd1: begin
				interface5_dat_r <= csrbank4_msi_enable_w;
			end
			2'd2: begin
				interface5_dat_r <= csrbank4_msix_enable_w;
			end
			2'd3: begin
				interface5_dat_r <= csrbank4_bus_master_enable_w;
			end
			3'd4: begin
				interface5_dat_r <= csrbank4_max_request_size_w;
			end
			3'd5: begin
				interface5_dat_r <= csrbank4_max_payload_size_w;
			end
		endcase
	end
	s7pciephy_link_status_re <= csrbank4_link_status_re;
	s7pciephy_msi_enable_re <= csrbank4_msi_enable_re;
	s7pciephy_msix_enable_re <= csrbank4_msix_enable_re;
	s7pciephy_bus_master_enable_re <= csrbank4_bus_master_enable_re;
	s7pciephy_max_request_size_re <= csrbank4_max_request_size_re;
	s7pciephy_max_payload_size_re <= csrbank4_max_payload_size_re;
	if (sys_rst) begin
		reset_storage <= 2'd0;
		reset_re <= 1'd0;
		scratch_storage <= 32'd305419896;
		scratch_re <= 1'd0;
		bus_errors_re <= 1'd0;
		bus_errors <= 32'd0;
		s7pciephy_link_status_re <= 1'd0;
		s7pciephy_msi_enable_re <= 1'd0;
		s7pciephy_msix_enable_re <= 1'd0;
		s7pciephy_bus_master_enable_re <= 1'd0;
		s7pciephy_max_request_size_re <= 1'd0;
		s7pciephy_max_payload_size_re <= 1'd0;
		s7pciephy_tx_datapath_pipe_valid_source_valid <= 1'd0;
		s7pciephy_tx_datapath_pipe_valid_source_payload_dat <= 128'd0;
		s7pciephy_tx_datapath_pipe_valid_source_payload_be <= 16'd0;
		s7pciephy_rx_datapath_pipe_valid_source_valid <= 1'd0;
		s7pciephy_rx_datapath_pipe_valid_source_payload_dat <= 128'd0;
		s7pciephy_rx_datapath_pipe_valid_source_payload_be <= 16'd0;
		depacketizer_header_extracter_source_payload_header <= 128'd0;
		depacketizer_header_extracter_first <= 1'd0;
		depacketizer_header_extracter_last <= 1'd0;
		depacketizer_dispatcher_first <= 1'd1;
		depacketizer_dispatcher_ongoing1 <= 1'd0;
		depacketizer_dispatcher_sel_ongoing <= 2'd0;
		packetizer_grant <= 1'd0;
		packetizer_status0_first <= 1'd1;
		packetizer_status0_ongoing1 <= 1'd0;
		packetizer_status1_first <= 1'd1;
		packetizer_status1_ongoing1 <= 1'd0;
		pcie_wishbone_master_sink_payload_req_id <= 16'd0;
		pcie_wishbone_master_sink_payload_cmp_id <= 16'd0;
		pcie_wishbone_master_sink_payload_adr <= 32'd0;
		pcie_wishbone_master_sink_payload_len <= 10'd0;
		pcie_wishbone_master_sink_payload_err <= 1'd0;
		pcie_wishbone_master_sink_payload_tag <= 8'd0;
		pcie_wishbone_master_sink_payload_dat <= 128'd0;
		CNTRL_cntrl_storage <= 32'd0;
		CNTRL_cntrl_re <= 1'd0;
		CNTRL_enable_storage <= 1'd0;
		CNTRL_enable_re <= 1'd0;
		CNTRL_test_storage <= 32'd0;
		CNTRL_test_re <= 1'd0;
		CNTRL_ndma_re <= 1'd0;
		CNTRL_enable_both_storage <= 1'd0;
		CNTRL_enable_both_re <= 1'd0;
		writer_enable_storage <= 1'd0;
		writer_enable_re <= 1'd0;
		writer_table_value_re <= 1'd0;
		writer_table_we_storage <= 32'd0;
		writer_table_we_re <= 1'd0;
		writer_table_loop_prog_n_storage <= 1'd0;
		writer_table_loop_prog_n_re <= 1'd0;
		writer_table_index <= 16'd0;
		writer_table_count <= 16'd0;
		writer_table_loop_status_re <= 1'd0;
		writer_table_level_re <= 1'd0;
		writer_table_reset_storage <= 1'd0;
		writer_table_reset_re <= 1'd0;
		writer_table_table_sink_valid <= 1'd0;
		writer_table_table_sink_payload_address <= 32'd0;
		writer_table_table_sink_payload_length <= 24'd0;
		writer_table_table_sink_payload_irq_disable <= 1'd0;
		writer_table_table_sink_payload_last_disable <= 1'd0;
		writer_table_table_level <= 9'd0;
		writer_table_table_produce <= 8'd0;
		writer_table_table_consume <= 8'd0;
		writer_splitter_desc_length <= 32'd0;
		writer_splitter_desc_offset <= 32'd0;
		writer_splitter_desc_id <= 32'd0;
		writer_splitter_pipe_valid_source_valid <= 1'd0;
		writer_splitter_pipe_valid_source_payload_address <= 32'd0;
		writer_splitter_pipe_valid_source_payload_length <= 24'd0;
		writer_splitter_pipe_valid_source_payload_irq_disable <= 1'd0;
		writer_splitter_pipe_valid_source_payload_last_disable <= 1'd0;
		writer_splitter_pipe_valid_source_payload_user_id <= 8'd0;
		writer_data_fifo_readable <= 1'd0;
		writer_data_fifo_level0 <= 8'd0;
		writer_data_fifo_produce <= 7'd0;
		writer_data_fifo_consume <= 7'd0;
		writer_req_done <= 1'd0;
		writer_req_count <= 24'd0;
		reader_enable_storage <= 1'd0;
		reader_enable_re <= 1'd0;
		reader_table_value_re <= 1'd0;
		reader_table_we_storage <= 32'd0;
		reader_table_we_re <= 1'd0;
		reader_table_loop_prog_n_storage <= 1'd0;
		reader_table_loop_prog_n_re <= 1'd0;
		reader_table_index <= 16'd0;
		reader_table_count <= 16'd0;
		reader_table_loop_status_re <= 1'd0;
		reader_table_level_re <= 1'd0;
		reader_table_reset_storage <= 1'd0;
		reader_table_reset_re <= 1'd0;
		reader_table_table_sink_valid <= 1'd0;
		reader_table_table_sink_payload_address <= 32'd0;
		reader_table_table_sink_payload_length <= 24'd0;
		reader_table_table_sink_payload_irq_disable <= 1'd0;
		reader_table_table_sink_payload_last_disable <= 1'd0;
		reader_table_table_level <= 9'd0;
		reader_table_table_produce <= 8'd0;
		reader_table_table_consume <= 8'd0;
		reader_splitter_desc_length <= 32'd0;
		reader_splitter_desc_offset <= 32'd0;
		reader_splitter_desc_id <= 32'd0;
		reader_splitter_pipe_valid_source_valid <= 1'd0;
		reader_splitter_pipe_valid_source_payload_address <= 32'd0;
		reader_splitter_pipe_valid_source_payload_length <= 24'd0;
		reader_splitter_pipe_valid_source_payload_irq_disable <= 1'd0;
		reader_splitter_pipe_valid_source_payload_last_disable <= 1'd0;
		reader_splitter_pipe_valid_source_payload_user_id <= 8'd0;
		reader_last_user_id <= 8'd255;
		reader_data_fifo_readable <= 1'd0;
		reader_data_fifo_level0 <= 11'd0;
		reader_data_fifo_produce <= 10'd0;
		reader_data_fifo_consume <= 10'd0;
		reader_pending_words <= 11'd0;
		buffering_reader_fifo_control_storage <= 32'd32768;
		buffering_reader_fifo_control_re <= 1'd0;
		buffering_reader_fifo_status_re <= 1'd0;
		buffering_writer_fifo_control_storage <= 32'd32768;
		buffering_writer_fifo_control_re <= 1'd0;
		buffering_writer_fifo_status_re <= 1'd0;
		buffering_reader_fifo_readable <= 1'd0;
		buffering_reader_fifo_level0 <= 12'd0;
		buffering_reader_fifo_produce <= 11'd0;
		buffering_reader_fifo_consume <= 11'd0;
		buffering_reader_fifo_level_min <= 12'd0;
		buffering_writer_fifo_readable <= 1'd0;
		buffering_writer_fifo_level0 <= 12'd0;
		buffering_writer_fifo_produce <= 11'd0;
		buffering_writer_fifo_consume <= 11'd0;
		buffering_writer_fifo_level_max <= 12'd0;
		bufferizeendpoints0_pipe_valid_source_valid <= 1'd0;
		bufferizeendpoints0_pipe_valid_source_payload_data <= 128'd0;
		bufferizeendpoints1_pipe_valid_source_valid <= 1'd0;
		bufferizeendpoints1_pipe_valid_source_payload_data <= 128'd0;
		pcie_msi_enable_storage <= 32'd0;
		pcie_msi_enable_re <= 1'd0;
		pcie_msi_clear_storage <= 32'd0;
		pcie_msi_clear_re <= 1'd0;
		pcie_msi_vector_re <= 1'd0;
		pcie_msi_vector <= 32'd0;
		pcie_msi_msi <= 32'd0;
		mmap_sel_r <= 1'd0;
		litepciecore_litepcieendpoint_state <= 2'd0;
		litepciecore_litepcieendpoint_litepcietlpheaderinserter128b3dws_state <= 1'd0;
		litepciecore_litepcieendpoint_litepcietlpheaderinserter128b4dws_state <= 1'd0;
		litepciecore_litepcieendpoint_tag_queue_readable <= 1'd0;
		litepciecore_litepcieendpoint_tag_queue_level0 <= 4'd0;
		litepciecore_litepcieendpoint_tag_queue_produce <= 3'd0;
		litepciecore_litepcieendpoint_tag_queue_consume <= 3'd0;
		litepciecore_litepcieendpoint_req_queue_readable <= 1'd0;
		litepciecore_litepcieendpoint_req_queue_level0 <= 4'd0;
		litepciecore_litepcieendpoint_req_queue_produce <= 3'd0;
		litepciecore_litepcieendpoint_req_queue_consume <= 3'd0;
		litepciecore_litepcieendpoint_syncfifo0_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo0_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo0_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo0_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo1_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo1_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo1_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo1_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo2_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo2_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo2_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo2_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo3_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo3_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo3_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo3_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo4_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo4_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo4_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo4_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo5_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo5_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo5_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo5_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo6_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo6_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo6_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo6_consume <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo7_readable <= 1'd0;
		litepciecore_litepcieendpoint_syncfifo7_level0 <= 8'd0;
		litepciecore_litepcieendpoint_syncfifo7_produce <= 7'd0;
		litepciecore_litepcieendpoint_syncfifo7_consume <= 7'd0;
		litepciecore_litepcieendpoint_fill_tag <= 3'd0;
		litepciecore_litepcieendpoint_grant <= 1'd0;
		litepciecore_litepcieendpoint_status0_first <= 1'd1;
		litepciecore_litepcieendpoint_status0_ongoing1 <= 1'd0;
		litepciecore_litepcieendpoint_status1_first <= 1'd1;
		litepciecore_litepcieendpoint_status1_ongoing1 <= 1'd0;
		litepciecore_litepcieendpoint_fsm0_state <= 2'd0;
		litepciecore_litepcieendpoint_fsm1_state <= 2'd0;
		litepciecore_litepciewishbonemaster_state <= 2'd0;
		litepciecore_litepciedmawriter_bufferizeendpoints_state <= 1'd0;
		litepciecore_litepciedmawriter_fsm_state <= 1'd0;
		litepciecore_litepciedmareader_bufferizeendpoints_state <= 1'd0;
		litepciecore_litepciedmareader_fsm_state <= 1'd0;
		litepciecore_wishbone2csr_state <= 1'd0;
	end
	xilinxmultiregimpl6_xilinxmultiregimpl60 <= s7pciephy_command[2];
	xilinxmultiregimpl6_xilinxmultiregimpl61 <= xilinxmultiregimpl6_xilinxmultiregimpl60;
	xilinxmultiregimpl70 <= s7pciephy_max_request_size;
	xilinxmultiregimpl71 <= xilinxmultiregimpl70;
	xilinxmultiregimpl80 <= s7pciephy_max_payload_size;
	xilinxmultiregimpl81 <= xilinxmultiregimpl80;
end

always @(posedge to3017629473504_clk) begin
	s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary <= s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary;
	s7pciephy_tx_datapath_cdc_cdc_graycounter1_q <= s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next;
	if (to3017629473504_rst) begin
		s7pciephy_tx_datapath_cdc_cdc_graycounter1_q <= 3'd0;
		s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary <= 3'd0;
	end
	xilinxmultiregimpl00 <= s7pciephy_tx_datapath_cdc_cdc_graycounter0_q;
	xilinxmultiregimpl01 <= xilinxmultiregimpl00;
end

always @(posedge to3017629921248_clk) begin
	s7pciephy_msi_cdc_cdc_graycounter1_q_binary <= s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary;
	s7pciephy_msi_cdc_cdc_graycounter1_q <= s7pciephy_msi_cdc_cdc_graycounter1_q_next;
	if (to3017629921248_rst) begin
		s7pciephy_msi_cdc_cdc_graycounter1_q <= 3'd0;
		s7pciephy_msi_cdc_cdc_graycounter1_q_binary <= 3'd0;
	end
	xilinxmultiregimpl40 <= s7pciephy_msi_cdc_cdc_graycounter0_q;
	xilinxmultiregimpl41 <= xilinxmultiregimpl40;
end

always @(posedge to3017630211024_clk) begin
	s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary <= s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary;
	s7pciephy_rx_datapath_cdc_cdc_graycounter1_q <= s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next;
	if (to3017630211024_rst) begin
		s7pciephy_rx_datapath_cdc_cdc_graycounter1_q <= 3'd0;
		s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary <= 3'd0;
	end
	xilinxmultiregimpl20 <= s7pciephy_rx_datapath_cdc_cdc_graycounter0_q;
	xilinxmultiregimpl21 <= xilinxmultiregimpl20;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory mem: 45-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:44];
initial begin
	$readmemh("litepcie_core_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= mmap_adr;
end
assign mmap_dat_r = mem[mem_adr0];


IBUFDS_GTE2 IBUFDS_GTE2(
	.CEB(1'd0),
	.I(pcie_clk_p),
	.IB(pcie_clk_n),
	.O(s7pciephy_pcie_refclk)
);

//------------------------------------------------------------------------------
// Memory storage: 4-words x 146-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 146 
// Port 1 | Read: Sync  | Write: ---- | 
reg [145:0] storage[0:3];
reg [145:0] storage_dat0;
reg [145:0] storage_dat1;
always @(posedge from3017629473504_clk) begin
	if (s7pciephy_tx_datapath_cdc_cdc_wrport_we)
		storage[s7pciephy_tx_datapath_cdc_cdc_wrport_adr] <= s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w;
	storage_dat0 <= storage[s7pciephy_tx_datapath_cdc_cdc_wrport_adr];
end
always @(posedge to3017629473504_clk) begin
	storage_dat1 <= storage[s7pciephy_tx_datapath_cdc_cdc_rdport_adr];
end
assign s7pciephy_tx_datapath_cdc_cdc_wrport_dat_r = storage_dat0;
assign s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 4-words x 146-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 146 
// Port 1 | Read: Sync  | Write: ---- | 
reg [145:0] storage_1[0:3];
reg [145:0] storage_1_dat0;
reg [145:0] storage_1_dat1;
always @(posedge from3017630211024_clk) begin
	if (s7pciephy_rx_datapath_cdc_cdc_wrport_we)
		storage_1[s7pciephy_rx_datapath_cdc_cdc_wrport_adr] <= s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w;
	storage_1_dat0 <= storage_1[s7pciephy_rx_datapath_cdc_cdc_wrport_adr];
end
always @(posedge to3017630211024_clk) begin
	storage_1_dat1 <= storage_1[s7pciephy_rx_datapath_cdc_cdc_rdport_adr];
end
assign s7pciephy_rx_datapath_cdc_cdc_wrport_dat_r = storage_1_dat0;
assign s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_2[0:3];
reg [9:0] storage_2_dat0;
reg [9:0] storage_2_dat1;
always @(posedge from3017629921248_clk) begin
	if (s7pciephy_msi_cdc_cdc_wrport_we)
		storage_2[s7pciephy_msi_cdc_cdc_wrport_adr] <= s7pciephy_msi_cdc_cdc_wrport_dat_w;
	storage_2_dat0 <= storage_2[s7pciephy_msi_cdc_cdc_wrport_adr];
end
always @(posedge to3017629921248_clk) begin
	storage_2_dat1 <= storage_2[s7pciephy_msi_cdc_cdc_rdport_adr];
end
assign s7pciephy_msi_cdc_cdc_wrport_dat_r = storage_2_dat0;
assign s7pciephy_msi_cdc_cdc_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Memory storage_3: 256-words x 60-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 60 
// Port 1 | Read: Async | Write: ---- | 
reg [59:0] storage_3[0:255];
reg [59:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (writer_table_table_wrport_we)
		storage_3[writer_table_table_wrport_adr] <= writer_table_table_wrport_dat_w;
	storage_3_dat0 <= storage_3[writer_table_table_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign writer_table_table_wrport_dat_r = storage_3_dat0;
assign writer_table_table_rdport_dat_r = storage_3[writer_table_table_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 128-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_4[0:127];
reg [129:0] storage_4_dat0;
reg [129:0] storage_4_dat1;
always @(posedge sys_clk) begin
	if (writer_data_fifo_wrport_we)
		storage_4[writer_data_fifo_wrport_adr] <= writer_data_fifo_wrport_dat_w;
	storage_4_dat0 <= storage_4[writer_data_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (writer_data_fifo_rdport_re)
		storage_4_dat1 <= storage_4[writer_data_fifo_rdport_adr];
end
assign writer_data_fifo_wrport_dat_r = storage_4_dat0;
assign writer_data_fifo_rdport_dat_r = storage_4_dat1;


//------------------------------------------------------------------------------
// Memory storage_5: 256-words x 60-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 60 
// Port 1 | Read: Async | Write: ---- | 
reg [59:0] storage_5[0:255];
reg [59:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (reader_table_table_wrport_we)
		storage_5[reader_table_table_wrport_adr] <= reader_table_table_wrport_dat_w;
	storage_5_dat0 <= storage_5[reader_table_table_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign reader_table_table_wrport_dat_r = storage_5_dat0;
assign reader_table_table_rdport_dat_r = storage_5[reader_table_table_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 1024-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_6[0:1023];
reg [129:0] storage_6_dat0;
reg [129:0] storage_6_dat1;
always @(posedge sys_clk) begin
	if (reader_data_fifo_wrport_we)
		storage_6[reader_data_fifo_wrport_adr] <= reader_data_fifo_wrport_dat_w;
	storage_6_dat0 <= storage_6[reader_data_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (reader_data_fifo_rdport_re)
		storage_6_dat1 <= storage_6[reader_data_fifo_rdport_adr];
end
assign reader_data_fifo_wrport_dat_r = storage_6_dat0;
assign reader_data_fifo_rdport_dat_r = storage_6_dat1;


//------------------------------------------------------------------------------
// Memory storage_7: 2048-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_7[0:2047];
reg [129:0] storage_7_dat0;
reg [129:0] storage_7_dat1;
always @(posedge sys_clk) begin
	if (buffering_reader_fifo_wrport_we)
		storage_7[buffering_reader_fifo_wrport_adr] <= buffering_reader_fifo_wrport_dat_w;
	storage_7_dat0 <= storage_7[buffering_reader_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (buffering_reader_fifo_rdport_re)
		storage_7_dat1 <= storage_7[buffering_reader_fifo_rdport_adr];
end
assign buffering_reader_fifo_wrport_dat_r = storage_7_dat0;
assign buffering_reader_fifo_rdport_dat_r = storage_7_dat1;


//------------------------------------------------------------------------------
// Memory storage_8: 2048-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_8[0:2047];
reg [129:0] storage_8_dat0;
reg [129:0] storage_8_dat1;
always @(posedge sys_clk) begin
	if (buffering_writer_fifo_wrport_we)
		storage_8[buffering_writer_fifo_wrport_adr] <= buffering_writer_fifo_wrport_dat_w;
	storage_8_dat0 <= storage_8[buffering_writer_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (buffering_writer_fifo_rdport_re)
		storage_8_dat1 <= storage_8[buffering_writer_fifo_rdport_adr];
end
assign buffering_writer_fifo_wrport_dat_r = storage_8_dat0;
assign buffering_writer_fifo_rdport_dat_r = storage_8_dat1;


pcie_support #(
	.C_DATA_WIDTH(7'd64),
	.KEEP_WIDTH(4'd8),
	.LINK_CAP_MAX_LINK_WIDTH(2'd2),
	.PCIE_GT_DEVICE("GTP"),
	.PCIE_REFCLK_FREQ(1'd0),
	.PCIE_USERCLK1_FREQ(2'd3),
	.PCIE_USERCLK2_FREQ(2'd3)
) pcie_support (
	.cfg_aer_interrupt_msgnum(1'd0),
	.cfg_ds_bus_number(1'd0),
	.cfg_ds_device_number(1'd0),
	.cfg_ds_function_number(1'd0),
	.cfg_dsn(1'd0),
	.cfg_err_acs(1'd0),
	.cfg_err_aer_headerlog(1'd0),
	.cfg_err_atomic_egress_blocked(1'd0),
	.cfg_err_cor(1'd0),
	.cfg_err_cpl_abort(1'd0),
	.cfg_err_cpl_timeout(1'd0),
	.cfg_err_cpl_unexpect(1'd0),
	.cfg_err_ecrc(1'd0),
	.cfg_err_internal_cor(1'd0),
	.cfg_err_internal_uncor(1'd0),
	.cfg_err_locked(1'd0),
	.cfg_err_malformed(1'd0),
	.cfg_err_mc_blocked(1'd0),
	.cfg_err_norecovery(1'd0),
	.cfg_err_poisoned(1'd0),
	.cfg_err_posted(1'd0),
	.cfg_err_tlp_cpl_header(1'd0),
	.cfg_err_ur(1'd0),
	.cfg_interrupt(s7pciephy_msi_cdc_source_source_valid),
	.cfg_interrupt_assert(1'd0),
	.cfg_interrupt_di(s7pciephy_msi_cdc_source_source_payload_dat),
	.cfg_interrupt_stat(1'd0),
	.cfg_mgmt_byte_en(1'd0),
	.cfg_mgmt_di(1'd0),
	.cfg_mgmt_dwaddr(1'd0),
	.cfg_mgmt_rd_en(1'd0),
	.cfg_mgmt_wr_en(1'd0),
	.cfg_mgmt_wr_readonly(1'd0),
	.cfg_mgmt_wr_rw1c_as_rw(1'd0),
	.cfg_pciecap_interrupt_msgnum(1'd0),
	.cfg_pm_force_state(1'd0),
	.cfg_pm_force_state_en(1'd0),
	.cfg_pm_halt_aspm_l0s(1'd0),
	.cfg_pm_halt_aspm_l1(1'd0),
	.cfg_pm_send_pme_to(1'd0),
	.cfg_pm_wake(1'd0),
	.cfg_trn_pending(1'd0),
	.cfg_turnoff_ok(1'd0),
	.fc_sel(1'd0),
	.m_axis_rx_tready(s7pciephy_rx_datapath_sink_sink_ready),
	.pci_exp_rxn(pcie_rx_n),
	.pci_exp_rxp(pcie_rx_p),
	.pcie_drp_addr(1'd0),
	.pcie_drp_clk(1'd1),
	.pcie_drp_di(1'd0),
	.pcie_drp_en(1'd0),
	.pcie_drp_we(1'd0),
	.pipe_mmcm_rst_n(1'd1),
	.pipe_pclk_sel_slave(1'd0),
	.pl_directed_link_auton(1'd0),
	.pl_directed_link_change(1'd0),
	.pl_directed_link_speed(1'd0),
	.pl_directed_link_width(1'd0),
	.pl_downstream_deemph_source(1'd0),
	.pl_transmit_hot_rst(1'd0),
	.pl_upstream_prefer_deemph(1'd1),
	.rx_np_ok(1'd1),
	.rx_np_req(1'd1),
	.s_axis_tx_tdata(s7pciephy_tx_datapath_source_source_payload_dat),
	.s_axis_tx_tkeep(s7pciephy_tx_datapath_source_source_payload_be),
	.s_axis_tx_tlast(s7pciephy_tx_datapath_source_source_last),
	.s_axis_tx_tuser(1'd0),
	.s_axis_tx_tvalid(s7pciephy_tx_datapath_source_source_valid),
	.sys_clk(s7pciephy_pcie_refclk),
	.sys_rst_n(s7pciephy_pcie_rst_n),
	.tx_cfg_gnt(1'd1),
	.cfg_aer_ecrc_check_en(s7pciephy22),
	.cfg_aer_ecrc_gen_en(s7pciephy23),
	.cfg_aer_rooterr_corr_err_received(s7pciephy47),
	.cfg_aer_rooterr_corr_err_reporting_en(s7pciephy44),
	.cfg_aer_rooterr_fatal_err_received(s7pciephy49),
	.cfg_aer_rooterr_fatal_err_reporting_en(s7pciephy46),
	.cfg_aer_rooterr_non_fatal_err_received(s7pciephy48),
	.cfg_aer_rooterr_non_fatal_err_reporting_en(s7pciephy45),
	.cfg_bridge_serr_en(s7pciephy38),
	.cfg_bus_number(s7pciephy_bus_number),
	.cfg_command(s7pciephy_command),
	.cfg_dcommand(s7pciephy_dcommand),
	.cfg_dcommand2(s7pciephy31),
	.cfg_device_number(s7pciephy_device_number),
	.cfg_dstatus(s7pciephy28),
	.cfg_err_aer_headerlog_set(s7pciephy21),
	.cfg_err_cpl_rdy(s7pciephy20),
	.cfg_function_number(s7pciephy_function_number),
	.cfg_interrupt_do(s7pciephy24),
	.cfg_interrupt_mmenable(s7pciephy25),
	.cfg_interrupt_msienable(s7pciephy_msi_enable_status),
	.cfg_interrupt_msixenable(s7pciephy_msix_enable_status),
	.cfg_interrupt_msixfm(s7pciephy26),
	.cfg_interrupt_rdy(s7pciephy_msi_cdc_source_source_ready),
	.cfg_lcommand(s7pciephy30),
	.cfg_lstatus(s7pciephy29),
	.cfg_mgmt_do(s7pciephy18),
	.cfg_mgmt_rd_wr_done(s7pciephy19),
	.cfg_msg_data(s7pciephy52),
	.cfg_msg_received(s7pciephy51),
	.cfg_msg_received_assert_int_a(s7pciephy60),
	.cfg_msg_received_assert_int_b(s7pciephy61),
	.cfg_msg_received_assert_int_c(s7pciephy62),
	.cfg_msg_received_assert_int_d(s7pciephy63),
	.cfg_msg_received_deassert_int_a(s7pciephy64),
	.cfg_msg_received_deassert_int_b(s7pciephy65),
	.cfg_msg_received_deassert_int_c(s7pciephy66),
	.cfg_msg_received_deassert_int_d(s7pciephy67),
	.cfg_msg_received_err_cor(s7pciephy55),
	.cfg_msg_received_err_fatal(s7pciephy57),
	.cfg_msg_received_err_non_fatal(s7pciephy56),
	.cfg_msg_received_pm_as_nak(s7pciephy53),
	.cfg_msg_received_pm_pme(s7pciephy58),
	.cfg_msg_received_pme_to_ack(s7pciephy59),
	.cfg_msg_received_setslotpowerlimit(s7pciephy54),
	.cfg_pcie_link_state(s7pciephy32),
	.cfg_pmcsr_pme_en(s7pciephy34),
	.cfg_pmcsr_pme_status(s7pciephy36),
	.cfg_pmcsr_powerstate(s7pciephy35),
	.cfg_received_func_lvl_rst(s7pciephy37),
	.cfg_root_control_pme_int_en(s7pciephy43),
	.cfg_root_control_syserr_corr_err_en(s7pciephy40),
	.cfg_root_control_syserr_fatal_err_en(s7pciephy42),
	.cfg_root_control_syserr_non_fatal_err_en(s7pciephy41),
	.cfg_slot_control_electromech_il_ctl_pulse(s7pciephy39),
	.cfg_status(s7pciephy27),
	.cfg_to_turnoff(s7pciephy33),
	.cfg_vc_tcvc_map(s7pciephy50),
	.fc_cpld(s7pciephy12),
	.fc_cplh(s7pciephy13),
	.fc_npd(s7pciephy14),
	.fc_nph(s7pciephy15),
	.fc_pd(s7pciephy16),
	.fc_ph(s7pciephy17),
	.m_axis_rx_tdata(s7pciephy_rx_datapath_sink_sink_payload_dat),
	.m_axis_rx_tkeep(s7pciephy_rx_datapath_sink_sink_payload_be),
	.m_axis_rx_tlast(s7pciephy_m_axis_rx_tlast),
	.m_axis_rx_tuser(s7pciephy_m_axis_rx_tuser),
	.m_axis_rx_tvalid(s7pciephy_rx_datapath_sink_sink_valid),
	.pci_exp_txn(pcie_tx_n),
	.pci_exp_txp(pcie_tx_p),
	.pcie_drp_do(s7pciephy79),
	.pcie_drp_rdy(s7pciephy78),
	.pipe_dclk_out(s7pciephy3),
	.pipe_mmcm_lock_out(s7pciephy7),
	.pipe_oobclk_out(s7pciephy6),
	.pipe_pclk_out_slave(s7pciephy0),
	.pipe_rxoutclk_out(s7pciephy2),
	.pipe_rxusrclk_out(s7pciephy1),
	.pipe_userclk1_out(s7pciephy4),
	.pipe_userclk2_out(s7pciephy5),
	.pl_directed_change_done(s7pciephy76),
	.pl_initial_link_width(s7pciephy75),
	.pl_lane_reversal_mode(s7pciephy68),
	.pl_link_gen2_cap(s7pciephy73),
	.pl_link_partner_gen2_supported(s7pciephy74),
	.pl_link_upcfg_cap(s7pciephy72),
	.pl_ltssm_state(s7pciephy_csrfield_ltssm),
	.pl_phy_lnk_up(s7pciephy69),
	.pl_received_hot_rst(s7pciephy77),
	.pl_rx_pm_state(s7pciephy71),
	.pl_sel_lnk_rate(s7pciephy_csrfield_rate),
	.pl_sel_lnk_width(s7pciephy_csrfield_width),
	.pl_tx_pm_state(s7pciephy70),
	.s_axis_tx_tready(s7pciephy_tx_datapath_source_source_ready),
	.tx_buf_av(s7pciephy9),
	.tx_cfg_req(s7pciephy11),
	.tx_err_drop(s7pciephy10),
	.user_app_rdy(s7pciephy8),
	.user_clk_out(pcie_clk),
	.user_lnk_up(s7pciephy_csrfield_status),
	.user_reset_out(pcie_rst)
);

//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 5-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 5 
// Port 1 | Read: Sync  | Write: ---- | 
reg [4:0] storage_9[0:7];
reg [4:0] storage_9_dat0;
reg [4:0] storage_9_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_tag_queue_wrport_we)
		storage_9[litepciecore_litepcieendpoint_tag_queue_wrport_adr] <= litepciecore_litepcieendpoint_tag_queue_wrport_dat_w;
	storage_9_dat0 <= storage_9[litepciecore_litepcieendpoint_tag_queue_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_tag_queue_rdport_re)
		storage_9_dat1 <= storage_9[litepciecore_litepcieendpoint_tag_queue_rdport_adr];
end
assign litepciecore_litepcieendpoint_tag_queue_wrport_dat_r = storage_9_dat0;
assign litepciecore_litepcieendpoint_tag_queue_rdport_dat_r = storage_9_dat1;


//------------------------------------------------------------------------------
// Memory storage_10: 8-words x 21-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 21 
// Port 1 | Read: Sync  | Write: ---- | 
reg [20:0] storage_10[0:7];
reg [20:0] storage_10_dat0;
reg [20:0] storage_10_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_req_queue_wrport_we)
		storage_10[litepciecore_litepcieendpoint_req_queue_wrport_adr] <= litepciecore_litepcieendpoint_req_queue_wrport_dat_w;
	storage_10_dat0 <= storage_10[litepciecore_litepcieendpoint_req_queue_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_req_queue_rdport_re)
		storage_10_dat1 <= storage_10[litepciecore_litepcieendpoint_req_queue_rdport_adr];
end
assign litepciecore_litepcieendpoint_req_queue_wrport_dat_r = storage_10_dat0;
assign litepciecore_litepcieendpoint_req_queue_rdport_dat_r = storage_10_dat1;


//------------------------------------------------------------------------------
// Memory storage_11: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_11[0:127];
reg [229:0] storage_11_dat0;
reg [229:0] storage_11_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo0_wrport_we)
		storage_11[litepciecore_litepcieendpoint_syncfifo0_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo0_wrport_dat_w;
	storage_11_dat0 <= storage_11[litepciecore_litepcieendpoint_syncfifo0_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo0_rdport_re)
		storage_11_dat1 <= storage_11[litepciecore_litepcieendpoint_syncfifo0_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo0_wrport_dat_r = storage_11_dat0;
assign litepciecore_litepcieendpoint_syncfifo0_rdport_dat_r = storage_11_dat1;


//------------------------------------------------------------------------------
// Memory storage_12: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_12[0:127];
reg [229:0] storage_12_dat0;
reg [229:0] storage_12_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo1_wrport_we)
		storage_12[litepciecore_litepcieendpoint_syncfifo1_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo1_wrport_dat_w;
	storage_12_dat0 <= storage_12[litepciecore_litepcieendpoint_syncfifo1_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo1_rdport_re)
		storage_12_dat1 <= storage_12[litepciecore_litepcieendpoint_syncfifo1_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo1_wrport_dat_r = storage_12_dat0;
assign litepciecore_litepcieendpoint_syncfifo1_rdport_dat_r = storage_12_dat1;


//------------------------------------------------------------------------------
// Memory storage_13: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_13[0:127];
reg [229:0] storage_13_dat0;
reg [229:0] storage_13_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo2_wrport_we)
		storage_13[litepciecore_litepcieendpoint_syncfifo2_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo2_wrport_dat_w;
	storage_13_dat0 <= storage_13[litepciecore_litepcieendpoint_syncfifo2_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo2_rdport_re)
		storage_13_dat1 <= storage_13[litepciecore_litepcieendpoint_syncfifo2_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo2_wrport_dat_r = storage_13_dat0;
assign litepciecore_litepcieendpoint_syncfifo2_rdport_dat_r = storage_13_dat1;


//------------------------------------------------------------------------------
// Memory storage_14: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_14[0:127];
reg [229:0] storage_14_dat0;
reg [229:0] storage_14_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo3_wrport_we)
		storage_14[litepciecore_litepcieendpoint_syncfifo3_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo3_wrport_dat_w;
	storage_14_dat0 <= storage_14[litepciecore_litepcieendpoint_syncfifo3_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo3_rdport_re)
		storage_14_dat1 <= storage_14[litepciecore_litepcieendpoint_syncfifo3_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo3_wrport_dat_r = storage_14_dat0;
assign litepciecore_litepcieendpoint_syncfifo3_rdport_dat_r = storage_14_dat1;


//------------------------------------------------------------------------------
// Memory storage_15: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_15[0:127];
reg [229:0] storage_15_dat0;
reg [229:0] storage_15_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo4_wrport_we)
		storage_15[litepciecore_litepcieendpoint_syncfifo4_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo4_wrport_dat_w;
	storage_15_dat0 <= storage_15[litepciecore_litepcieendpoint_syncfifo4_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo4_rdport_re)
		storage_15_dat1 <= storage_15[litepciecore_litepcieendpoint_syncfifo4_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo4_wrport_dat_r = storage_15_dat0;
assign litepciecore_litepcieendpoint_syncfifo4_rdport_dat_r = storage_15_dat1;


//------------------------------------------------------------------------------
// Memory storage_16: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_16[0:127];
reg [229:0] storage_16_dat0;
reg [229:0] storage_16_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo5_wrport_we)
		storage_16[litepciecore_litepcieendpoint_syncfifo5_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo5_wrport_dat_w;
	storage_16_dat0 <= storage_16[litepciecore_litepcieendpoint_syncfifo5_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo5_rdport_re)
		storage_16_dat1 <= storage_16[litepciecore_litepcieendpoint_syncfifo5_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo5_wrport_dat_r = storage_16_dat0;
assign litepciecore_litepcieendpoint_syncfifo5_rdport_dat_r = storage_16_dat1;


//------------------------------------------------------------------------------
// Memory storage_17: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_17[0:127];
reg [229:0] storage_17_dat0;
reg [229:0] storage_17_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo6_wrport_we)
		storage_17[litepciecore_litepcieendpoint_syncfifo6_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo6_wrport_dat_w;
	storage_17_dat0 <= storage_17[litepciecore_litepcieendpoint_syncfifo6_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo6_rdport_re)
		storage_17_dat1 <= storage_17[litepciecore_litepcieendpoint_syncfifo6_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo6_wrport_dat_r = storage_17_dat0;
assign litepciecore_litepcieendpoint_syncfifo6_rdport_dat_r = storage_17_dat1;


//------------------------------------------------------------------------------
// Memory storage_18: 128-words x 230-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 230 
// Port 1 | Read: Sync  | Write: ---- | 
reg [229:0] storage_18[0:127];
reg [229:0] storage_18_dat0;
reg [229:0] storage_18_dat1;
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo7_wrport_we)
		storage_18[litepciecore_litepcieendpoint_syncfifo7_wrport_adr] <= litepciecore_litepcieendpoint_syncfifo7_wrport_dat_w;
	storage_18_dat0 <= storage_18[litepciecore_litepcieendpoint_syncfifo7_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepciecore_litepcieendpoint_syncfifo7_rdport_re)
		storage_18_dat1 <= storage_18[litepciecore_litepcieendpoint_syncfifo7_rdport_adr];
end
assign litepciecore_litepcieendpoint_syncfifo7_wrport_dat_r = storage_18_dat0;
assign litepciecore_litepcieendpoint_syncfifo7_rdport_dat_r = storage_18_dat1;


(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(from3017629473504_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_tx_datapath_cdc_cd_rst),
	.Q(rst_meta0)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(from3017629473504_clk),
	.CE(1'd1),
	.D(rst_meta0),
	.PRE(s7pciephy_tx_datapath_cdc_cd_rst),
	.Q(from3017629473504_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(to3017629473504_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_tx_datapath_cdc_cd_rst),
	.Q(rst_meta1)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(to3017629473504_clk),
	.CE(1'd1),
	.D(rst_meta1),
	.PRE(s7pciephy_tx_datapath_cdc_cd_rst),
	.Q(to3017629473504_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(from3017630211024_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_rx_datapath_cdc_cd_rst),
	.Q(rst_meta2)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(from3017630211024_clk),
	.CE(1'd1),
	.D(rst_meta2),
	.PRE(s7pciephy_rx_datapath_cdc_cd_rst),
	.Q(from3017630211024_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(to3017630211024_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_rx_datapath_cdc_cd_rst),
	.Q(rst_meta3)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(to3017630211024_clk),
	.CE(1'd1),
	.D(rst_meta3),
	.PRE(s7pciephy_rx_datapath_cdc_cd_rst),
	.Q(to3017630211024_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_8 (
	.C(from3017629921248_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_msi_cdc_cd_rst),
	.Q(rst_meta4)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_9 (
	.C(from3017629921248_clk),
	.CE(1'd1),
	.D(rst_meta4),
	.PRE(s7pciephy_msi_cdc_cd_rst),
	.Q(from3017629921248_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_10 (
	.C(to3017629921248_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(s7pciephy_msi_cdc_cd_rst),
	.Q(rst_meta5)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_11 (
	.C(to3017629921248_clk),
	.CE(1'd1),
	.D(rst_meta5),
	.PRE(s7pciephy_msi_cdc_cd_rst),
	.Q(to3017629921248_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2022-10-14 10:11:26.
//------------------------------------------------------------------------------
