

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Wed Dec 11 23:44:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   295024|   295024| 2.950 ms | 2.950 ms |  295024|  295024|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_j_0_j2_l_S_k0_0_k0  |   295021|   295021|       111|          1|          1|  294912|    yes   |
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 111


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 114
* Pipeline : 1
  Pipeline-0 : II = 1, D = 111, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 114 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 3 
114 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.62>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%v82_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v82_V)" [kernel.cpp:128]   --->   Operation 115 'read' 'v82_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%v80_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v80_0_V_read)" [kernel.cpp:128]   --->   Operation 116 'read' 'v80_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%v140_V = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %v82_V_read, i20 0)" [kernel.cpp:217]   --->   Operation 117 'bitconcatenate' 'v140_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i52 %v140_V to i104" [kernel.cpp:138]   --->   Operation 118 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %v80_0_V_read_1, i20 0)" [kernel.cpp:216]   --->   Operation 119 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i52 %shl_ln728_1 to i104" [kernel.cpp:218]   --->   Operation 120 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (8.62ns)   --->   "%mul_ln1118 = mul i104 %sext_ln138, %sext_ln1118" [kernel.cpp:218]   --->   Operation 121 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [kernel.cpp:138]   --->   Operation 122 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (8.62ns)   --->   "%mul_ln1118 = mul i104 %sext_ln138, %sext_ln1118" [kernel.cpp:218]   --->   Operation 123 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_36 = call i63 @_ssdm_op_PartSelect.i63.i104.i32.i32(i104 %mul_ln1118, i32 41, i32 103)" [kernel.cpp:139]   --->   Operation 124 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i63 %tmp_36 to i97" [kernel.cpp:139]   --->   Operation 125 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:139]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.71>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %l_S_i_0_i3_begin ], [ %add_ln139_1, %ifFalse ]" [kernel.cpp:139]   --->   Operation 127 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %select_ln156_2, %ifFalse ]" [kernel.cpp:156]   --->   Operation 128 'phi' 'j2_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%v142_V_0 = phi i34 [ 0, %l_S_i_0_i3_begin ], [ %add_ln703_7, %ifFalse ]" [kernel.cpp:211]   --->   Operation 129 'phi' 'v142_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%k0_0_0 = phi i8 [ 0, %l_S_i_0_i3_begin ], [ %add_ln143, %ifFalse ]" [kernel.cpp:143]   --->   Operation 130 'phi' 'k0_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.43ns)   --->   "%icmp_ln139 = icmp eq i19 %indvar_flatten, -229376" [kernel.cpp:139]   --->   Operation 131 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.16ns)   --->   "%add_ln139_1 = add i19 %indvar_flatten, 1" [kernel.cpp:139]   --->   Operation 132 'add' 'add_ln139_1' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %l_S_i_0_i3_end, label %l_S_k0_0_k0" [kernel.cpp:139]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.63ns)   --->   "%add_ln139 = add i11 1, %j2_0_0" [kernel.cpp:139]   --->   Operation 134 'add' 'add_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln143 = icmp eq i8 %k0_0_0, -64" [kernel.cpp:143]   --->   Operation 135 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln139)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.24ns)   --->   "%select_ln156_1 = select i1 %icmp_ln143, i8 0, i8 %k0_0_0" [kernel.cpp:156]   --->   Operation 136 'select' 'select_ln156_1' <Predicate = (!icmp_ln139)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.69ns)   --->   "%select_ln156_2 = select i1 %icmp_ln143, i11 %add_ln139, i11 %j2_0_0" [kernel.cpp:156]   --->   Operation 137 'select' 'select_ln156_2' <Predicate = (!icmp_ln139)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln143 = add i8 1, %select_ln156_1" [kernel.cpp:143]   --->   Operation 138 'add' 'add_ln143' <Predicate = (!icmp_ln139)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 139 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.27>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i11 %select_ln156_2 to i20" [kernel.cpp:224]   --->   Operation 140 'zext' 'zext_ln224' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %select_ln156_1, i11 0)" [kernel.cpp:156]   --->   Operation 141 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i19 %tmp_s to i20" [kernel.cpp:156]   --->   Operation 142 'zext' 'zext_ln156_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_19 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %select_ln156_1, i9 0)" [kernel.cpp:156]   --->   Operation 143 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i17 %tmp_19 to i20" [kernel.cpp:156]   --->   Operation 144 'zext' 'zext_ln156_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156 = sub i20 %zext_ln156_2, %zext_ln156_3" [kernel.cpp:156]   --->   Operation 145 'sub' 'sub_ln156' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln156 = add i20 %zext_ln224, %sub_ln156" [kernel.cpp:156]   --->   Operation 146 'add' 'add_ln156' <Predicate = (!icmp_ln139)> <Delay = 4.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i20 %add_ln156 to i64" [kernel.cpp:156]   --->   Operation 147 'sext' 'sext_ln156' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%v81_0_addr = getelementptr [294912 x i8]* %v81_0, i64 0, i64 %sext_ln156" [kernel.cpp:156]   --->   Operation 148 'getelementptr' 'v81_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%v81_1_addr = getelementptr [294912 x i8]* %v81_1, i64 0, i64 %sext_ln156" [kernel.cpp:156]   --->   Operation 149 'getelementptr' 'v81_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (3.25ns)   --->   "%v81_0_load = load i8* %v81_0_addr, align 1" [kernel.cpp:156]   --->   Operation 150 'load' 'v81_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%v81_1_load = load i8* %v81_1_addr, align 1" [kernel.cpp:156]   --->   Operation 151 'load' 'v81_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 152 [1/1] (1.55ns)   --->   "%icmp_ln143_1 = icmp eq i8 %add_ln143, -64" [kernel.cpp:143]   --->   Operation 152 'icmp' 'icmp_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_1, label %ifTrue, label %ifFalse" [kernel.cpp:143]   --->   Operation 153 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i8 %select_ln156_1 to i64" [kernel.cpp:156]   --->   Operation 154 'zext' 'zext_ln156_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%v81_0_load = load i8* %v81_0_addr, align 1" [kernel.cpp:156]   --->   Operation 155 'load' 'v81_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i8 %v81_0_load to i2" [kernel.cpp:179]   --->   Operation 156 'trunc' 'trunc_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%v79_0_0_0_addr = getelementptr [192 x i8]* %v79_0_0_0, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 157 'getelementptr' 'v79_0_0_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%v79_0_0_0_load = load i8* %v79_0_0_0_addr, align 1" [kernel.cpp:198]   --->   Operation 158 'load' 'v79_0_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln179_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_0_load, i32 2, i32 3)" [kernel.cpp:179]   --->   Operation 159 'partselect' 'trunc_ln179_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%v79_0_0_1_addr = getelementptr [192 x i8]* %v79_0_0_1, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 160 'getelementptr' 'v79_0_0_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%v79_0_0_1_load = load i8* %v79_0_0_1_addr, align 1" [kernel.cpp:198]   --->   Operation 161 'load' 'v79_0_0_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln179_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_0_load, i32 4, i32 5)" [kernel.cpp:179]   --->   Operation 162 'partselect' 'trunc_ln179_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%v79_0_0_2_addr = getelementptr [192 x i8]* %v79_0_0_2, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 163 'getelementptr' 'v79_0_0_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (3.25ns)   --->   "%v79_0_0_2_load = load i8* %v79_0_0_2_addr, align 1" [kernel.cpp:198]   --->   Operation 164 'load' 'v79_0_0_2_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_0_load, i32 6, i32 7)" [kernel.cpp:176]   --->   Operation 165 'partselect' 'trunc_ln' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%v79_0_0_3_addr = getelementptr [192 x i8]* %v79_0_0_3, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 166 'getelementptr' 'v79_0_0_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%v79_0_0_3_load = load i8* %v79_0_0_3_addr, align 1" [kernel.cpp:198]   --->   Operation 167 'load' 'v79_0_0_3_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%v81_1_load = load i8* %v81_1_addr, align 1" [kernel.cpp:156]   --->   Operation 168 'load' 'v81_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln179_3 = trunc i8 %v81_1_load to i2" [kernel.cpp:179]   --->   Operation 169 'trunc' 'trunc_ln179_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%v79_1_0_0_addr = getelementptr [192 x i8]* %v79_1_0_0, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 170 'getelementptr' 'v79_1_0_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 171 [2/2] (3.25ns)   --->   "%v79_1_0_0_load = load i8* %v79_1_0_0_addr, align 1" [kernel.cpp:198]   --->   Operation 171 'load' 'v79_1_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln179_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_1_load, i32 2, i32 3)" [kernel.cpp:179]   --->   Operation 172 'partselect' 'trunc_ln179_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%v79_1_0_1_addr = getelementptr [192 x i8]* %v79_1_0_1, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 173 'getelementptr' 'v79_1_0_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%v79_1_0_1_load = load i8* %v79_1_0_1_addr, align 1" [kernel.cpp:198]   --->   Operation 174 'load' 'v79_1_0_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln179_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_1_load, i32 4, i32 5)" [kernel.cpp:179]   --->   Operation 175 'partselect' 'trunc_ln179_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%v79_1_0_2_addr = getelementptr [192 x i8]* %v79_1_0_2, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 176 'getelementptr' 'v79_1_0_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%v79_1_0_2_load = load i8* %v79_1_0_2_addr, align 1" [kernel.cpp:198]   --->   Operation 177 'load' 'v79_1_0_2_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %v81_1_load, i32 6, i32 7)" [kernel.cpp:176]   --->   Operation 178 'partselect' 'trunc_ln176_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%v79_1_0_3_addr = getelementptr [192 x i8]* %v79_1_0_3, i64 0, i64 %zext_ln156_1" [kernel.cpp:198]   --->   Operation 179 'getelementptr' 'v79_1_0_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (3.25ns)   --->   "%v79_1_0_3_load = load i8* %v79_1_0_3_addr, align 1" [kernel.cpp:198]   --->   Operation 180 'load' 'v79_1_0_3_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 181 [1/1] (0.95ns)   --->   "%icmp_ln186 = icmp eq i2 %trunc_ln179, 1" [kernel.cpp:186]   --->   Operation 181 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.95ns)   --->   "%icmp_ln192 = icmp eq i2 %trunc_ln179, -2" [kernel.cpp:192]   --->   Operation 182 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_1)   --->   "%select_ln186 = select i1 %icmp_ln186, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 183 'select' 'select_ln186' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_1)   --->   "%or_ln186 = or i1 %icmp_ln186, %icmp_ln192" [kernel.cpp:186]   --->   Operation 184 'or' 'or_ln186' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_1 = select i1 %or_ln186, i2 %select_ln186, i2 0" [kernel.cpp:186]   --->   Operation 185 'select' 'select_ln186_1' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%v79_0_0_0_load = load i8* %v79_0_0_0_addr, align 1" [kernel.cpp:198]   --->   Operation 186 'load' 'v79_0_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i8 %v79_0_0_0_load to i9" [kernel.cpp:203]   --->   Operation 187 'sext' 'sext_ln728' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i2 %select_ln186_1 to i9" [kernel.cpp:203]   --->   Operation 188 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (4.17ns)   --->   "%mul_ln728 = mul i9 %sext_ln728, %sext_ln728_1" [kernel.cpp:203]   --->   Operation 189 'mul' 'mul_ln728' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.95ns)   --->   "%icmp_ln186_1 = icmp eq i2 %trunc_ln179_1, 1" [kernel.cpp:186]   --->   Operation 190 'icmp' 'icmp_ln186_1' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.95ns)   --->   "%icmp_ln192_1 = icmp eq i2 %trunc_ln179_1, -2" [kernel.cpp:192]   --->   Operation 191 'icmp' 'icmp_ln192_1' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_3)   --->   "%select_ln186_2 = select i1 %icmp_ln186_1, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 192 'select' 'select_ln186_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_3)   --->   "%or_ln186_1 = or i1 %icmp_ln186_1, %icmp_ln192_1" [kernel.cpp:186]   --->   Operation 193 'or' 'or_ln186_1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_3 = select i1 %or_ln186_1, i2 %select_ln186_2, i2 0" [kernel.cpp:186]   --->   Operation 194 'select' 'select_ln186_3' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 195 [1/2] (3.25ns)   --->   "%v79_0_0_1_load = load i8* %v79_0_0_1_addr, align 1" [kernel.cpp:198]   --->   Operation 195 'load' 'v79_0_0_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i8 %v79_0_0_1_load to i9" [kernel.cpp:203]   --->   Operation 196 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i2 %select_ln186_3 to i9" [kernel.cpp:203]   --->   Operation 197 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (4.17ns)   --->   "%mul_ln728_1 = mul i9 %sext_ln728_3, %sext_ln728_4" [kernel.cpp:203]   --->   Operation 198 'mul' 'mul_ln728_1' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.95ns)   --->   "%icmp_ln186_2 = icmp eq i2 %trunc_ln179_2, 1" [kernel.cpp:186]   --->   Operation 199 'icmp' 'icmp_ln186_2' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.95ns)   --->   "%icmp_ln192_2 = icmp eq i2 %trunc_ln179_2, -2" [kernel.cpp:192]   --->   Operation 200 'icmp' 'icmp_ln192_2' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_5)   --->   "%select_ln186_4 = select i1 %icmp_ln186_2, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 201 'select' 'select_ln186_4' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_5)   --->   "%or_ln186_2 = or i1 %icmp_ln186_2, %icmp_ln192_2" [kernel.cpp:186]   --->   Operation 202 'or' 'or_ln186_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_5 = select i1 %or_ln186_2, i2 %select_ln186_4, i2 0" [kernel.cpp:186]   --->   Operation 203 'select' 'select_ln186_5' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 204 [1/2] (3.25ns)   --->   "%v79_0_0_2_load = load i8* %v79_0_0_2_addr, align 1" [kernel.cpp:198]   --->   Operation 204 'load' 'v79_0_0_2_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i8 %v79_0_0_2_load to i9" [kernel.cpp:203]   --->   Operation 205 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i2 %select_ln186_5 to i9" [kernel.cpp:203]   --->   Operation 206 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (4.17ns)   --->   "%mul_ln728_2 = mul i9 %sext_ln728_6, %sext_ln728_7" [kernel.cpp:203]   --->   Operation 207 'mul' 'mul_ln728_2' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.95ns)   --->   "%icmp_ln186_3 = icmp eq i2 %trunc_ln, 1" [kernel.cpp:186]   --->   Operation 208 'icmp' 'icmp_ln186_3' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.95ns)   --->   "%icmp_ln192_3 = icmp eq i2 %trunc_ln, -2" [kernel.cpp:192]   --->   Operation 209 'icmp' 'icmp_ln192_3' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_7)   --->   "%select_ln186_6 = select i1 %icmp_ln186_3, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 210 'select' 'select_ln186_6' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_7)   --->   "%or_ln186_3 = or i1 %icmp_ln186_3, %icmp_ln192_3" [kernel.cpp:186]   --->   Operation 211 'or' 'or_ln186_3' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_7 = select i1 %or_ln186_3, i2 %select_ln186_6, i2 0" [kernel.cpp:186]   --->   Operation 212 'select' 'select_ln186_7' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/2] (3.25ns)   --->   "%v79_0_0_3_load = load i8* %v79_0_0_3_addr, align 1" [kernel.cpp:198]   --->   Operation 213 'load' 'v79_0_0_3_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i8 %v79_0_0_3_load to i9" [kernel.cpp:203]   --->   Operation 214 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i2 %select_ln186_7 to i9" [kernel.cpp:203]   --->   Operation 215 'sext' 'sext_ln728_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (4.17ns)   --->   "%mul_ln728_3 = mul i9 %sext_ln728_10, %sext_ln728_9" [kernel.cpp:203]   --->   Operation 216 'mul' 'mul_ln728_3' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.95ns)   --->   "%icmp_ln186_4 = icmp eq i2 %trunc_ln179_3, 1" [kernel.cpp:186]   --->   Operation 217 'icmp' 'icmp_ln186_4' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.95ns)   --->   "%icmp_ln192_4 = icmp eq i2 %trunc_ln179_3, -2" [kernel.cpp:192]   --->   Operation 218 'icmp' 'icmp_ln192_4' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_9)   --->   "%select_ln186_8 = select i1 %icmp_ln186_4, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 219 'select' 'select_ln186_8' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_9)   --->   "%or_ln186_4 = or i1 %icmp_ln186_4, %icmp_ln192_4" [kernel.cpp:186]   --->   Operation 220 'or' 'or_ln186_4' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_9 = select i1 %or_ln186_4, i2 %select_ln186_8, i2 0" [kernel.cpp:186]   --->   Operation 221 'select' 'select_ln186_9' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/2] (3.25ns)   --->   "%v79_1_0_0_load = load i8* %v79_1_0_0_addr, align 1" [kernel.cpp:198]   --->   Operation 222 'load' 'v79_1_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i8 %v79_1_0_0_load to i9" [kernel.cpp:203]   --->   Operation 223 'sext' 'sext_ln728_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i2 %select_ln186_9 to i9" [kernel.cpp:203]   --->   Operation 224 'sext' 'sext_ln728_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (4.17ns)   --->   "%mul_ln728_4 = mul i9 %sext_ln728_12, %sext_ln728_13" [kernel.cpp:203]   --->   Operation 225 'mul' 'mul_ln728_4' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.95ns)   --->   "%icmp_ln186_5 = icmp eq i2 %trunc_ln179_4, 1" [kernel.cpp:186]   --->   Operation 226 'icmp' 'icmp_ln186_5' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.95ns)   --->   "%icmp_ln192_5 = icmp eq i2 %trunc_ln179_4, -2" [kernel.cpp:192]   --->   Operation 227 'icmp' 'icmp_ln192_5' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_11)   --->   "%select_ln186_10 = select i1 %icmp_ln186_5, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 228 'select' 'select_ln186_10' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_11)   --->   "%or_ln186_5 = or i1 %icmp_ln186_5, %icmp_ln192_5" [kernel.cpp:186]   --->   Operation 229 'or' 'or_ln186_5' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_11 = select i1 %or_ln186_5, i2 %select_ln186_10, i2 0" [kernel.cpp:186]   --->   Operation 230 'select' 'select_ln186_11' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/2] (3.25ns)   --->   "%v79_1_0_1_load = load i8* %v79_1_0_1_addr, align 1" [kernel.cpp:198]   --->   Operation 231 'load' 'v79_1_0_1_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i8 %v79_1_0_1_load to i9" [kernel.cpp:203]   --->   Operation 232 'sext' 'sext_ln728_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i2 %select_ln186_11 to i9" [kernel.cpp:203]   --->   Operation 233 'sext' 'sext_ln728_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (4.17ns)   --->   "%mul_ln728_5 = mul i9 %sext_ln728_15, %sext_ln728_16" [kernel.cpp:203]   --->   Operation 234 'mul' 'mul_ln728_5' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.95ns)   --->   "%icmp_ln186_6 = icmp eq i2 %trunc_ln179_5, 1" [kernel.cpp:186]   --->   Operation 235 'icmp' 'icmp_ln186_6' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.95ns)   --->   "%icmp_ln192_6 = icmp eq i2 %trunc_ln179_5, -2" [kernel.cpp:192]   --->   Operation 236 'icmp' 'icmp_ln192_6' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_13)   --->   "%select_ln186_12 = select i1 %icmp_ln186_6, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 237 'select' 'select_ln186_12' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_13)   --->   "%or_ln186_6 = or i1 %icmp_ln186_6, %icmp_ln192_6" [kernel.cpp:186]   --->   Operation 238 'or' 'or_ln186_6' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_13 = select i1 %or_ln186_6, i2 %select_ln186_12, i2 0" [kernel.cpp:186]   --->   Operation 239 'select' 'select_ln186_13' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 240 [1/2] (3.25ns)   --->   "%v79_1_0_2_load = load i8* %v79_1_0_2_addr, align 1" [kernel.cpp:198]   --->   Operation 240 'load' 'v79_1_0_2_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i8 %v79_1_0_2_load to i9" [kernel.cpp:203]   --->   Operation 241 'sext' 'sext_ln728_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i2 %select_ln186_13 to i9" [kernel.cpp:203]   --->   Operation 242 'sext' 'sext_ln728_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (4.17ns)   --->   "%mul_ln728_6 = mul i9 %sext_ln728_18, %sext_ln728_19" [kernel.cpp:203]   --->   Operation 243 'mul' 'mul_ln728_6' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.95ns)   --->   "%icmp_ln186_7 = icmp eq i2 %trunc_ln176_1, 1" [kernel.cpp:186]   --->   Operation 244 'icmp' 'icmp_ln186_7' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.95ns)   --->   "%icmp_ln192_7 = icmp eq i2 %trunc_ln176_1, -2" [kernel.cpp:192]   --->   Operation 245 'icmp' 'icmp_ln192_7' <Predicate = (!icmp_ln139)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_15)   --->   "%select_ln186_14 = select i1 %icmp_ln186_7, i2 1, i2 -1" [kernel.cpp:186]   --->   Operation 246 'select' 'select_ln186_14' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln186_15)   --->   "%or_ln186_7 = or i1 %icmp_ln186_7, %icmp_ln192_7" [kernel.cpp:186]   --->   Operation 247 'or' 'or_ln186_7' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln186_15 = select i1 %or_ln186_7, i2 %select_ln186_14, i2 0" [kernel.cpp:186]   --->   Operation 248 'select' 'select_ln186_15' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/2] (3.25ns)   --->   "%v79_1_0_3_load = load i8* %v79_1_0_3_addr, align 1" [kernel.cpp:198]   --->   Operation 249 'load' 'v79_1_0_3_load' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i8 %v79_1_0_3_load to i9" [kernel.cpp:203]   --->   Operation 250 'sext' 'sext_ln728_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln728_22 = sext i2 %select_ln186_15 to i9" [kernel.cpp:203]   --->   Operation 251 'sext' 'sext_ln728_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (4.17ns)   --->   "%mul_ln728_7 = mul i9 %sext_ln728_22, %sext_ln728_21" [kernel.cpp:203]   --->   Operation 252 'mul' 'mul_ln728_7' <Predicate = (!icmp_ln139)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728, i15 0)" [kernel.cpp:203]   --->   Operation 253 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i24 %shl_ln728_3 to i25" [kernel.cpp:203]   --->   Operation 254 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_1, i15 0)" [kernel.cpp:203]   --->   Operation 255 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i24 %shl_ln728_4 to i25" [kernel.cpp:203]   --->   Operation 256 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_2, i15 0)" [kernel.cpp:203]   --->   Operation 257 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i24 %shl_ln728_5 to i25" [kernel.cpp:203]   --->   Operation 258 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_3, i15 0)" [kernel.cpp:203]   --->   Operation 259 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i24 %shl_ln728_6 to i25" [kernel.cpp:203]   --->   Operation 260 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_4, i15 0)" [kernel.cpp:203]   --->   Operation 261 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i24 %shl_ln728_7 to i25" [kernel.cpp:203]   --->   Operation 262 'sext' 'sext_ln728_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_5, i15 0)" [kernel.cpp:203]   --->   Operation 263 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i24 %shl_ln728_8 to i25" [kernel.cpp:203]   --->   Operation 264 'sext' 'sext_ln728_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_6, i15 0)" [kernel.cpp:203]   --->   Operation 265 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i24 %shl_ln728_9 to i25" [kernel.cpp:203]   --->   Operation 266 'sext' 'sext_ln728_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %mul_ln728_7, i15 0)" [kernel.cpp:203]   --->   Operation 267 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln728_23 = sext i24 %shl_ln728_s to i25" [kernel.cpp:203]   --->   Operation 268 'sext' 'sext_ln728_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (2.31ns)   --->   "%add_ln703 = add i25 %sext_ln728_17, %sext_ln728_14" [kernel.cpp:211]   --->   Operation 269 'add' 'add_ln703' <Predicate = (!icmp_ln139)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i25 %add_ln703 to i26" [kernel.cpp:211]   --->   Operation 270 'sext' 'sext_ln703' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (2.31ns)   --->   "%add_ln703_1 = add i25 %sext_ln728_20, %sext_ln728_23" [kernel.cpp:211]   --->   Operation 271 'add' 'add_ln703_1' <Predicate = (!icmp_ln139)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i25 %add_ln703_1 to i26" [kernel.cpp:211]   --->   Operation 272 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (2.34ns)   --->   "%add_ln703_2 = add i26 %sext_ln703_1, %sext_ln703" [kernel.cpp:211]   --->   Operation 273 'add' 'add_ln703_2' <Predicate = (!icmp_ln139)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i26 %add_ln703_2 to i27" [kernel.cpp:211]   --->   Operation 274 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (2.31ns)   --->   "%add_ln703_3 = add i25 %sext_ln728_11, %sext_ln728_2" [kernel.cpp:211]   --->   Operation 275 'add' 'add_ln703_3' <Predicate = (!icmp_ln139)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i25 %add_ln703_3 to i26" [kernel.cpp:211]   --->   Operation 276 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (2.31ns)   --->   "%add_ln703_4 = add i25 %sext_ln728_5, %sext_ln728_8" [kernel.cpp:211]   --->   Operation 277 'add' 'add_ln703_4' <Predicate = (!icmp_ln139)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i25 %add_ln703_4 to i26" [kernel.cpp:211]   --->   Operation 278 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (2.34ns)   --->   "%add_ln703_5 = add i26 %sext_ln703_4, %sext_ln703_3" [kernel.cpp:211]   --->   Operation 279 'add' 'add_ln703_5' <Predicate = (!icmp_ln139)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i26 %add_ln703_5 to i27" [kernel.cpp:211]   --->   Operation 280 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (2.37ns)   --->   "%add_ln703_6 = add i27 %sext_ln703_5, %sext_ln703_2" [kernel.cpp:211]   --->   Operation 281 'add' 'add_ln703_6' <Predicate = (!icmp_ln139)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.90>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_7)   --->   "%select_ln156 = select i1 %icmp_ln143, i34 0, i34 %v142_V_0" [kernel.cpp:156]   --->   Operation 282 'select' 'select_ln156' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_7)   --->   "%sext_ln703_6 = sext i27 %add_ln703_6 to i34" [kernel.cpp:211]   --->   Operation 283 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (2.63ns) (out node of the LUT)   --->   "%add_ln703_7 = add i34 %select_ln156, %sext_ln703_6" [kernel.cpp:211]   --->   Operation 284 'add' 'add_ln703_7' <Predicate = (!icmp_ln139)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_20 = call i97 @_ssdm_op_BitConcatenate.i97.i34.i63(i34 %add_ln703_7, i63 0)" [kernel.cpp:222]   --->   Operation 285 'bitconcatenate' 'tmp_20' <Predicate = (icmp_ln143_1)> <Delay = 0.00>
ST_8 : Operation 286 [101/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 287 [100/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 287 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 288 [99/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 288 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 289 [98/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 290 [97/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 290 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 291 [96/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 291 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 292 [95/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 293 [94/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 293 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 294 [93/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 294 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 295 [92/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 295 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 296 [91/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 296 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 297 [90/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 297 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 298 [89/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 299 [88/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 299 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 300 [87/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 300 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 301 [86/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 301 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 302 [85/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 302 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 303 [84/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 303 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 304 [83/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 304 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 305 [82/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 305 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 306 [81/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 306 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 307 [80/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 307 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 308 [79/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 308 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 309 [78/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 309 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 310 [77/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 310 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 311 [76/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 311 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 312 [75/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 312 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 313 [74/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 313 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 314 [73/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 314 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 315 [72/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 315 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 316 [71/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 316 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 317 [70/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 317 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 318 [69/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 318 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 319 [68/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 319 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 320 [67/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 320 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 321 [66/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 321 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 322 [65/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 322 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 323 [64/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 323 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 324 [63/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 324 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 325 [62/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 325 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 326 [61/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 326 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 327 [60/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 327 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 328 [59/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 328 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 329 [58/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 329 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 330 [57/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 330 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 331 [56/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 331 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 332 [55/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 332 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 333 [54/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 333 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 334 [53/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 334 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 335 [52/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 335 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 336 [51/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 336 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 337 [50/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 337 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 338 [49/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 338 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 339 [48/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 339 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 340 [47/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 340 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 341 [46/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 341 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 342 [45/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 342 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 343 [44/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 343 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 344 [43/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 344 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 345 [42/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 345 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 346 [41/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 346 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 347 [40/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 347 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 348 [39/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 349 [38/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 349 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 350 [37/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 351 [36/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 351 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 352 [35/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 353 [34/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 353 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 354 [33/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 355 [32/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 355 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 356 [31/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 357 [30/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 357 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 358 [29/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 358 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 359 [28/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 359 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 360 [27/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 360 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.27>
ST_83 : Operation 361 [26/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 361 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.27>
ST_84 : Operation 362 [25/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 362 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.27>
ST_85 : Operation 363 [24/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 363 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.27>
ST_86 : Operation 364 [23/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 364 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.27>
ST_87 : Operation 365 [22/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 365 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.27>
ST_88 : Operation 366 [21/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 366 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.27>
ST_89 : Operation 367 [20/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 367 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.27>
ST_90 : Operation 368 [19/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 368 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.27>
ST_91 : Operation 369 [18/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 369 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.27>
ST_92 : Operation 370 [17/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 370 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.27>
ST_93 : Operation 371 [16/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 371 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.27>
ST_94 : Operation 372 [15/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 372 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.27>
ST_95 : Operation 373 [14/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 373 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.27>
ST_96 : Operation 374 [13/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 374 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.27>
ST_97 : Operation 375 [12/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 375 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.27>
ST_98 : Operation 376 [11/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.27>
ST_99 : Operation 377 [10/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 377 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.27>
ST_100 : Operation 378 [9/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.27>
ST_101 : Operation 379 [8/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 379 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.27>
ST_102 : Operation 380 [7/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.27>
ST_103 : Operation 381 [6/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 381 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.27>
ST_104 : Operation 382 [5/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 382 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.27>
ST_105 : Operation 383 [4/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.27>
ST_106 : Operation 384 [3/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 384 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.27>
ST_107 : Operation 385 [2/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 385 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.27>
ST_108 : Operation 386 [1/101] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i97 %tmp_20, %sext_ln139" [kernel.cpp:222]   --->   Operation 386 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln143_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 100> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %sdiv_ln1148, i32 96)" [kernel.cpp:223]   --->   Operation 387 'bitselect' 'tmp_37' <Predicate = (icmp_ln143_1)> <Delay = 0.00>

State 109 <SV = 108> <Delay = 4.46>
ST_109 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i97 %sdiv_ln1148 to i99" [kernel.cpp:222]   --->   Operation 388 'sext' 'sext_ln703_7' <Predicate = (icmp_ln143_1)> <Delay = 0.00>
ST_109 : Operation 389 [1/1] (3.13ns)   --->   "%icmp_ln935 = icmp eq i97 %sdiv_ln1148, 0" [kernel.cpp:223]   --->   Operation 389 'icmp' 'icmp_ln935' <Predicate = (icmp_ln143_1)> <Delay = 3.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 390 [1/1] (4.46ns)   --->   "%sub_ln939 = sub nsw i99 0, %sext_ln703_7" [kernel.cpp:223]   --->   Operation 390 'sub' 'sub_ln939' <Predicate = (icmp_ln143_1 & tmp_37)> <Delay = 4.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.45>
ST_110 : Operation 391 [1/1] (1.14ns)   --->   "%select_ln938 = select i1 %tmp_37, i99 %sub_ln939, i99 %sext_ln703_7" [kernel.cpp:223]   --->   Operation 391 'select' 'select_ln938' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 1.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 392 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i99.i32.i32(i99 %select_ln938, i32 35, i32 98)" [kernel.cpp:223]   --->   Operation 392 'partselect' 'p_Result_s' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_110 : Operation 393 [1/1] (4.06ns)   --->   "%tmp_5 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [kernel.cpp:223]   --->   Operation 393 'ctlz' 'tmp_5' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 4.06> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i64 %tmp_5 to i32" [kernel.cpp:223]   --->   Operation 394 'trunc' 'trunc_ln1074' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_110 : Operation 395 [1/1] (2.77ns)   --->   "%icmp_ln1075 = icmp eq i64 %p_Result_s, 0" [kernel.cpp:223]   --->   Operation 395 'icmp' 'icmp_ln1075' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln1081 = trunc i99 %select_ln938 to i35" [kernel.cpp:223]   --->   Operation 396 'trunc' 'trunc_ln1081' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_110 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i35.i29(i35 %trunc_ln1081, i29 -1)" [kernel.cpp:223]   --->   Operation 397 'bitconcatenate' 'p_Result_5' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_110 : Operation 398 [1/1] (4.06ns)   --->   "%tmp1 = call i64 @llvm.ctlz.i64(i64 %p_Result_5, i1 true) nounwind" [kernel.cpp:223]   --->   Operation 398 'ctlz' 'tmp1' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 4.06> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln1083 = trunc i64 %tmp1 to i32" [kernel.cpp:223]   --->   Operation 399 'trunc' 'trunc_ln1083' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_110 : Operation 400 [1/1] (2.55ns)   --->   "%add_ln1083 = add nsw i32 %trunc_ln1074, %trunc_ln1083" [kernel.cpp:223]   --->   Operation 400 'add' 'add_ln1083' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 401 [1/1] (0.69ns)   --->   "%select_ln1075 = select i1 %icmp_ln1075, i32 %add_ln1083, i32 %trunc_ln1074" [kernel.cpp:223]   --->   Operation 401 'select' 'select_ln1075' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %select_ln1075 to i8" [kernel.cpp:223]   --->   Operation 402 'trunc' 'trunc_ln943' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>

State 111 <SV = 110> <Delay = 8.55>
ST_111 : Operation 403 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 99, %select_ln1075" [kernel.cpp:223]   --->   Operation 403 'sub' 'sub_ln944' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 404 [1/1] (2.55ns)   --->   "%add_ln944 = add nsw i32 -24, %sub_ln944" [kernel.cpp:223]   --->   Operation 404 'add' 'add_ln944' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_38 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944, i32 1, i32 31)" [kernel.cpp:223]   --->   Operation 405 'partselect' 'tmp_38' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_111 : Operation 406 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_38, 0" [kernel.cpp:223]   --->   Operation 406 'icmp' 'icmp_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i7" [kernel.cpp:223]   --->   Operation 407 'trunc' 'trunc_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_111 : Operation 408 [1/1] (1.87ns)   --->   "%sub_ln947 = sub i7 -4, %trunc_ln947" [kernel.cpp:223]   --->   Operation 408 'sub' 'sub_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i7 %sub_ln947 to i99" [kernel.cpp:223]   --->   Operation 409 'zext' 'zext_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_111 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i99 -1, %zext_ln947" [kernel.cpp:223]   --->   Operation 410 'lshr' 'lshr_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%and_ln947_1 = and i99 %select_ln938, %lshr_ln947" [kernel.cpp:223]   --->   Operation 411 'and' 'and_ln947_1' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 412 [1/1] (3.15ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i99 %and_ln947_1, 0" [kernel.cpp:223]   --->   Operation 412 'icmp' 'icmp_ln947_1' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 3.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln947 = and i1 %icmp_ln947, %icmp_ln947_1" [kernel.cpp:223]   --->   Operation 413 'and' 'and_ln947' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944, i32 31)" [kernel.cpp:223]   --->   Operation 414 'bitselect' 'tmp_39' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_111 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_39, true" [kernel.cpp:223]   --->   Operation 415 'xor' 'xor_ln949' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i99.i32(i99 %select_ln938, i32 %add_ln944)" [kernel.cpp:223]   --->   Operation 416 'bitselect' 'p_Result_7' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_111 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [kernel.cpp:223]   --->   Operation 417 'and' 'and_ln949' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %and_ln947" [kernel.cpp:223]   --->   Operation 418 'or' 'or_ln949' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:223]   --->   Operation 419 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.97>
ST_111 : Operation 420 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp sgt i32 %add_ln944, 0" [kernel.cpp:223]   --->   Operation 420 'icmp' 'icmp_ln954' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.55>
ST_112 : Operation 421 [1/1] (2.55ns)   --->   "%add_ln954 = add nsw i32 -25, %sub_ln944" [kernel.cpp:223]   --->   Operation 421 'add' 'add_ln954' <Predicate = (icmp_ln143_1 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%zext_ln954 = zext i32 %add_ln954 to i99" [kernel.cpp:223]   --->   Operation 422 'zext' 'zext_ln954' <Predicate = (icmp_ln143_1 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%lshr_ln954 = lshr i99 %select_ln938, %zext_ln954" [kernel.cpp:223]   --->   Operation 423 'lshr' 'lshr_ln954' <Predicate = (icmp_ln143_1 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 424 [1/1] (2.55ns)   --->   "%sub_ln954 = sub i32 25, %sub_ln944" [kernel.cpp:223]   --->   Operation 424 'sub' 'sub_ln954' <Predicate = (icmp_ln143_1 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%zext_ln954_1 = zext i32 %sub_ln954 to i99" [kernel.cpp:223]   --->   Operation 425 'zext' 'zext_ln954_1' <Predicate = (icmp_ln143_1 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%shl_ln954 = shl i99 %select_ln938, %zext_ln954_1" [kernel.cpp:223]   --->   Operation 426 'shl' 'shl_ln954' <Predicate = (icmp_ln143_1 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%trunc_ln954 = trunc i99 %lshr_ln954 to i64" [kernel.cpp:223]   --->   Operation 427 'trunc' 'trunc_ln954' <Predicate = (icmp_ln143_1 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%trunc_ln954_1 = trunc i99 %shl_ln954 to i64" [kernel.cpp:223]   --->   Operation 428 'trunc' 'trunc_ln954_1' <Predicate = (icmp_ln143_1 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%select_ln954 = select i1 %icmp_ln954, i64 %trunc_ln954, i64 %trunc_ln954_1" [kernel.cpp:223]   --->   Operation 429 'select' 'select_ln954' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:223]   --->   Operation 430 'zext' 'zext_ln961' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 431 [1/1] (4.75ns) (out node of the LUT)   --->   "%add_ln961 = add i64 %select_ln954, %zext_ln961" [kernel.cpp:223]   --->   Operation 431 'add' 'add_ln961' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 432 [1/1] (0.00ns)   --->   "%lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln961, i32 1, i32 63)" [kernel.cpp:223]   --->   Operation 432 'partselect' 'lshr_ln' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln961, i32 25)" [kernel.cpp:223]   --->   Operation 433 'bitselect' 'tmp_40' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_112 : Operation 434 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_40, i8 127, i8 126" [kernel.cpp:223]   --->   Operation 434 'select' 'select_ln964' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.62>
ST_113 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @l_S_j_0_j2_l_S_k0_0_s)"   --->   Operation 435 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 436 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 294912, i64 294912, i64 294912)"   --->   Operation 436 'speclooptripcount' 'empty_61' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i11 %select_ln156_2 to i64" [kernel.cpp:156]   --->   Operation 437 'zext' 'zext_ln156' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 438 [1/1] (0.00ns)   --->   "%v83_addr = getelementptr [1536 x float]* %v83, i64 0, i64 %zext_ln156" [kernel.cpp:224]   --->   Operation 438 'getelementptr' 'v83_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [kernel.cpp:143]   --->   Operation 439 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [kernel.cpp:143]   --->   Operation 440 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [kernel.cpp:144]   --->   Operation 441 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 442 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)" [kernel.cpp:214]   --->   Operation 442 'specregionend' 'empty_62' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_113 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %lshr_ln to i64" [kernel.cpp:223]   --->   Operation 443 'zext' 'zext_ln962' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_113 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 60, %trunc_ln943" [kernel.cpp:223]   --->   Operation 444 'sub' 'sub_ln964' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 445 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [kernel.cpp:223]   --->   Operation 445 'add' 'add_ln964' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_37, i8 %add_ln964)" [kernel.cpp:223]   --->   Operation 446 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_113 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %zext_ln962, i9 %tmp_7, i32 23, i32 31)" [kernel.cpp:223]   --->   Operation 447 'partset' 'p_Result_8' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_113 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_8 to i32" [kernel.cpp:223]   --->   Operation 448 'trunc' 'trunc_ln738' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_113 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:223]   --->   Operation 449 'bitcast' 'bitcast_ln739' <Predicate = (icmp_ln143_1 & !icmp_ln935)> <Delay = 0.00>
ST_113 : Operation 450 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [kernel.cpp:223]   --->   Operation 450 'select' 'select_ln935' <Predicate = (icmp_ln143_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 451 [1/1] (3.25ns)   --->   "store float %select_ln935, float* %v83_addr, align 4" [kernel.cpp:224]   --->   Operation 451 'store' <Predicate = (icmp_ln143_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_113 : Operation 452 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 452 'br' <Predicate = (icmp_ln143_1)> <Delay = 0.00>

State 114 <SV = 3> <Delay = 0.00>
ST_114 : Operation 453 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp)" [kernel.cpp:226]   --->   Operation 453 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 454 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:227]   --->   Operation 454 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.62ns
The critical path consists of the following:
	wire read on port 'v82_V' (kernel.cpp:128) [14]  (0 ns)
	'mul' operation ('mul_ln1118', kernel.cpp:218) [21]  (8.62 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:218) [21]  (8.62 ns)

 <State 3>: 4.71ns
The critical path consists of the following:
	'phi' operation ('k0_0_0', kernel.cpp:143) with incoming values : ('add_ln143', kernel.cpp:143) [29]  (0 ns)
	'icmp' operation ('icmp_ln143', kernel.cpp:143) [37]  (1.55 ns)
	'select' operation ('select_ln156_1', kernel.cpp:156) [39]  (1.25 ns)
	'add' operation ('add_ln143', kernel.cpp:143) [179]  (1.92 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln156', kernel.cpp:156) [53]  (4.02 ns)
	'getelementptr' operation ('v81_0_addr', kernel.cpp:156) [55]  (0 ns)
	'load' operation ('v81_0_load', kernel.cpp:156) on array 'v81_0' [57]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v79_0_0_0_addr', kernel.cpp:198) [64]  (0 ns)
	'load' operation ('v79_0_0_0_load', kernel.cpp:198) on array 'v79_0_0_0' [65]  (3.25 ns)

 <State 6>: 7.42ns
The critical path consists of the following:
	'load' operation ('v79_0_0_0_load', kernel.cpp:198) on array 'v79_0_0_0' [65]  (3.25 ns)
	'mul' operation ('mul_ln728', kernel.cpp:203) [68]  (4.17 ns)

 <State 7>: 7.03ns
The critical path consists of the following:
	'add' operation ('add_ln703_3', kernel.cpp:211) [169]  (2.31 ns)
	'add' operation ('add_ln703_5', kernel.cpp:211) [173]  (2.34 ns)
	'add' operation ('add_ln703_6', kernel.cpp:211) [175]  (2.37 ns)

 <State 8>: 7.91ns
The critical path consists of the following:
	'select' operation ('select_ln156', kernel.cpp:156) [38]  (0 ns)
	'add' operation ('add_ln703_7', kernel.cpp:211) [177]  (2.63 ns)
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 69>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 70>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 71>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 72>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 73>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 74>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 75>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 76>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 77>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 78>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 79>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 80>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 81>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 82>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 83>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 84>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 85>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 86>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 87>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 88>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 89>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 90>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 91>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 92>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 93>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 94>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 95>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 96>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 97>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 98>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 99>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 100>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 101>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 102>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 103>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 104>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 105>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 106>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 107>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 108>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:222) [184]  (5.27 ns)

 <State 109>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln939', kernel.cpp:223) [188]  (4.46 ns)

 <State 110>: 8.46ns
The critical path consists of the following:
	'select' operation ('select_ln938', kernel.cpp:223) [189]  (1.14 ns)
	'ctlz' operation ('tmp_5', kernel.cpp:223) [191]  (4.06 ns)
	'add' operation ('add_ln1083', kernel.cpp:223) [198]  (2.55 ns)
	'select' operation ('select_ln1075', kernel.cpp:223) [199]  (0.698 ns)

 <State 111>: 8.56ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', kernel.cpp:223) [200]  (2.55 ns)
	'sub' operation ('sub_ln947', kernel.cpp:223) [205]  (1.87 ns)
	'lshr' operation ('lshr_ln947', kernel.cpp:223) [207]  (0 ns)
	'and' operation ('and_ln947_1', kernel.cpp:223) [208]  (0 ns)
	'icmp' operation ('icmp_ln947_1', kernel.cpp:223) [209]  (3.16 ns)
	'and' operation ('and_ln947', kernel.cpp:223) [210]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:223) [215]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 112>: 8.56ns
The critical path consists of the following:
	'add' operation ('add_ln954', kernel.cpp:223) [218]  (2.55 ns)
	'lshr' operation ('lshr_ln954', kernel.cpp:223) [220]  (0 ns)
	'select' operation ('select_ln954', kernel.cpp:223) [226]  (0 ns)
	'add' operation ('add_ln961', kernel.cpp:223) [228]  (4.76 ns)
	'select' operation ('select_ln964', kernel.cpp:223) [232]  (1.25 ns)

 <State 113>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', kernel.cpp:223) [234]  (0 ns)
	'add' operation ('add_ln964', kernel.cpp:223) [235]  (3.67 ns)
	'select' operation ('select_ln935', kernel.cpp:223) [240]  (0.698 ns)
	'store' operation ('store_ln224', kernel.cpp:224) of variable 'select_ln935', kernel.cpp:223 on array 'v83' [241]  (3.25 ns)

 <State 114>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
