Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Oct  9 22:28:43 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file instructionDecode_timing_summary_routed.rpt -pb instructionDecode_timing_summary_routed.pb -rpx instructionDecode_timing_summary_routed.rpx -warn_on_violation
| Design       : instructionDecode
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (596)
5. checking no_input_delay (38)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (596)
--------------------------------------------------
 There are 596 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  711          inf        0.000                      0                  711           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           711 Endpoints
Min Delay           711 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registerFile/mem_reg_r1_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD1[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.818ns  (logic 1.673ns (43.821%)  route 2.145ns (56.179%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r1_0_31_24_29/RAMC/CLK
    SLICE_X6Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     1.342 r  registerFile/mem_reg_r1_0_31_24_29/RAMC/O
                         net (fo=1, routed)           1.172     2.514    registerFile/RD10[28]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.331     2.845 r  registerFile/RD1[28]_INST_0/O
                         net (fo=0)                   0.973     3.818    RD1[28]
                                                                      r  RD1[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r2_0_31_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD2[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.757ns  (logic 1.678ns (44.667%)  route 2.079ns (55.333%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r2_0_31_18_23/RAMA/CLK
    SLICE_X2Y5           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     1.350 r  registerFile/mem_reg_r2_0_31_18_23/RAMA/O
                         net (fo=1, routed)           1.106     2.456    registerFile/RD20[18]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.784 r  registerFile/RD2[18]_INST_0/O
                         net (fo=0)                   0.973     3.757    RD2[18]
                                                                      r  RD2[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r1_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD1[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.749ns  (logic 1.673ns (44.629%)  route 2.076ns (55.371%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r1_0_31_18_23/RAMC/CLK
    SLICE_X2Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     1.342 r  registerFile/mem_reg_r1_0_31_18_23/RAMC/O
                         net (fo=1, routed)           1.103     2.445    registerFile/RD10[22]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.331     2.776 r  registerFile/RD1[22]_INST_0/O
                         net (fo=0)                   0.973     3.749    RD1[22]
                                                                      r  RD1[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD2[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.744ns  (logic 1.673ns (44.689%)  route 2.071ns (55.311%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32                       0.000     0.000 r  registerFile/mem_reg_r2_0_31_12_17/RAMC/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     1.342 r  registerFile/mem_reg_r2_0_31_12_17/RAMC/O
                         net (fo=1, routed)           1.098     2.440    registerFile/RD20[16]
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.331     2.771 r  registerFile/RD2[16]_INST_0/O
                         net (fo=0)                   0.973     3.744    RD2[16]
                                                                      r  RD2[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.744ns  (logic 1.673ns (44.689%)  route 2.071ns (55.311%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r2_0_31_0_5/RAMC/CLK
    SLICE_X2Y2           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     1.342 r  registerFile/mem_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.098     2.440    registerFile/RD20[4]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.331     2.771 r  registerFile/RD2[4]_INST_0/O
                         net (fo=0)                   0.973     3.744    RD2[4]
                                                                      r  RD2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 1.673ns (44.692%)  route 2.070ns (55.308%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r1_0_31_12_17/RAMC/CLK
    SLICE_X2Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     1.342 r  registerFile/mem_reg_r1_0_31_12_17/RAMC/O
                         net (fo=1, routed)           1.097     2.439    registerFile/RD10[16]
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.331     2.770 r  registerFile/RD1[16]_INST_0/O
                         net (fo=0)                   0.973     3.743    RD1[16]
                                                                      r  RD1[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r2_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD2[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 1.678ns (44.835%)  route 2.065ns (55.165%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r2_0_31_24_29/RAMA/CLK
    SLICE_X2Y4           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     1.350 r  registerFile/mem_reg_r2_0_31_24_29/RAMA/O
                         net (fo=1, routed)           1.092     2.442    registerFile/RD20[24]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.328     2.770 r  registerFile/RD2[24]_INST_0/O
                         net (fo=0)                   0.973     3.743    RD2[24]
                                                                      r  RD2[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r1_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD1[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 1.697ns (46.208%)  route 1.975ns (53.792%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r1_0_31_18_23/RAMB/CLK
    SLICE_X2Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     1.349 r  registerFile/mem_reg_r1_0_31_18_23/RAMB/O
                         net (fo=1, routed)           1.002     2.351    registerFile/RD10[20]
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.348     2.699 r  registerFile/RD1[20]_INST_0/O
                         net (fo=0)                   0.973     3.672    RD1[20]
                                                                      r  RD1[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 1.697ns (46.208%)  route 1.975ns (53.792%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r1_0_31_0_5/RAMB/CLK
    SLICE_X2Y3           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     1.349 r  registerFile/mem_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.002     2.351    registerFile/RD10[2]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.348     2.699 r  registerFile/RD1[2]_INST_0/O
                         net (fo=0)                   0.973     3.672    RD1[2]
                                                                      r  RD1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registerFile/mem_reg_r2_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            RD2[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 1.697ns (46.208%)  route 1.975ns (53.792%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           RAMD32                       0.000     0.000 r  registerFile/mem_reg_r2_0_31_18_23/RAMB/CLK
    SLICE_X2Y5           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     1.349 r  registerFile/mem_reg_r2_0_31_18_23/RAMB/O
                         net (fo=1, routed)           1.002     2.351    registerFile/RD20[20]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.348     2.699 r  registerFile/RD2[20]_INST_0/O
                         net (fo=0)                   0.973     3.672    RD2[20]
                                                                      r  RD2[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction[0]
                            (input port)
  Destination:            ImmOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[0] (IN)
                         net (fo=1, unset)            0.410     0.410    Instruction[0]
                                                                      r  ImmOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[10]
                            (input port)
  Destination:            ImmOut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[10] (IN)
                         net (fo=-1, unset)           0.410     0.410    Instruction[10]
                                                                      r  ImmOut[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[11]
                            (input port)
  Destination:            ImmOut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[11] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[11]
                                                                      r  ImmOut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[12]
                            (input port)
  Destination:            ImmOut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[12] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[12]
                                                                      r  ImmOut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[13]
                            (input port)
  Destination:            ImmOut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[13] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[13]
                                                                      r  ImmOut[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[14]
                            (input port)
  Destination:            ImmOut[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[14] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[14]
                                                                      r  ImmOut[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[15]
                            (input port)
  Destination:            ImmOut[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[15] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[15]
                                                                      r  ImmOut[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[15]
                            (input port)
  Destination:            ImmOut[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[15] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[15]
                                                                      r  ImmOut[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[15]
                            (input port)
  Destination:            ImmOut[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[15] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[15]
                                                                      r  ImmOut[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction[15]
                            (input port)
  Destination:            ImmOut[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Instruction[15] (IN)
                         net (fo=0)                   0.410     0.410    Instruction[15]
                                                                      r  ImmOut[18] (OUT)
  -------------------------------------------------------------------    -------------------





