ARM GAS  /tmp/cc5SPtY9.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_nor.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NOR_MspInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_NOR_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_NOR_MspInit:
  27              	.LVL0:
  28              	.LFB134:
  29              		.file 1 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c"
   1:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
   2:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ******************************************************************************
   3:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @file    stm32f4xx_hal_nor.c
   4:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @author  MCD Application Team
   5:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief   NOR HAL module driver.
   6:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          This file provides a generic firmware to drive NOR memories mounted 
   7:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          as external device.
   8:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *         
   9:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   @verbatim
  10:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
  11:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****                      ##### How to use this driver #####
  12:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================       
  13:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     [..]
  14:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       This driver is a generic layered driver which contains a set of APIs used to 
  15:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       control NOR flash memories. It uses the FMC/FSMC layer functions to interface 
  16:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       with NOR devices. This driver is used as follows:
  17:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
  18:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) NOR flash memory configuration sequence using the function HAL_NOR_Init() 
  19:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           with control and timing parameters for both normal and extended mode.
  20:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****             
  21:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) Read NOR flash memory manufacturer code and device IDs using the function
  22:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_Read_ID(). The read information is stored in the NOR_ID_TypeDef 
  23:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           structure declared by the function caller. 
  24:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         
  25:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) Access NOR flash memory by read/write data unit operations using the functions
  26:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_Read(), HAL_NOR_Program().
  27:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         
  28:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) Perform NOR flash erase block/chip operations using the functions 
  29:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_Erase_Block() and HAL_NOR_Erase_Chip().
ARM GAS  /tmp/cc5SPtY9.s 			page 2


  30:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         
  31:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) Read the NOR flash CFI (common flash interface) IDs using the function
  32:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_Read_CFI(). The read information is stored in the NOR_CFI_TypeDef
  33:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           structure declared by the function caller.
  34:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         
  35:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) You can also control the NOR device by calling the control APIs HAL_NOR_WriteOperation_En
  36:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_WriteOperation_Disable() to respectively enable/disable the NOR write operation  
  37:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****        
  38:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) You can monitor the NOR device HAL state by calling the function
  39:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****           HAL_NOR_GetState() 
  40:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     [..]
  41:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      (@) This driver is a set of generic APIs which handle standard NOR flash operations.
  42:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****          If a NOR flash device contains different operations and/or implementations, 
  43:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****          it should be implemented separately.
  44:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  45:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      *** NOR HAL driver macros list ***
  46:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      ============================================= 
  47:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      [..]
  48:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****        Below the list of most used macros in NOR HAL driver.
  49:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****        
  50:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       (+) NOR_WRITE : NOR memory write data to specified address
  51:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  52:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     *** Callback registration ***
  53:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     =============================================
  54:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     [..]
  55:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       The compilation define  USE_HAL_NOR_REGISTER_CALLBACKS when set to 1
  56:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       allows the user to configure dynamically the driver callbacks.
  57:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  58:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       Use Functions @ref HAL_NOR_RegisterCallback() to register a user callback,
  59:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       it allows to register following callbacks:
  60:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         (+) MspInitCallback    : NOR MspInit.
  61:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         (+) MspDeInitCallback  : NOR MspDeInit.
  62:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       This function takes as parameters the HAL peripheral handle, the Callback ID
  63:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       and a pointer to the user callback function.
  64:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  65:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       Use function @ref HAL_NOR_UnRegisterCallback() to reset a callback to the default
  66:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       weak (surcharged) function. It allows to reset following callbacks:
  67:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         (+) MspInitCallback    : NOR MspInit.
  68:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         (+) MspDeInitCallback  : NOR MspDeInit.
  69:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       This function) takes as parameters the HAL peripheral handle and the Callback ID.
  70:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  71:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       By default, after the @ref HAL_NOR_Init and if the state is HAL_NOR_STATE_RESET
  72:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       all callbacks are reset to the corresponding legacy weak (surcharged) functions.
  73:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       Exception done for MspInit and MspDeInit callbacks that are respectively
  74:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       reset to the legacy weak (surcharged) functions in the @ref HAL_NOR_Init
  75:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       and @ref  HAL_NOR_DeInit only when these callbacks are null (not registered beforehand).
  76:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       If not, MspInit or MspDeInit are not null, the @ref HAL_NOR_Init and @ref HAL_NOR_DeInit
  77:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
  78:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  79:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       Callbacks can be registered/unregistered in READY state only.
  80:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
  81:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
  82:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       during the Init/DeInit.
  83:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       In that case first register the MspInit/MspDeInit user callbacks
  84:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       using @ref HAL_NOR_RegisterCallback before calling @ref HAL_NOR_DeInit
  85:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       or @ref HAL_NOR_Init function.
  86:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
ARM GAS  /tmp/cc5SPtY9.s 			page 3


  87:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       When The compilation define USE_HAL_NOR_REGISTER_CALLBACKS is set to 0 or
  88:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       not defined, the callback registering feature is not available
  89:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       and weak (surcharged) callbacks are used.
  90:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  91:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   @endverbatim
  92:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ******************************************************************************
  93:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @attention
  94:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *
  95:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  96:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * All rights reserved.</center></h2>
  97:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *
  98:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  99:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * the "License"; You may not use this file except in compliance with the
 100:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * License. You may obtain a copy of the License at:
 101:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                        opensource.org/licenses/BSD-3-Clause
 102:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *
 103:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ******************************************************************************
 104:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */ 
 105:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 106:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Includes ------------------------------------------------------------------*/
 107:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #include "stm32f4xx_hal.h"
 108:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 109:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @addtogroup STM32F4xx_HAL_Driver
 110:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 111:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 112:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 113:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR NOR
 114:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief NOR driver modules
 115:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 116:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 117:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #ifdef HAL_NOR_MODULE_ENABLED
 118:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||
 119:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||
 120:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
 121:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
 122:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Private typedef -----------------------------------------------------------*/
 123:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Private define ------------------------------------------------------------*/
 124:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       
 125:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Private_Defines NOR Private Defines
 126:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 127:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 128:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Constants to define address to set to write a command */
 130:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST                 (uint16_t)0x0555
 131:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST_CFI             (uint16_t)0x0055
 132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_SECOND                (uint16_t)0x02AA
 133:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_THIRD                 (uint16_t)0x0555
 134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FOURTH                (uint16_t)0x0555
 135:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIFTH                 (uint16_t)0x02AA
 136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_SIXTH                 (uint16_t)0x0555
 137:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 138:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Constants to define data to program a command */
 139:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_READ_RESET               (uint16_t)0x00F0
 140:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_FIRST                    (uint16_t)0x00AA
 141:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_SECOND                   (uint16_t)0x0055
 142:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_AUTO_SELECT              (uint16_t)0x0090
 143:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_PROGRAM                  (uint16_t)0x00A0
ARM GAS  /tmp/cc5SPtY9.s 			page 4


 144:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD   (uint16_t)0x0080
 145:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH  (uint16_t)0x00AA
 146:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH   (uint16_t)0x0055
 147:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_ERASE               (uint16_t)0x0010
 148:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_CFI                      (uint16_t)0x0098
 149:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 150:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_BUFFER_AND_PROG          (uint8_t)0x25
 151:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM  (uint8_t)0x29
 152:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_CMD_DATA_BLOCK_ERASE              (uint8_t)0x30
 153:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 154:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Mask on NOR STATUS REGISTER */
 155:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ5                   (uint16_t)0x0020
 156:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ6                   (uint16_t)0x0040
 157:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 158:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 159:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @}
 160:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       
 162:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Private macro -------------------------------------------------------------*/
 163:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Private variables ---------------------------------------------------------*/
 164:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Private_Variables NOR Private Variables
 165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 166:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 167:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 168:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** static uint32_t uwNORMemoryDataWidth  = NOR_MEMORY_8B;
 169:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 170:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 171:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @}
 172:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 173:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 174:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Private functions ---------------------------------------------------------*/
 175:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /* Exported functions --------------------------------------------------------*/
 176:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions NOR Exported Functions
 177:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 178:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 179:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 180:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions 
 181:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief    Initialization and Configuration functions 
 182:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *
 183:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   @verbatim    
 184:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
 185:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****            ##### NOR Initialization and de_initialization functions #####
 186:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
 187:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   [..]  
 188:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     This section provides functions allowing to initialize/de-initialize
 189:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     the NOR memory
 190:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 191:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @endverbatim
 192:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 193:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 194:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 195:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 196:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Perform the NOR memory Initialization sequence
 197:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 198:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 199:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Timing pointer to NOR control timing structure 
 200:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  ExtTiming pointer to NOR extended mode timing structure    
ARM GAS  /tmp/cc5SPtY9.s 			page 5


 201:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 202:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 203:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORS
 204:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 205:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR handle parameter */
 206:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor == NULL)
 207:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 208:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_ERROR;
 209:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 210:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_RESET)
 212:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 213:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Allocate lock resource and initialize it */
 214:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     hnor->Lock = HAL_UNLOCKED;
 215:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 216:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 217:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if(hnor->MspInitCallback == NULL)
 218:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
 219:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       hnor->MspInitCallback = HAL_NOR_MspInit;
 220:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 221:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 222:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Init the low level hardware */
 223:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     hnor->MspInitCallback(hnor);
 224:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #else
 225:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Initialize the low level hardware (MSP) */
 226:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     HAL_NOR_MspInit(hnor);
 227:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 228:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 229:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 230:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Initialize NOR control Interface */
 231:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 232:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 233:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Initialize NOR timing Interface */
 234:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 235:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 236:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Initialize NOR extended mode timing Interface */
 237:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.Extende
 238:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 239:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Enable the NORSRAM device */
 240:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 241:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 242:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Initialize NOR Memory Data Width*/
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 244:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 245:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     uwNORMemoryDataWidth = NOR_MEMORY_8B;
 246:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 247:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else
 248:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 249:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     uwNORMemoryDataWidth = NOR_MEMORY_16B;
 250:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 251:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 252:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 253:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY; 
 254:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 255:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 256:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 257:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
ARM GAS  /tmp/cc5SPtY9.s 			page 6


 258:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 259:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Perform NOR memory De-Initialization sequence
 260:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 261:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 262:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 263:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 264:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
 265:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 266:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 267:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->MspDeInitCallback == NULL)
 268:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 269:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     hnor->MspDeInitCallback = HAL_NOR_MspDeInit;
 270:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 271:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 272:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* DeInit the low level hardware */
 273:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->MspDeInitCallback(hnor);
 274:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #else
 275:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* De-Initialize the low level hardware (MSP) */
 276:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_NOR_MspDeInit(hnor);
 277:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 278:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 279:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Configure the NOR registers with their reset values */
 280:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 281:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 282:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 283:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_RESET;
 284:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 285:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Release Lock */
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 287:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 288:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 289:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 290:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 291:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 292:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  NOR MSP Init
 293:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 294:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 295:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval None
 296:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 297:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** __weak void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor)
 298:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
  30              		.loc 1 298 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 299:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 300:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   UNUSED(hnor);
  35              		.loc 1 300 3 view .LVU1
 301:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 302:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****             the HAL_NOR_MspInit could be implemented in the user file
 303:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****    */ 
 304:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
  36              		.loc 1 304 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE134:
ARM GAS  /tmp/cc5SPtY9.s 			page 7


  41              		.section	.text.HAL_NOR_Init,"ax",%progbits
  42              		.align	1
  43              		.global	HAL_NOR_Init
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_NOR_Init:
  50              	.LVL1:
  51              	.LFB132:
 204:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR handle parameter */
  52              		.loc 1 204 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 206:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
  56              		.loc 1 206 3 view .LVU4
 206:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
  57              		.loc 1 206 5 is_stmt 0 view .LVU5
  58 0000 88B3     		cbz	r0, .L7
 204:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR handle parameter */
  59              		.loc 1 204 1 view .LVU6
  60 0002 70B5     		push	{r4, r5, r6, lr}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 16
  63              		.cfi_offset 4, -16
  64              		.cfi_offset 5, -12
  65              		.cfi_offset 6, -8
  66              		.cfi_offset 14, -4
  67 0004 0E46     		mov	r6, r1
  68 0006 1546     		mov	r5, r2
  69 0008 0446     		mov	r4, r0
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
  70              		.loc 1 211 3 is_stmt 1 view .LVU7
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
  71              		.loc 1 211 10 is_stmt 0 view .LVU8
  72 000a 90F84930 		ldrb	r3, [r0, #73]	@ zero_extendqisi2
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
  73              		.loc 1 211 5 view .LVU9
  74 000e 0BB3     		cbz	r3, .L12
  75              	.LVL2:
  76              	.L4:
 231:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  77              		.loc 1 231 3 is_stmt 1 view .LVU10
  78 0010 2146     		mov	r1, r4
  79 0012 51F8080B 		ldr	r0, [r1], #8
  80 0016 FFF7FEFF 		bl	FSMC_NORSRAM_Init
  81              	.LVL3:
 234:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  82              		.loc 1 234 3 view .LVU11
  83 001a A268     		ldr	r2, [r4, #8]
  84 001c 3146     		mov	r1, r6
  85 001e 2068     		ldr	r0, [r4]
  86 0020 FFF7FEFF 		bl	FSMC_NORSRAM_Timing_Init
  87              	.LVL4:
 237:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  88              		.loc 1 237 3 view .LVU12
ARM GAS  /tmp/cc5SPtY9.s 			page 8


  89 0024 236B     		ldr	r3, [r4, #48]
  90 0026 A268     		ldr	r2, [r4, #8]
  91 0028 2946     		mov	r1, r5
  92 002a 6068     		ldr	r0, [r4, #4]
  93 002c FFF7FEFF 		bl	FSMC_NORSRAM_Extended_Timing_Init
  94              	.LVL5:
 240:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
  95              		.loc 1 240 3 view .LVU13
  96 0030 2268     		ldr	r2, [r4]
  97 0032 A168     		ldr	r1, [r4, #8]
  98 0034 52F82130 		ldr	r3, [r2, r1, lsl #2]
  99 0038 43F00103 		orr	r3, r3, #1
 100 003c 42F82130 		str	r3, [r2, r1, lsl #2]
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 101              		.loc 1 243 3 view .LVU14
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 102              		.loc 1 243 17 is_stmt 0 view .LVU15
 103 0040 6369     		ldr	r3, [r4, #20]
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 104              		.loc 1 243 6 view .LVU16
 105 0042 63B9     		cbnz	r3, .L5
 245:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 106              		.loc 1 245 5 is_stmt 1 view .LVU17
 245:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 107              		.loc 1 245 26 is_stmt 0 view .LVU18
 108 0044 094B     		ldr	r3, .L13
 109 0046 0022     		movs	r2, #0
 110 0048 1A60     		str	r2, [r3]
 111              	.L6:
 253:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 112              		.loc 1 253 3 is_stmt 1 view .LVU19
 253:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 113              		.loc 1 253 15 is_stmt 0 view .LVU20
 114 004a 0123     		movs	r3, #1
 115 004c 84F84930 		strb	r3, [r4, #73]
 255:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 116              		.loc 1 255 3 is_stmt 1 view .LVU21
 255:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 117              		.loc 1 255 10 is_stmt 0 view .LVU22
 118 0050 0020     		movs	r0, #0
 256:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 119              		.loc 1 256 1 view .LVU23
 120 0052 70BD     		pop	{r4, r5, r6, pc}
 121              	.LVL6:
 122              	.L12:
 214:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 123              		.loc 1 214 5 is_stmt 1 view .LVU24
 214:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 124              		.loc 1 214 16 is_stmt 0 view .LVU25
 125 0054 80F84830 		strb	r3, [r0, #72]
 226:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 126              		.loc 1 226 5 is_stmt 1 view .LVU26
 127 0058 FFF7FEFF 		bl	HAL_NOR_MspInit
 128              	.LVL7:
 226:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 129              		.loc 1 226 5 is_stmt 0 view .LVU27
 130 005c D8E7     		b	.L4
ARM GAS  /tmp/cc5SPtY9.s 			page 9


 131              	.L5:
 249:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 132              		.loc 1 249 5 is_stmt 1 view .LVU28
 249:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 133              		.loc 1 249 26 is_stmt 0 view .LVU29
 134 005e 034B     		ldr	r3, .L13
 135 0060 0122     		movs	r2, #1
 136 0062 1A60     		str	r2, [r3]
 137 0064 F1E7     		b	.L6
 138              	.LVL8:
 139              	.L7:
 140              	.LCFI1:
 141              		.cfi_def_cfa_offset 0
 142              		.cfi_restore 4
 143              		.cfi_restore 5
 144              		.cfi_restore 6
 145              		.cfi_restore 14
 208:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 146              		.loc 1 208 13 view .LVU30
 147 0066 0120     		movs	r0, #1
 148              	.LVL9:
 256:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 149              		.loc 1 256 1 view .LVU31
 150 0068 7047     		bx	lr
 151              	.L14:
 152 006a 00BF     		.align	2
 153              	.L13:
 154 006c 00000000 		.word	.LANCHOR0
 155              		.cfi_endproc
 156              	.LFE132:
 158              		.section	.text.HAL_NOR_MspDeInit,"ax",%progbits
 159              		.align	1
 160              		.weak	HAL_NOR_MspDeInit
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv4-sp-d16
 166              	HAL_NOR_MspDeInit:
 167              	.LVL10:
 168              	.LFB135:
 305:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 306:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 307:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  NOR MSP DeInit
 308:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 309:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 310:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval None
 311:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 312:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** __weak void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor)
 313:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 169              		.loc 1 313 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 314:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 315:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   UNUSED(hnor);
 174              		.loc 1 315 3 view .LVU33
ARM GAS  /tmp/cc5SPtY9.s 			page 10


 316:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 317:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****             the HAL_NOR_MspDeInit could be implemented in the user file
 318:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****    */ 
 319:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 175              		.loc 1 319 1 is_stmt 0 view .LVU34
 176 0000 7047     		bx	lr
 177              		.cfi_endproc
 178              	.LFE135:
 180              		.section	.text.HAL_NOR_DeInit,"ax",%progbits
 181              		.align	1
 182              		.global	HAL_NOR_DeInit
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	HAL_NOR_DeInit:
 189              	.LVL11:
 190              	.LFB133:
 265:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 191              		.loc 1 265 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 265:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 195              		.loc 1 265 1 is_stmt 0 view .LVU36
 196 0000 10B5     		push	{r4, lr}
 197              	.LCFI2:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 4, -8
 200              		.cfi_offset 14, -4
 201 0002 0446     		mov	r4, r0
 276:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 202              		.loc 1 276 3 is_stmt 1 view .LVU37
 203 0004 FFF7FEFF 		bl	HAL_NOR_MspDeInit
 204              	.LVL12:
 280:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 205              		.loc 1 280 3 view .LVU38
 206 0008 A268     		ldr	r2, [r4, #8]
 207 000a 6168     		ldr	r1, [r4, #4]
 208 000c 2068     		ldr	r0, [r4]
 209 000e FFF7FEFF 		bl	FSMC_NORSRAM_DeInit
 210              	.LVL13:
 283:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 211              		.loc 1 283 3 view .LVU39
 283:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 212              		.loc 1 283 15 is_stmt 0 view .LVU40
 213 0012 0020     		movs	r0, #0
 214 0014 84F84900 		strb	r0, [r4, #73]
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 215              		.loc 1 286 3 is_stmt 1 view .LVU41
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 216              		.loc 1 286 3 view .LVU42
 217 0018 84F84800 		strb	r0, [r4, #72]
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 218              		.loc 1 286 3 view .LVU43
 288:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 219              		.loc 1 288 3 view .LVU44
ARM GAS  /tmp/cc5SPtY9.s 			page 11


 289:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 220              		.loc 1 289 1 is_stmt 0 view .LVU45
 221 001c 10BD     		pop	{r4, pc}
 289:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 222              		.loc 1 289 1 view .LVU46
 223              		.cfi_endproc
 224              	.LFE133:
 226              		.section	.text.HAL_NOR_MspWait,"ax",%progbits
 227              		.align	1
 228              		.weak	HAL_NOR_MspWait
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	HAL_NOR_MspWait:
 235              	.LVL14:
 236              	.LFB136:
 320:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 321:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 322:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  NOR MSP Wait for Ready/Busy signal
 323:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 324:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 325:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Timeout Maximum timeout value
 326:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval None
 327:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 328:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** __weak void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
 329:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 237              		.loc 1 329 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 330:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 331:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   UNUSED(hnor);
 242              		.loc 1 331 3 view .LVU48
 332:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   UNUSED(Timeout);
 243              		.loc 1 332 3 view .LVU49
 333:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 334:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 335:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****             the HAL_NOR_MspWait could be implemented in the user file
 336:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****    */ 
 337:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 244              		.loc 1 337 1 is_stmt 0 view .LVU50
 245 0000 7047     		bx	lr
 246              		.cfi_endproc
 247              	.LFE136:
 249              		.section	.text.HAL_NOR_Read_ID,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_NOR_Read_ID
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	HAL_NOR_Read_ID:
 258              	.LVL15:
 259              	.LFB137:
 338:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
ARM GAS  /tmp/cc5SPtY9.s 			page 12


 339:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 340:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @}
 341:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 342:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 343:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group2 Input and Output functions 
 344:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief    Input Output and memory control functions 
 345:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *
 346:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   @verbatim    
 347:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
 348:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****                 ##### NOR Input and Output functions #####
 349:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
 350:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   [..]  
 351:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     This section provides functions allowing to use and control the NOR memory
 352:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 353:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @endverbatim
 354:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
 355:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 356:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 357:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 358:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Read NOR flash IDs
 359:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 360:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 361:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pNOR_ID  pointer to NOR ID structure
 362:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 363:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 364:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
 365:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 260              		.loc 1 365 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 366:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 265              		.loc 1 366 3 view .LVU52
 367:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 368:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 369:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 266              		.loc 1 369 3 view .LVU53
 267              		.loc 1 369 3 view .LVU54
 268 0000 90F84820 		ldrb	r2, [r0, #72]	@ zero_extendqisi2
 269 0004 012A     		cmp	r2, #1
 270 0006 55D0     		beq	.L32
 271 0008 0346     		mov	r3, r0
 272              		.loc 1 369 3 discriminator 2 view .LVU55
 273 000a 0122     		movs	r2, #1
 274 000c 80F84820 		strb	r2, [r0, #72]
 275              		.loc 1 369 3 discriminator 2 view .LVU56
 370:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 371:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 372:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 276              		.loc 1 372 3 discriminator 2 view .LVU57
 277              		.loc 1 372 10 is_stmt 0 discriminator 2 view .LVU58
 278 0010 90F84900 		ldrb	r0, [r0, #73]	@ zero_extendqisi2
 279              	.LVL16:
 280              		.loc 1 372 10 discriminator 2 view .LVU59
 281 0014 C0B2     		uxtb	r0, r0
 282              		.loc 1 372 5 discriminator 2 view .LVU60
ARM GAS  /tmp/cc5SPtY9.s 			page 13


 283 0016 0228     		cmp	r0, #2
 284 0018 4ED0     		beq	.L37
 365:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 285              		.loc 1 365 1 view .LVU61
 286 001a 70B4     		push	{r4, r5, r6}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 12
 289              		.cfi_offset 4, -12
 290              		.cfi_offset 5, -8
 291              		.cfi_offset 6, -4
 373:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 374:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 375:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 376:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 377:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 378:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 292              		.loc 1 378 3 is_stmt 1 view .LVU62
 293              		.loc 1 378 17 is_stmt 0 view .LVU63
 294 001c 9A68     		ldr	r2, [r3, #8]
 295              		.loc 1 378 6 view .LVU64
 296 001e 4AB1     		cbz	r2, .L33
 379:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 380:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 381:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 382:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 297              		.loc 1 382 8 is_stmt 1 view .LVU65
 298              		.loc 1 382 11 is_stmt 0 view .LVU66
 299 0020 022A     		cmp	r2, #2
 300 0022 37D0     		beq	.L34
 383:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 384:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 385:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 386:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 301              		.loc 1 386 8 is_stmt 1 view .LVU67
 302              		.loc 1 386 11 is_stmt 0 view .LVU68
 303 0024 042A     		cmp	r2, #4
 304 0026 02D0     		beq	.L40
 387:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 388:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 389:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 390:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 391:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 392:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 305              		.loc 1 392 19 view .LVU69
 306 0028 4FF0D842 		mov	r2, #1811939328
 307 002c 04E0     		b	.L21
 308              	.L40:
 388:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 309              		.loc 1 388 19 view .LVU70
 310 002e 4FF0D042 		mov	r2, #1744830464
 311 0032 01E0     		b	.L21
 312              	.L33:
 380:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 313              		.loc 1 380 19 view .LVU71
 314 0034 4FF0C042 		mov	r2, #1610612736
 315              	.L21:
 316              	.LVL17:
ARM GAS  /tmp/cc5SPtY9.s 			page 14


 393:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }  
 394:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 395:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 396:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 317              		.loc 1 396 3 is_stmt 1 view .LVU72
 318              		.loc 1 396 15 is_stmt 0 view .LVU73
 319 0038 0220     		movs	r0, #2
 320 003a 83F84900 		strb	r0, [r3, #73]
 397:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 398:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send read ID command */
 399:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 321              		.loc 1 399 3 is_stmt 1 view .LVU74
 322 003e 1F48     		ldr	r0, .L46
 323 0040 0068     		ldr	r0, [r0]
 324 0042 0128     		cmp	r0, #1
 325 0044 29D0     		beq	.L41
 326              		.loc 1 399 3 is_stmt 0 discriminator 2 view .LVU75
 327 0046 02F25554 		addw	r4, r2, #1365
 328              	.L23:
 329              		.loc 1 399 3 discriminator 4 view .LVU76
 330 004a 2546     		mov	r5, r4
 331 004c AA26     		movs	r6, #170
 332 004e 2680     		strh	r6, [r4]	@ movhi
 400:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 333              		.loc 1 400 3 is_stmt 1 discriminator 4 view .LVU77
 334 0050 0128     		cmp	r0, #1
 335 0052 25D0     		beq	.L42
 336              		.loc 1 400 3 is_stmt 0 discriminator 2 view .LVU78
 337 0054 02F2AA24 		addw	r4, r2, #682
 338              	.L25:
 339              		.loc 1 400 3 discriminator 4 view .LVU79
 340 0058 5526     		movs	r6, #85
 341 005a 2680     		strh	r6, [r4]	@ movhi
 401:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 342              		.loc 1 401 3 is_stmt 1 discriminator 4 view .LVU80
 343 005c 9024     		movs	r4, #144
 344 005e 2C80     		strh	r4, [r5]	@ movhi
 402:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 403:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Read the NOR IDs */
 404:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 345              		.loc 1 404 3 discriminator 4 view .LVU81
 346              		.loc 1 404 32 is_stmt 0 discriminator 4 view .LVU82
 347 0060 1488     		ldrh	r4, [r2]
 348              		.loc 1 404 30 discriminator 4 view .LVU83
 349 0062 0C80     		strh	r4, [r1]	@ movhi
 405:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 350              		.loc 1 405 3 is_stmt 1 discriminator 4 view .LVU84
 351              		.loc 1 405 33 is_stmt 0 discriminator 4 view .LVU85
 352 0064 0128     		cmp	r0, #1
 353 0066 1ED0     		beq	.L43
 354              		.loc 1 405 33 discriminator 2 view .LVU86
 355 0068 541C     		adds	r4, r2, #1
 356              	.L27:
 357              		.loc 1 405 32 discriminator 4 view .LVU87
 358 006a 2488     		ldrh	r4, [r4]
 359              		.loc 1 405 30 discriminator 4 view .LVU88
 360 006c 4C80     		strh	r4, [r1, #2]	@ movhi
ARM GAS  /tmp/cc5SPtY9.s 			page 15


 406:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 361              		.loc 1 406 3 is_stmt 1 discriminator 4 view .LVU89
 362              		.loc 1 406 33 is_stmt 0 discriminator 4 view .LVU90
 363 006e 0128     		cmp	r0, #1
 364 0070 1BD0     		beq	.L44
 365              		.loc 1 406 33 discriminator 2 view .LVU91
 366 0072 02F10E04 		add	r4, r2, #14
 367              	.L29:
 368              		.loc 1 406 32 discriminator 4 view .LVU92
 369 0076 2488     		ldrh	r4, [r4]
 370              		.loc 1 406 30 discriminator 4 view .LVU93
 371 0078 8C80     		strh	r4, [r1, #4]	@ movhi
 407:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 372              		.loc 1 407 3 is_stmt 1 discriminator 4 view .LVU94
 373              		.loc 1 407 33 is_stmt 0 discriminator 4 view .LVU95
 374 007a 0128     		cmp	r0, #1
 375 007c 18D0     		beq	.L45
 376              		.loc 1 407 33 discriminator 2 view .LVU96
 377 007e 0F32     		adds	r2, r2, #15
 378              	.LVL18:
 379              	.L31:
 380              		.loc 1 407 32 discriminator 4 view .LVU97
 381 0080 1288     		ldrh	r2, [r2]
 382              		.loc 1 407 30 discriminator 4 view .LVU98
 383 0082 CA80     		strh	r2, [r1, #6]	@ movhi
 408:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 409:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 410:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 384              		.loc 1 410 3 is_stmt 1 discriminator 4 view .LVU99
 385              		.loc 1 410 15 is_stmt 0 discriminator 4 view .LVU100
 386 0084 0122     		movs	r2, #1
 387 0086 83F84920 		strb	r2, [r3, #73]
 411:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 412:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 413:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);   
 388              		.loc 1 413 3 is_stmt 1 discriminator 4 view .LVU101
 389              		.loc 1 413 3 discriminator 4 view .LVU102
 390 008a 0020     		movs	r0, #0
 391 008c 83F84800 		strb	r0, [r3, #72]
 392              		.loc 1 413 3 discriminator 4 view .LVU103
 414:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 415:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 393              		.loc 1 415 3 discriminator 4 view .LVU104
 416:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 394              		.loc 1 416 1 is_stmt 0 discriminator 4 view .LVU105
 395 0090 70BC     		pop	{r4, r5, r6}
 396              	.LCFI4:
 397              		.cfi_remember_state
 398              		.cfi_restore 6
 399              		.cfi_restore 5
 400              		.cfi_restore 4
 401              		.cfi_def_cfa_offset 0
 402 0092 7047     		bx	lr
 403              	.LVL19:
 404              	.L34:
 405              	.LCFI5:
 406              		.cfi_restore_state
ARM GAS  /tmp/cc5SPtY9.s 			page 16


 384:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 407              		.loc 1 384 19 view .LVU106
 408 0094 4FF0C842 		mov	r2, #1677721600
 409 0098 CEE7     		b	.L21
 410              	.LVL20:
 411              	.L41:
 399:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 412              		.loc 1 399 3 discriminator 1 view .LVU107
 413 009a 02F6AA24 		addw	r4, r2, #2730
 414 009e D4E7     		b	.L23
 415              	.L42:
 400:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 416              		.loc 1 400 3 discriminator 1 view .LVU108
 417 00a0 02F25454 		addw	r4, r2, #1364
 418 00a4 D8E7     		b	.L25
 419              	.L43:
 405:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 420              		.loc 1 405 33 discriminator 1 view .LVU109
 421 00a6 941C     		adds	r4, r2, #2
 422 00a8 DFE7     		b	.L27
 423              	.L44:
 406:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidt
 424              		.loc 1 406 33 discriminator 1 view .LVU110
 425 00aa 02F11C04 		add	r4, r2, #28
 426 00ae E2E7     		b	.L29
 427              	.L45:
 407:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 428              		.loc 1 407 33 discriminator 1 view .LVU111
 429 00b0 1E32     		adds	r2, r2, #30
 430              	.LVL21:
 407:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 431              		.loc 1 407 33 discriminator 1 view .LVU112
 432 00b2 E5E7     		b	.L31
 433              	.LVL22:
 434              	.L32:
 435              	.LCFI6:
 436              		.cfi_def_cfa_offset 0
 437              		.cfi_restore 4
 438              		.cfi_restore 5
 439              		.cfi_restore 6
 369:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 440              		.loc 1 369 3 view .LVU113
 441 00b4 0220     		movs	r0, #2
 442              	.LVL23:
 369:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 443              		.loc 1 369 3 view .LVU114
 444 00b6 7047     		bx	lr
 445              	.LVL24:
 446              	.L37:
 447              		.loc 1 416 1 view .LVU115
 448 00b8 7047     		bx	lr
 449              	.L47:
 450 00ba 00BF     		.align	2
 451              	.L46:
 452 00bc 00000000 		.word	.LANCHOR0
 453              		.cfi_endproc
 454              	.LFE137:
ARM GAS  /tmp/cc5SPtY9.s 			page 17


 456              		.section	.text.HAL_NOR_ReturnToReadMode,"ax",%progbits
 457              		.align	1
 458              		.global	HAL_NOR_ReturnToReadMode
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 462              		.fpu fpv4-sp-d16
 464              	HAL_NOR_ReturnToReadMode:
 465              	.LVL25:
 466              	.LFB138:
 417:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 418:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 419:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Returns the NOR memory to Read mode.
 420:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 421:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 422:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 423:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 424:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
 425:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 467              		.loc 1 425 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472              		.loc 1 425 1 is_stmt 0 view .LVU117
 473 0000 0346     		mov	r3, r0
 426:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;  
 474              		.loc 1 426 3 is_stmt 1 view .LVU118
 475              	.LVL26:
 427:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 428:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 429:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 476              		.loc 1 429 3 view .LVU119
 477              		.loc 1 429 3 view .LVU120
 478 0002 90F84820 		ldrb	r2, [r0, #72]	@ zero_extendqisi2
 479 0006 012A     		cmp	r2, #1
 480 0008 21D0     		beq	.L51
 481              		.loc 1 429 3 discriminator 2 view .LVU121
 482 000a 0122     		movs	r2, #1
 483 000c 80F84820 		strb	r2, [r0, #72]
 484              		.loc 1 429 3 discriminator 2 view .LVU122
 430:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 431:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 432:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 485              		.loc 1 432 3 discriminator 2 view .LVU123
 486              		.loc 1 432 10 is_stmt 0 discriminator 2 view .LVU124
 487 0010 90F84900 		ldrb	r0, [r0, #73]	@ zero_extendqisi2
 488              	.LVL27:
 489              		.loc 1 432 10 discriminator 2 view .LVU125
 490 0014 C0B2     		uxtb	r0, r0
 491              		.loc 1 432 5 discriminator 2 view .LVU126
 492 0016 0228     		cmp	r0, #2
 493 0018 1AD0     		beq	.L49
 433:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 434:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 435:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 436:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
ARM GAS  /tmp/cc5SPtY9.s 			page 18


 437:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 438:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 494              		.loc 1 438 3 is_stmt 1 view .LVU127
 495              		.loc 1 438 17 is_stmt 0 view .LVU128
 496 001a 9A68     		ldr	r2, [r3, #8]
 497              		.loc 1 438 6 view .LVU129
 498 001c 4AB1     		cbz	r2, .L52
 439:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 440:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 441:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 442:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 499              		.loc 1 442 8 is_stmt 1 view .LVU130
 500              		.loc 1 442 11 is_stmt 0 view .LVU131
 501 001e 022A     		cmp	r2, #2
 502 0020 12D0     		beq	.L53
 443:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 444:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 445:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 446:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 503              		.loc 1 446 8 is_stmt 1 view .LVU132
 504              		.loc 1 446 11 is_stmt 0 view .LVU133
 505 0022 042A     		cmp	r2, #4
 506 0024 02D0     		beq	.L55
 447:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 448:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 449:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 450:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 451:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 452:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 507              		.loc 1 452 19 view .LVU134
 508 0026 4FF0D841 		mov	r1, #1811939328
 509 002a 04E0     		b	.L50
 510              	.L55:
 448:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 511              		.loc 1 448 19 view .LVU135
 512 002c 4FF0D041 		mov	r1, #1744830464
 513 0030 01E0     		b	.L50
 514              	.L52:
 440:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 515              		.loc 1 440 19 view .LVU136
 516 0032 4FF0C041 		mov	r1, #1610612736
 517              	.L50:
 518              	.LVL28:
 453:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }  
 454:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 455:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 519              		.loc 1 455 3 is_stmt 1 view .LVU137
 520 0036 F022     		movs	r2, #240
 521 0038 0A80     		strh	r2, [r1]	@ movhi
 456:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 457:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 458:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 522              		.loc 1 458 3 view .LVU138
 523              		.loc 1 458 15 is_stmt 0 view .LVU139
 524 003a 0122     		movs	r2, #1
 525 003c 83F84920 		strb	r2, [r3, #73]
 459:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
ARM GAS  /tmp/cc5SPtY9.s 			page 19


 460:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 461:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);   
 526              		.loc 1 461 3 is_stmt 1 view .LVU140
 527              		.loc 1 461 3 view .LVU141
 528 0040 0020     		movs	r0, #0
 529 0042 83F84800 		strb	r0, [r3, #72]
 530              		.loc 1 461 3 view .LVU142
 462:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 463:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 531              		.loc 1 463 3 view .LVU143
 532              		.loc 1 463 10 is_stmt 0 view .LVU144
 533 0046 7047     		bx	lr
 534              	.LVL29:
 535              	.L53:
 444:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 536              		.loc 1 444 19 view .LVU145
 537 0048 4FF0C841 		mov	r1, #1677721600
 538 004c F3E7     		b	.L50
 539              	.LVL30:
 540              	.L51:
 429:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 541              		.loc 1 429 3 view .LVU146
 542 004e 0220     		movs	r0, #2
 543              	.LVL31:
 544              	.L49:
 464:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 545              		.loc 1 464 1 view .LVU147
 546 0050 7047     		bx	lr
 547              		.cfi_endproc
 548              	.LFE138:
 550              		.section	.text.HAL_NOR_Read,"ax",%progbits
 551              		.align	1
 552              		.global	HAL_NOR_Read
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 556              		.fpu fpv4-sp-d16
 558              	HAL_NOR_Read:
 559              	.LVL32:
 560              	.LFB139:
 465:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 466:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 467:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Read data from NOR memory 
 468:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 469:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 470:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pAddress pointer to Device address
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pData  pointer to read data  
 472:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 473:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 474:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)
 475:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 561              		.loc 1 475 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566              		.loc 1 475 1 is_stmt 0 view .LVU149
ARM GAS  /tmp/cc5SPtY9.s 			page 20


 567 0000 0346     		mov	r3, r0
 476:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 568              		.loc 1 476 3 is_stmt 1 view .LVU150
 569              	.LVL33:
 477:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 478:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 570              		.loc 1 479 3 view .LVU151
 571              		.loc 1 479 3 view .LVU152
 572 0002 90F84800 		ldrb	r0, [r0, #72]	@ zero_extendqisi2
 573              	.LVL34:
 574              		.loc 1 479 3 is_stmt 0 view .LVU153
 575 0006 0128     		cmp	r0, #1
 576 0008 3DD0     		beq	.L63
 577              		.loc 1 479 3 is_stmt 1 discriminator 2 view .LVU154
 578 000a 0120     		movs	r0, #1
 579 000c 83F84800 		strb	r0, [r3, #72]
 580              		.loc 1 479 3 discriminator 2 view .LVU155
 480:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 481:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 482:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 581              		.loc 1 482 3 discriminator 2 view .LVU156
 582              		.loc 1 482 10 is_stmt 0 discriminator 2 view .LVU157
 583 0010 93F84900 		ldrb	r0, [r3, #73]	@ zero_extendqisi2
 584 0014 C0B2     		uxtb	r0, r0
 585              		.loc 1 482 5 discriminator 2 view .LVU158
 586 0016 0228     		cmp	r0, #2
 587 0018 37D0     		beq	.L68
 475:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 588              		.loc 1 475 1 view .LVU159
 589 001a F0B4     		push	{r4, r5, r6, r7}
 590              	.LCFI7:
 591              		.cfi_def_cfa_offset 16
 592              		.cfi_offset 4, -16
 593              		.cfi_offset 5, -12
 594              		.cfi_offset 6, -8
 595              		.cfi_offset 7, -4
 483:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 484:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 485:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 486:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 487:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 488:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 596              		.loc 1 488 3 is_stmt 1 view .LVU160
 597              		.loc 1 488 17 is_stmt 0 view .LVU161
 598 001c 9868     		ldr	r0, [r3, #8]
 599              		.loc 1 488 6 view .LVU162
 600 001e 48B1     		cbz	r0, .L64
 489:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 490:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 491:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 492:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 601              		.loc 1 492 8 is_stmt 1 view .LVU163
 602              		.loc 1 492 11 is_stmt 0 view .LVU164
 603 0020 0228     		cmp	r0, #2
 604 0022 27D0     		beq	.L65
 493:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
ARM GAS  /tmp/cc5SPtY9.s 			page 21


 494:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 495:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 496:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 605              		.loc 1 496 8 is_stmt 1 view .LVU165
 606              		.loc 1 496 11 is_stmt 0 view .LVU166
 607 0024 0428     		cmp	r0, #4
 608 0026 02D0     		beq	.L71
 497:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 498:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 499:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 500:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 501:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 502:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 609              		.loc 1 502 19 view .LVU167
 610 0028 4FF0D840 		mov	r0, #1811939328
 611 002c 04E0     		b	.L58
 612              	.L71:
 498:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 613              		.loc 1 498 19 view .LVU168
 614 002e 4FF0D040 		mov	r0, #1744830464
 615 0032 01E0     		b	.L58
 616              	.L64:
 490:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 617              		.loc 1 490 19 view .LVU169
 618 0034 4FF0C040 		mov	r0, #1610612736
 619              	.L58:
 620              	.LVL35:
 503:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   } 
 504:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 505:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 506:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 621              		.loc 1 506 3 is_stmt 1 view .LVU170
 622              		.loc 1 506 15 is_stmt 0 view .LVU171
 623 0038 0224     		movs	r4, #2
 624 003a 83F84940 		strb	r4, [r3, #73]
 507:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 508:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send read data command */
 509:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 625              		.loc 1 509 3 is_stmt 1 view .LVU172
 626 003e 134C     		ldr	r4, .L74
 627 0040 2468     		ldr	r4, [r4]
 628 0042 012C     		cmp	r4, #1
 629 0044 19D0     		beq	.L72
 630              		.loc 1 509 3 is_stmt 0 discriminator 2 view .LVU173
 631 0046 00F25555 		addw	r5, r0, #1365
 632              	.L60:
 633              		.loc 1 509 3 discriminator 4 view .LVU174
 634 004a 2E46     		mov	r6, r5
 635 004c AA27     		movs	r7, #170
 636 004e 2F80     		strh	r7, [r5]	@ movhi
 510:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 637              		.loc 1 510 3 is_stmt 1 discriminator 4 view .LVU175
 638 0050 012C     		cmp	r4, #1
 639 0052 15D0     		beq	.L73
 640              		.loc 1 510 3 is_stmt 0 discriminator 2 view .LVU176
 641 0054 00F2AA20 		addw	r0, r0, #682
 642              	.LVL36:
ARM GAS  /tmp/cc5SPtY9.s 			page 22


 643              	.L62:
 644              		.loc 1 510 3 discriminator 4 view .LVU177
 645 0058 5524     		movs	r4, #85
 646 005a 0480     		strh	r4, [r0]	@ movhi
 511:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 647              		.loc 1 511 3 is_stmt 1 discriminator 4 view .LVU178
 648 005c F020     		movs	r0, #240
 649 005e 3080     		strh	r0, [r6]	@ movhi
 512:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 513:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Read the data */
 514:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *pData = *(__IO uint32_t *)(uint32_t)pAddress;
 650              		.loc 1 514 3 discriminator 4 view .LVU179
 651              		.loc 1 514 12 is_stmt 0 discriminator 4 view .LVU180
 652 0060 0968     		ldr	r1, [r1]
 653              	.LVL37:
 654              		.loc 1 514 10 discriminator 4 view .LVU181
 655 0062 1180     		strh	r1, [r2]	@ movhi
 515:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 516:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 517:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 656              		.loc 1 517 3 is_stmt 1 discriminator 4 view .LVU182
 657              		.loc 1 517 15 is_stmt 0 discriminator 4 view .LVU183
 658 0064 0122     		movs	r2, #1
 659              	.LVL38:
 660              		.loc 1 517 15 discriminator 4 view .LVU184
 661 0066 83F84920 		strb	r2, [r3, #73]
 518:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 519:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 520:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 662              		.loc 1 520 3 is_stmt 1 discriminator 4 view .LVU185
 663              		.loc 1 520 3 discriminator 4 view .LVU186
 664 006a 0020     		movs	r0, #0
 665 006c 83F84800 		strb	r0, [r3, #72]
 666              		.loc 1 520 3 discriminator 4 view .LVU187
 521:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 522:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 667              		.loc 1 522 3 discriminator 4 view .LVU188
 523:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 668              		.loc 1 523 1 is_stmt 0 discriminator 4 view .LVU189
 669 0070 F0BC     		pop	{r4, r5, r6, r7}
 670              	.LCFI8:
 671              		.cfi_remember_state
 672              		.cfi_restore 7
 673              		.cfi_restore 6
 674              		.cfi_restore 5
 675              		.cfi_restore 4
 676              		.cfi_def_cfa_offset 0
 677 0072 7047     		bx	lr
 678              	.LVL39:
 679              	.L65:
 680              	.LCFI9:
 681              		.cfi_restore_state
 494:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 682              		.loc 1 494 19 view .LVU190
 683 0074 4FF0C840 		mov	r0, #1677721600
 684 0078 DEE7     		b	.L58
 685              	.LVL40:
ARM GAS  /tmp/cc5SPtY9.s 			page 23


 686              	.L72:
 509:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 687              		.loc 1 509 3 discriminator 1 view .LVU191
 688 007a 00F6AA25 		addw	r5, r0, #2730
 689 007e E4E7     		b	.L60
 690              	.L73:
 510:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 691              		.loc 1 510 3 discriminator 1 view .LVU192
 692 0080 00F25450 		addw	r0, r0, #1364
 693              	.LVL41:
 510:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 694              		.loc 1 510 3 discriminator 1 view .LVU193
 695 0084 E8E7     		b	.L62
 696              	.LVL42:
 697              	.L63:
 698              	.LCFI10:
 699              		.cfi_def_cfa_offset 0
 700              		.cfi_restore 4
 701              		.cfi_restore 5
 702              		.cfi_restore 6
 703              		.cfi_restore 7
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 704              		.loc 1 479 3 view .LVU194
 705 0086 0220     		movs	r0, #2
 706 0088 7047     		bx	lr
 707              	.L68:
 708              		.loc 1 523 1 view .LVU195
 709 008a 7047     		bx	lr
 710              	.L75:
 711              		.align	2
 712              	.L74:
 713 008c 00000000 		.word	.LANCHOR0
 714              		.cfi_endproc
 715              	.LFE139:
 717              		.section	.text.HAL_NOR_Program,"ax",%progbits
 718              		.align	1
 719              		.global	HAL_NOR_Program
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 723              		.fpu fpv4-sp-d16
 725              	HAL_NOR_Program:
 726              	.LVL43:
 727              	.LFB140:
 524:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 525:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 526:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Program data to NOR memory 
 527:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 528:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 529:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pAddress Device address
 530:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pData  pointer to the data to write   
 531:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 532:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 533:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)
 534:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 728              		.loc 1 534 1 is_stmt 1 view -0
 729              		.cfi_startproc
ARM GAS  /tmp/cc5SPtY9.s 			page 24


 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 733              		.loc 1 534 1 is_stmt 0 view .LVU197
 734 0000 0346     		mov	r3, r0
 535:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 735              		.loc 1 535 3 is_stmt 1 view .LVU198
 736              	.LVL44:
 536:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 537:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 538:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 737              		.loc 1 538 3 view .LVU199
 738              		.loc 1 538 3 view .LVU200
 739 0002 90F84800 		ldrb	r0, [r0, #72]	@ zero_extendqisi2
 740              	.LVL45:
 741              		.loc 1 538 3 is_stmt 0 view .LVU201
 742 0006 0128     		cmp	r0, #1
 743 0008 3DD0     		beq	.L83
 744              		.loc 1 538 3 is_stmt 1 discriminator 2 view .LVU202
 745 000a 0120     		movs	r0, #1
 746 000c 83F84800 		strb	r0, [r3, #72]
 747              		.loc 1 538 3 discriminator 2 view .LVU203
 539:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 540:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 541:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 748              		.loc 1 541 3 discriminator 2 view .LVU204
 749              		.loc 1 541 10 is_stmt 0 discriminator 2 view .LVU205
 750 0010 93F84900 		ldrb	r0, [r3, #73]	@ zero_extendqisi2
 751 0014 C0B2     		uxtb	r0, r0
 752              		.loc 1 541 5 discriminator 2 view .LVU206
 753 0016 0228     		cmp	r0, #2
 754 0018 37D0     		beq	.L88
 534:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 755              		.loc 1 534 1 view .LVU207
 756 001a F0B4     		push	{r4, r5, r6, r7}
 757              	.LCFI11:
 758              		.cfi_def_cfa_offset 16
 759              		.cfi_offset 4, -16
 760              		.cfi_offset 5, -12
 761              		.cfi_offset 6, -8
 762              		.cfi_offset 7, -4
 542:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 543:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 544:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 545:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 546:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 547:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 763              		.loc 1 547 3 is_stmt 1 view .LVU208
 764              		.loc 1 547 17 is_stmt 0 view .LVU209
 765 001c 9868     		ldr	r0, [r3, #8]
 766              		.loc 1 547 6 view .LVU210
 767 001e 48B1     		cbz	r0, .L84
 548:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 549:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 550:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 551:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 768              		.loc 1 551 8 is_stmt 1 view .LVU211
ARM GAS  /tmp/cc5SPtY9.s 			page 25


 769              		.loc 1 551 11 is_stmt 0 view .LVU212
 770 0020 0228     		cmp	r0, #2
 771 0022 27D0     		beq	.L85
 552:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 553:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 554:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 555:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 772              		.loc 1 555 8 is_stmt 1 view .LVU213
 773              		.loc 1 555 11 is_stmt 0 view .LVU214
 774 0024 0428     		cmp	r0, #4
 775 0026 02D0     		beq	.L91
 556:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 557:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 558:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 559:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 560:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 561:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 776              		.loc 1 561 19 view .LVU215
 777 0028 4FF0D840 		mov	r0, #1811939328
 778 002c 04E0     		b	.L78
 779              	.L91:
 557:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 780              		.loc 1 557 19 view .LVU216
 781 002e 4FF0D040 		mov	r0, #1744830464
 782 0032 01E0     		b	.L78
 783              	.L84:
 549:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 784              		.loc 1 549 19 view .LVU217
 785 0034 4FF0C040 		mov	r0, #1610612736
 786              	.L78:
 787              	.LVL46:
 562:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   } 
 563:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 564:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 565:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 788              		.loc 1 565 3 is_stmt 1 view .LVU218
 789              		.loc 1 565 15 is_stmt 0 view .LVU219
 790 0038 0224     		movs	r4, #2
 791 003a 83F84940 		strb	r4, [r3, #73]
 566:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 567:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send program data command */
 568:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 792              		.loc 1 568 3 is_stmt 1 view .LVU220
 793 003e 134C     		ldr	r4, .L94
 794 0040 2468     		ldr	r4, [r4]
 795 0042 012C     		cmp	r4, #1
 796 0044 19D0     		beq	.L92
 797              		.loc 1 568 3 is_stmt 0 discriminator 2 view .LVU221
 798 0046 00F25555 		addw	r5, r0, #1365
 799              	.L80:
 800              		.loc 1 568 3 discriminator 4 view .LVU222
 801 004a 2E46     		mov	r6, r5
 802 004c AA27     		movs	r7, #170
 803 004e 2F80     		strh	r7, [r5]	@ movhi
 569:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 804              		.loc 1 569 3 is_stmt 1 discriminator 4 view .LVU223
 805 0050 012C     		cmp	r4, #1
ARM GAS  /tmp/cc5SPtY9.s 			page 26


 806 0052 15D0     		beq	.L93
 807              		.loc 1 569 3 is_stmt 0 discriminator 2 view .LVU224
 808 0054 00F2AA20 		addw	r0, r0, #682
 809              	.LVL47:
 810              	.L82:
 811              		.loc 1 569 3 discriminator 4 view .LVU225
 812 0058 5524     		movs	r4, #85
 813 005a 0480     		strh	r4, [r0]	@ movhi
 570:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 814              		.loc 1 570 3 is_stmt 1 discriminator 4 view .LVU226
 815 005c A020     		movs	r0, #160
 816 005e 3080     		strh	r0, [r6]	@ movhi
 571:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 572:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Write the data */
 573:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(pAddress, *pData);
 817              		.loc 1 573 3 discriminator 4 view .LVU227
 818 0060 1288     		ldrh	r2, [r2]
 819              	.LVL48:
 820              		.loc 1 573 3 is_stmt 0 discriminator 4 view .LVU228
 821 0062 0A80     		strh	r2, [r1]	@ movhi
 574:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 575:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 576:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 822              		.loc 1 576 3 is_stmt 1 discriminator 4 view .LVU229
 823              		.loc 1 576 15 is_stmt 0 discriminator 4 view .LVU230
 824 0064 0122     		movs	r2, #1
 825 0066 83F84920 		strb	r2, [r3, #73]
 577:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 578:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 579:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 826              		.loc 1 579 3 is_stmt 1 discriminator 4 view .LVU231
 827              		.loc 1 579 3 discriminator 4 view .LVU232
 828 006a 0020     		movs	r0, #0
 829 006c 83F84800 		strb	r0, [r3, #72]
 830              		.loc 1 579 3 discriminator 4 view .LVU233
 580:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 581:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 831              		.loc 1 581 3 discriminator 4 view .LVU234
 582:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 832              		.loc 1 582 1 is_stmt 0 discriminator 4 view .LVU235
 833 0070 F0BC     		pop	{r4, r5, r6, r7}
 834              	.LCFI12:
 835              		.cfi_remember_state
 836              		.cfi_restore 7
 837              		.cfi_restore 6
 838              		.cfi_restore 5
 839              		.cfi_restore 4
 840              		.cfi_def_cfa_offset 0
 841 0072 7047     		bx	lr
 842              	.LVL49:
 843              	.L85:
 844              	.LCFI13:
 845              		.cfi_restore_state
 553:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 846              		.loc 1 553 19 view .LVU236
 847 0074 4FF0C840 		mov	r0, #1677721600
 848 0078 DEE7     		b	.L78
ARM GAS  /tmp/cc5SPtY9.s 			page 27


 849              	.LVL50:
 850              	.L92:
 568:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 851              		.loc 1 568 3 discriminator 1 view .LVU237
 852 007a 00F6AA25 		addw	r5, r0, #2730
 853 007e E4E7     		b	.L80
 854              	.L93:
 569:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 855              		.loc 1 569 3 discriminator 1 view .LVU238
 856 0080 00F25450 		addw	r0, r0, #1364
 857              	.LVL51:
 569:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 858              		.loc 1 569 3 discriminator 1 view .LVU239
 859 0084 E8E7     		b	.L82
 860              	.LVL52:
 861              	.L83:
 862              	.LCFI14:
 863              		.cfi_def_cfa_offset 0
 864              		.cfi_restore 4
 865              		.cfi_restore 5
 866              		.cfi_restore 6
 867              		.cfi_restore 7
 538:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 868              		.loc 1 538 3 view .LVU240
 869 0086 0220     		movs	r0, #2
 870 0088 7047     		bx	lr
 871              	.L88:
 872              		.loc 1 582 1 view .LVU241
 873 008a 7047     		bx	lr
 874              	.L95:
 875              		.align	2
 876              	.L94:
 877 008c 00000000 		.word	.LANCHOR0
 878              		.cfi_endproc
 879              	.LFE140:
 881              		.section	.text.HAL_NOR_ReadBuffer,"ax",%progbits
 882              		.align	1
 883              		.global	HAL_NOR_ReadBuffer
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 887              		.fpu fpv4-sp-d16
 889              	HAL_NOR_ReadBuffer:
 890              	.LVL53:
 891              	.LFB141:
 583:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 584:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 585:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Reads a half-word buffer from the NOR memory.
 586:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to the NOR handle
 587:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  uwAddress NOR memory internal address to read from.
 588:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pData pointer to the buffer that receives the data read from the 
 589:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *         NOR memory.
 590:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  uwBufferSize  number of Half word to read.
 591:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 592:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 593:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, 
 594:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
ARM GAS  /tmp/cc5SPtY9.s 			page 28


 892              		.loc 1 594 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 897              		.loc 1 594 1 is_stmt 0 view .LVU243
 898 0000 F0B4     		push	{r4, r5, r6, r7}
 899              	.LCFI15:
 900              		.cfi_def_cfa_offset 16
 901              		.cfi_offset 4, -16
 902              		.cfi_offset 5, -12
 903              		.cfi_offset 6, -8
 904              		.cfi_offset 7, -4
 905 0002 0546     		mov	r5, r0
 595:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 906              		.loc 1 595 3 is_stmt 1 view .LVU244
 907              	.LVL54:
 596:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 597:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 598:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 908              		.loc 1 598 3 view .LVU245
 909              		.loc 1 598 3 view .LVU246
 910 0004 90F84800 		ldrb	r0, [r0, #72]	@ zero_extendqisi2
 911              	.LVL55:
 912              		.loc 1 598 3 is_stmt 0 view .LVU247
 913 0008 0128     		cmp	r0, #1
 914 000a 44D0     		beq	.L105
 915              		.loc 1 598 3 is_stmt 1 discriminator 2 view .LVU248
 916 000c 0120     		movs	r0, #1
 917 000e 85F84800 		strb	r0, [r5, #72]
 918              		.loc 1 598 3 discriminator 2 view .LVU249
 599:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 600:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 601:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 919              		.loc 1 601 3 discriminator 2 view .LVU250
 920              		.loc 1 601 10 is_stmt 0 discriminator 2 view .LVU251
 921 0012 95F84900 		ldrb	r0, [r5, #73]	@ zero_extendqisi2
 922 0016 C0B2     		uxtb	r0, r0
 923              		.loc 1 601 5 discriminator 2 view .LVU252
 924 0018 0228     		cmp	r0, #2
 925 001a 3AD0     		beq	.L97
 602:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 603:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 604:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 605:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 606:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 607:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 926              		.loc 1 607 3 is_stmt 1 view .LVU253
 927              		.loc 1 607 17 is_stmt 0 view .LVU254
 928 001c A868     		ldr	r0, [r5, #8]
 929              		.loc 1 607 6 view .LVU255
 930 001e 48B1     		cbz	r0, .L106
 608:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 609:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 610:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 611:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 931              		.loc 1 611 8 is_stmt 1 view .LVU256
ARM GAS  /tmp/cc5SPtY9.s 			page 29


 932              		.loc 1 611 11 is_stmt 0 view .LVU257
 933 0020 0228     		cmp	r0, #2
 934 0022 20D0     		beq	.L107
 612:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 613:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 614:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 615:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 935              		.loc 1 615 8 is_stmt 1 view .LVU258
 936              		.loc 1 615 11 is_stmt 0 view .LVU259
 937 0024 0428     		cmp	r0, #4
 938 0026 02D0     		beq	.L110
 616:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 617:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 618:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 619:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 620:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 621:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 939              		.loc 1 621 19 view .LVU260
 940 0028 4FF0D840 		mov	r0, #1811939328
 941 002c 04E0     		b	.L98
 942              	.L110:
 617:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 943              		.loc 1 617 19 view .LVU261
 944 002e 4FF0D040 		mov	r0, #1744830464
 945 0032 01E0     		b	.L98
 946              	.L106:
 609:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 947              		.loc 1 609 19 view .LVU262
 948 0034 4FF0C040 		mov	r0, #1610612736
 949              	.L98:
 950              	.LVL56:
 622:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }  
 623:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 624:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 625:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 951              		.loc 1 625 3 is_stmt 1 view .LVU263
 952              		.loc 1 625 15 is_stmt 0 view .LVU264
 953 0038 0224     		movs	r4, #2
 954 003a 85F84940 		strb	r4, [r5, #73]
 626:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 627:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send read data command */
 628:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 955              		.loc 1 628 3 is_stmt 1 view .LVU265
 956 003e 174C     		ldr	r4, .L113
 957 0040 2468     		ldr	r4, [r4]
 958 0042 012C     		cmp	r4, #1
 959 0044 12D0     		beq	.L111
 960              		.loc 1 628 3 is_stmt 0 discriminator 2 view .LVU266
 961 0046 00F25556 		addw	r6, r0, #1365
 962              	.L100:
 963              		.loc 1 628 3 discriminator 4 view .LVU267
 964 004a 3746     		mov	r7, r6
 965 004c 4FF0AA0C 		mov	ip, #170
 966 0050 A6F800C0 		strh	ip, [r6]	@ movhi
 629:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 967              		.loc 1 629 3 is_stmt 1 discriminator 4 view .LVU268
 968 0054 012C     		cmp	r4, #1
ARM GAS  /tmp/cc5SPtY9.s 			page 30


 969 0056 0CD0     		beq	.L112
 970              		.loc 1 629 3 is_stmt 0 discriminator 2 view .LVU269
 971 0058 00F2AA20 		addw	r0, r0, #682
 972              	.LVL57:
 973              	.L102:
 974              		.loc 1 629 3 discriminator 4 view .LVU270
 975 005c 5524     		movs	r4, #85
 976 005e 0480     		strh	r4, [r0]	@ movhi
 630:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 977              		.loc 1 630 3 is_stmt 1 discriminator 4 view .LVU271
 978 0060 F020     		movs	r0, #240
 979 0062 3880     		strh	r0, [r7]	@ movhi
 631:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 632:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Read buffer */
 633:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   while( uwBufferSize > 0U) 
 980              		.loc 1 633 3 discriminator 4 view .LVU272
 981              		.loc 1 633 8 is_stmt 0 discriminator 4 view .LVU273
 982 0064 0DE0     		b	.L103
 983              	.LVL58:
 984              	.L107:
 613:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 985              		.loc 1 613 19 view .LVU274
 986 0066 4FF0C840 		mov	r0, #1677721600
 987 006a E5E7     		b	.L98
 988              	.LVL59:
 989              	.L111:
 628:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 990              		.loc 1 628 3 discriminator 1 view .LVU275
 991 006c 00F6AA26 		addw	r6, r0, #2730
 992 0070 EBE7     		b	.L100
 993              	.L112:
 629:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 994              		.loc 1 629 3 discriminator 1 view .LVU276
 995 0072 00F25450 		addw	r0, r0, #1364
 996              	.LVL60:
 629:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 997              		.loc 1 629 3 discriminator 1 view .LVU277
 998 0076 F1E7     		b	.L102
 999              	.LVL61:
 1000              	.L104:
 634:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 635:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     *pData++ = *(__IO uint16_t *)uwAddress;
 1001              		.loc 1 635 5 is_stmt 1 view .LVU278
 1002              		.loc 1 635 16 is_stmt 0 view .LVU279
 1003 0078 31F8024B 		ldrh	r4, [r1], #2
 1004              	.LVL62:
 1005              		.loc 1 635 14 view .LVU280
 1006 007c 22F8024B 		strh	r4, [r2], #2	@ movhi
 1007              	.LVL63:
 636:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     uwAddress += 2U;
 1008              		.loc 1 636 5 is_stmt 1 view .LVU281
 637:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     uwBufferSize--;
 1009              		.loc 1 637 5 view .LVU282
 1010              		.loc 1 637 17 is_stmt 0 view .LVU283
 1011 0080 013B     		subs	r3, r3, #1
 1012              	.LVL64:
 1013              	.L103:
ARM GAS  /tmp/cc5SPtY9.s 			page 31


 633:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 1014              		.loc 1 633 8 is_stmt 1 view .LVU284
 1015 0082 002B     		cmp	r3, #0
 1016 0084 F8D1     		bne	.L104
 638:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   } 
 639:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 640:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 641:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1017              		.loc 1 641 3 view .LVU285
 1018              		.loc 1 641 15 is_stmt 0 view .LVU286
 1019 0086 0123     		movs	r3, #1
 1020              	.LVL65:
 1021              		.loc 1 641 15 view .LVU287
 1022 0088 85F84930 		strb	r3, [r5, #73]
 642:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 643:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 644:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 1023              		.loc 1 644 3 is_stmt 1 view .LVU288
 1024              		.loc 1 644 3 view .LVU289
 1025 008c 0020     		movs	r0, #0
 1026 008e 85F84800 		strb	r0, [r5, #72]
 1027              		.loc 1 644 3 view .LVU290
 645:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 646:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 1028              		.loc 1 646 3 view .LVU291
 1029              	.L97:
 647:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1030              		.loc 1 647 1 is_stmt 0 view .LVU292
 1031 0092 F0BC     		pop	{r4, r5, r6, r7}
 1032              	.LCFI16:
 1033              		.cfi_remember_state
 1034              		.cfi_restore 7
 1035              		.cfi_restore 6
 1036              		.cfi_restore 5
 1037              		.cfi_restore 4
 1038              		.cfi_def_cfa_offset 0
 1039              	.LVL66:
 1040              		.loc 1 647 1 view .LVU293
 1041 0094 7047     		bx	lr
 1042              	.LVL67:
 1043              	.L105:
 1044              	.LCFI17:
 1045              		.cfi_restore_state
 598:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1046              		.loc 1 598 3 view .LVU294
 1047 0096 0220     		movs	r0, #2
 1048 0098 FBE7     		b	.L97
 1049              	.L114:
 1050 009a 00BF     		.align	2
 1051              	.L113:
 1052 009c 00000000 		.word	.LANCHOR0
 1053              		.cfi_endproc
 1054              	.LFE141:
 1056              		.section	.text.HAL_NOR_ProgramBuffer,"ax",%progbits
 1057              		.align	1
 1058              		.global	HAL_NOR_ProgramBuffer
 1059              		.syntax unified
ARM GAS  /tmp/cc5SPtY9.s 			page 32


 1060              		.thumb
 1061              		.thumb_func
 1062              		.fpu fpv4-sp-d16
 1064              	HAL_NOR_ProgramBuffer:
 1065              	.LVL68:
 1066              	.LFB142:
 648:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 649:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 650:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Writes a half-word buffer to the NOR memory. This function must be used 
 651:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****             only with S29GL128P NOR memory. 
 652:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to the NOR handle
 653:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  uwAddress NOR memory internal start write address 
 654:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pData pointer to source data buffer. 
 655:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  uwBufferSize Size of the buffer to write
 656:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 657:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */ 
 658:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pDat
 659:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1067              		.loc 1 659 1 is_stmt 1 view -0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		.loc 1 659 1 is_stmt 0 view .LVU296
 1072 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1073              	.LCFI18:
 1074              		.cfi_def_cfa_offset 20
 1075              		.cfi_offset 4, -20
 1076              		.cfi_offset 5, -16
 1077              		.cfi_offset 6, -12
 1078              		.cfi_offset 7, -8
 1079              		.cfi_offset 14, -4
 1080 0002 0646     		mov	r6, r0
 660:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint16_t * p_currentaddress = (uint16_t *)NULL;
 1081              		.loc 1 660 3 is_stmt 1 view .LVU297
 1082              	.LVL69:
 661:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint16_t * p_endaddress = (uint16_t *)NULL;
 1083              		.loc 1 661 3 view .LVU298
 662:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t lastloadedaddress = 0U, deviceaddress = 0U;
 1084              		.loc 1 662 3 view .LVU299
 663:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 664:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 665:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1085              		.loc 1 665 3 view .LVU300
 1086              		.loc 1 665 3 view .LVU301
 1087 0004 90F84800 		ldrb	r0, [r0, #72]	@ zero_extendqisi2
 1088              	.LVL70:
 1089              		.loc 1 665 3 is_stmt 0 view .LVU302
 1090 0008 0128     		cmp	r0, #1
 1091 000a 55D0     		beq	.L126
 1092              		.loc 1 665 3 is_stmt 1 discriminator 2 view .LVU303
 1093 000c 0120     		movs	r0, #1
 1094 000e 86F84800 		strb	r0, [r6, #72]
 1095              		.loc 1 665 3 discriminator 2 view .LVU304
 666:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 667:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 668:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 1096              		.loc 1 668 3 discriminator 2 view .LVU305
ARM GAS  /tmp/cc5SPtY9.s 			page 33


 1097              		.loc 1 668 10 is_stmt 0 discriminator 2 view .LVU306
 1098 0012 96F84900 		ldrb	r0, [r6, #73]	@ zero_extendqisi2
 1099 0016 C0B2     		uxtb	r0, r0
 1100              		.loc 1 668 5 discriminator 2 view .LVU307
 1101 0018 0228     		cmp	r0, #2
 1102 001a 4CD0     		beq	.L116
 669:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 670:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 671:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 672:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 673:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 674:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1103              		.loc 1 674 3 is_stmt 1 view .LVU308
 1104              		.loc 1 674 17 is_stmt 0 view .LVU309
 1105 001c B068     		ldr	r0, [r6, #8]
 1106              		.loc 1 674 6 view .LVU310
 1107 001e 48B1     		cbz	r0, .L127
 675:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 676:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 677:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 678:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1108              		.loc 1 678 8 is_stmt 1 view .LVU311
 1109              		.loc 1 678 11 is_stmt 0 view .LVU312
 1110 0020 0228     		cmp	r0, #2
 1111 0022 2DD0     		beq	.L128
 679:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 680:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 681:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 682:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1112              		.loc 1 682 8 is_stmt 1 view .LVU313
 1113              		.loc 1 682 11 is_stmt 0 view .LVU314
 1114 0024 0428     		cmp	r0, #4
 1115 0026 02D0     		beq	.L131
 683:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 684:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 685:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 686:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 687:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 688:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 1116              		.loc 1 688 19 view .LVU315
 1117 0028 4FF0D840 		mov	r0, #1811939328
 1118 002c 04E0     		b	.L117
 1119              	.L131:
 684:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1120              		.loc 1 684 19 view .LVU316
 1121 002e 4FF0D040 		mov	r0, #1744830464
 1122 0032 01E0     		b	.L117
 1123              	.L127:
 676:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1124              		.loc 1 676 19 view .LVU317
 1125 0034 4FF0C040 		mov	r0, #1610612736
 1126              	.L117:
 1127              	.LVL71:
 689:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }  
 690:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 691:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 692:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
ARM GAS  /tmp/cc5SPtY9.s 			page 34


 1128              		.loc 1 692 3 is_stmt 1 view .LVU318
 1129              		.loc 1 692 15 is_stmt 0 view .LVU319
 1130 0038 0224     		movs	r4, #2
 1131 003a 86F84940 		strb	r4, [r6, #73]
 693:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 694:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Initialize variables */
 695:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   p_currentaddress  = (uint16_t*)((uint32_t)(uwAddress));
 1132              		.loc 1 695 3 is_stmt 1 view .LVU320
 1133              		.loc 1 695 21 is_stmt 0 view .LVU321
 1134 003e 0C46     		mov	r4, r1
 1135              	.LVL72:
 696:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   p_endaddress      = p_currentaddress + (uwBufferSize-1U);
 1136              		.loc 1 696 3 is_stmt 1 view .LVU322
 1137              		.loc 1 696 40 is_stmt 0 view .LVU323
 1138 0040 03F10045 		add	r5, r3, #-2147483648
 1139 0044 013D     		subs	r5, r5, #1
 1140              		.loc 1 696 21 view .LVU324
 1141 0046 01EB4505 		add	r5, r1, r5, lsl #1
 1142              	.LVL73:
 697:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   lastloadedaddress = (uint32_t)(uwAddress);
 1143              		.loc 1 697 3 is_stmt 1 view .LVU325
 698:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 699:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Issue unlock command sequence */
 700:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 1144              		.loc 1 700 3 view .LVU326
 1145 004a 1C4F     		ldr	r7, .L135
 1146 004c 3F68     		ldr	r7, [r7]
 1147 004e 012F     		cmp	r7, #1
 1148 0050 19D0     		beq	.L132
 1149              	.LVL74:
 1150              		.loc 1 700 3 is_stmt 0 discriminator 2 view .LVU327
 1151 0052 00F2555E 		addw	lr, r0, #1365
 1152              	.L119:
 1153              		.loc 1 700 3 discriminator 4 view .LVU328
 1154 0056 4FF0AA0C 		mov	ip, #170
 1155 005a AEF800C0 		strh	ip, [lr]	@ movhi
 701:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1156              		.loc 1 701 3 is_stmt 1 discriminator 4 view .LVU329
 1157 005e 012F     		cmp	r7, #1
 1158 0060 14D0     		beq	.L133
 1159              		.loc 1 701 3 is_stmt 0 discriminator 2 view .LVU330
 1160 0062 00F2AA2E 		addw	lr, r0, #682
 1161              	.L121:
 1162              		.loc 1 701 3 discriminator 4 view .LVU331
 1163 0066 4FF0550C 		mov	ip, #85
 1164 006a AEF800C0 		strh	ip, [lr]	@ movhi
 702:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 703:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Write Buffer Load Command */
 704:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, uwAddress), NOR_CMD_DATA_BUFFER_AND
 1165              		.loc 1 704 3 is_stmt 1 discriminator 4 view .LVU332
 1166 006e 012F     		cmp	r7, #1
 1167 0070 0FD0     		beq	.L134
 1168              		.loc 1 704 3 is_stmt 0 discriminator 2 view .LVU333
 1169 0072 0844     		add	r0, r0, r1
 1170              	.LVL75:
 1171              	.L123:
 1172              		.loc 1 704 3 discriminator 4 view .LVU334
ARM GAS  /tmp/cc5SPtY9.s 			page 35


 1173 0074 2527     		movs	r7, #37
 1174 0076 0780     		strh	r7, [r0]	@ movhi
 705:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, uwAddress), (uwBufferSize - 1U)); 
 1175              		.loc 1 705 3 is_stmt 1 discriminator 4 view .LVU335
 1176 0078 013B     		subs	r3, r3, #1
 1177              	.LVL76:
 1178              		.loc 1 705 3 is_stmt 0 discriminator 4 view .LVU336
 1179 007a 9BB2     		uxth	r3, r3
 1180              	.LVL77:
 1181              		.loc 1 705 3 discriminator 4 view .LVU337
 1182 007c 0380     		strh	r3, [r0]	@ movhi
 706:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 707:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Load Data into NOR Buffer */
 708:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   while(p_currentaddress <= p_endaddress)
 1183              		.loc 1 708 3 is_stmt 1 discriminator 4 view .LVU338
 1184              		.loc 1 708 8 is_stmt 0 discriminator 4 view .LVU339
 1185 007e 10E0     		b	.L124
 1186              	.LVL78:
 1187              	.L128:
 680:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1188              		.loc 1 680 19 view .LVU340
 1189 0080 4FF0C840 		mov	r0, #1677721600
 1190 0084 D8E7     		b	.L117
 1191              	.LVL79:
 1192              	.L132:
 700:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1193              		.loc 1 700 3 discriminator 1 view .LVU341
 1194 0086 00F6AA2E 		addw	lr, r0, #2730
 1195 008a E4E7     		b	.L119
 1196              	.L133:
 701:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1197              		.loc 1 701 3 discriminator 1 view .LVU342
 1198 008c 00F2545E 		addw	lr, r0, #1364
 1199 0090 E9E7     		b	.L121
 1200              	.L134:
 704:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, uwAddress), (uwBufferSize - 1U)); 
 1201              		.loc 1 704 3 discriminator 1 view .LVU343
 1202 0092 00EB4100 		add	r0, r0, r1, lsl #1
 1203              	.LVL80:
 704:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, uwAddress), (uwBufferSize - 1U)); 
 1204              		.loc 1 704 3 discriminator 1 view .LVU344
 1205 0096 EDE7     		b	.L123
 1206              	.LVL81:
 1207              	.L125:
 709:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 710:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Store last loaded address & data value (for polling) */
 711:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      lastloadedaddress = (uint32_t)p_currentaddress;
 1208              		.loc 1 711 6 is_stmt 1 view .LVU345
 1209              		.loc 1 711 24 is_stmt 0 view .LVU346
 1210 0098 2146     		mov	r1, r4
 1211              	.LVL82:
 712:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  
 713:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     NOR_WRITE(p_currentaddress, *pData++);
 1212              		.loc 1 713 5 is_stmt 1 view .LVU347
 1213              		.loc 1 713 5 is_stmt 0 view .LVU348
 1214 009a 32F8023B 		ldrh	r3, [r2], #2
 1215              	.LVL83:
ARM GAS  /tmp/cc5SPtY9.s 			page 36


 1216              		.loc 1 713 5 view .LVU349
 1217 009e 24F8023B 		strh	r3, [r4], #2	@ movhi
 1218              	.LVL84:
 714:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 715:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     p_currentaddress ++; 
 1219              		.loc 1 715 5 is_stmt 1 view .LVU350
 1220              	.L124:
 708:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 1221              		.loc 1 708 8 view .LVU351
 1222 00a2 AC42     		cmp	r4, r5
 1223 00a4 F8D9     		bls	.L125
 716:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 717:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 718:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE((uint32_t)(lastloadedaddress), NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM);
 1224              		.loc 1 718 3 view .LVU352
 1225 00a6 2923     		movs	r3, #41
 1226 00a8 0B80     		strh	r3, [r1]	@ movhi
 719:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 720:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 721:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1227              		.loc 1 721 3 view .LVU353
 1228              		.loc 1 721 15 is_stmt 0 view .LVU354
 1229 00aa 0123     		movs	r3, #1
 1230 00ac 86F84930 		strb	r3, [r6, #73]
 722:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 723:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 724:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 1231              		.loc 1 724 3 is_stmt 1 view .LVU355
 1232              		.loc 1 724 3 view .LVU356
 1233 00b0 0020     		movs	r0, #0
 1234 00b2 86F84800 		strb	r0, [r6, #72]
 1235              		.loc 1 724 3 view .LVU357
 725:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 726:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK; 
 1236              		.loc 1 726 3 view .LVU358
 1237              	.LVL85:
 1238              	.L116:
 727:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 728:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1239              		.loc 1 728 1 is_stmt 0 view .LVU359
 1240 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 1241              	.LVL86:
 1242              	.L126:
 665:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1243              		.loc 1 665 3 view .LVU360
 1244 00b8 0220     		movs	r0, #2
 1245 00ba FCE7     		b	.L116
 1246              	.L136:
 1247              		.align	2
 1248              	.L135:
 1249 00bc 00000000 		.word	.LANCHOR0
 1250              		.cfi_endproc
 1251              	.LFE142:
 1253              		.section	.text.HAL_NOR_Erase_Block,"ax",%progbits
 1254              		.align	1
 1255              		.global	HAL_NOR_Erase_Block
 1256              		.syntax unified
ARM GAS  /tmp/cc5SPtY9.s 			page 37


 1257              		.thumb
 1258              		.thumb_func
 1259              		.fpu fpv4-sp-d16
 1261              	HAL_NOR_Erase_Block:
 1262              	.LVL87:
 1263              	.LFB143:
 729:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 730:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 731:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Erase the specified block of the NOR memory 
 732:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 733:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 734:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  BlockAddress  Block to erase address 
 735:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Address Device address
 736:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 737:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 738:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Addr
 739:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1264              		.loc 1 739 1 is_stmt 1 view -0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269              		.loc 1 739 1 is_stmt 0 view .LVU362
 1270 0000 0346     		mov	r3, r0
 740:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1271              		.loc 1 740 3 is_stmt 1 view .LVU363
 1272              	.LVL88:
 741:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 742:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 743:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1273              		.loc 1 743 3 view .LVU364
 1274              		.loc 1 743 3 view .LVU365
 1275 0002 90F84800 		ldrb	r0, [r0, #72]	@ zero_extendqisi2
 1276              	.LVL89:
 1277              		.loc 1 743 3 is_stmt 0 view .LVU366
 1278 0006 0128     		cmp	r0, #1
 1279 0008 40D0     		beq	.L144
 1280              		.loc 1 743 3 is_stmt 1 discriminator 2 view .LVU367
 1281 000a 0120     		movs	r0, #1
 1282 000c 83F84800 		strb	r0, [r3, #72]
 1283              		.loc 1 743 3 discriminator 2 view .LVU368
 744:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 745:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 746:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 1284              		.loc 1 746 3 discriminator 2 view .LVU369
 1285              		.loc 1 746 10 is_stmt 0 discriminator 2 view .LVU370
 1286 0010 93F84900 		ldrb	r0, [r3, #73]	@ zero_extendqisi2
 1287 0014 C0B2     		uxtb	r0, r0
 1288              		.loc 1 746 5 discriminator 2 view .LVU371
 1289 0016 0228     		cmp	r0, #2
 1290 0018 3AD0     		beq	.L149
 739:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1291              		.loc 1 739 1 view .LVU372
 1292 001a F0B4     		push	{r4, r5, r6, r7}
 1293              	.LCFI19:
 1294              		.cfi_def_cfa_offset 16
 1295              		.cfi_offset 4, -16
ARM GAS  /tmp/cc5SPtY9.s 			page 38


 1296              		.cfi_offset 5, -12
 1297              		.cfi_offset 6, -8
 1298              		.cfi_offset 7, -4
 747:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 748:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 749:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 750:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 751:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 752:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1299              		.loc 1 752 3 is_stmt 1 view .LVU373
 1300              		.loc 1 752 17 is_stmt 0 view .LVU374
 1301 001c 9868     		ldr	r0, [r3, #8]
 1302              		.loc 1 752 6 view .LVU375
 1303 001e 48B1     		cbz	r0, .L145
 753:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 754:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 755:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 756:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1304              		.loc 1 756 8 is_stmt 1 view .LVU376
 1305              		.loc 1 756 11 is_stmt 0 view .LVU377
 1306 0020 0228     		cmp	r0, #2
 1307 0022 2AD0     		beq	.L146
 757:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 758:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 759:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 760:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1308              		.loc 1 760 8 is_stmt 1 view .LVU378
 1309              		.loc 1 760 11 is_stmt 0 view .LVU379
 1310 0024 0428     		cmp	r0, #4
 1311 0026 02D0     		beq	.L152
 761:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 762:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 763:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 764:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 765:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 766:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 1312              		.loc 1 766 19 view .LVU380
 1313 0028 4FF0D840 		mov	r0, #1811939328
 1314 002c 04E0     		b	.L139
 1315              	.L152:
 762:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1316              		.loc 1 762 19 view .LVU381
 1317 002e 4FF0D040 		mov	r0, #1744830464
 1318 0032 01E0     		b	.L139
 1319              	.L145:
 754:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1320              		.loc 1 754 19 view .LVU382
 1321 0034 4FF0C040 		mov	r0, #1610612736
 1322              	.L139:
 1323              	.LVL90:
 767:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 768:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 769:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 770:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 1324              		.loc 1 770 3 is_stmt 1 view .LVU383
 1325              		.loc 1 770 15 is_stmt 0 view .LVU384
 1326 0038 0224     		movs	r4, #2
ARM GAS  /tmp/cc5SPtY9.s 			page 39


 1327 003a 83F84940 		strb	r4, [r3, #73]
 771:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 772:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send block erase command sequence */
 773:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 1328              		.loc 1 773 3 is_stmt 1 view .LVU385
 1329 003e 154C     		ldr	r4, .L155
 1330 0040 2468     		ldr	r4, [r4]
 1331 0042 012C     		cmp	r4, #1
 1332 0044 1CD0     		beq	.L153
 1333              		.loc 1 773 3 is_stmt 0 discriminator 2 view .LVU386
 1334 0046 00F25556 		addw	r6, r0, #1365
 1335              	.L141:
 1336              		.loc 1 773 3 discriminator 4 view .LVU387
 1337 004a 3546     		mov	r5, r6
 1338 004c AA27     		movs	r7, #170
 1339 004e 3780     		strh	r7, [r6]	@ movhi
 774:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1340              		.loc 1 774 3 is_stmt 1 discriminator 4 view .LVU388
 1341 0050 012C     		cmp	r4, #1
 1342 0052 18D0     		beq	.L154
 1343              		.loc 1 774 3 is_stmt 0 discriminator 2 view .LVU389
 1344 0054 00F2AA20 		addw	r0, r0, #682
 1345              	.LVL91:
 1346              	.L143:
 1347              		.loc 1 774 3 discriminator 4 view .LVU390
 1348 0058 5524     		movs	r4, #85
 1349 005a 0480     		strh	r4, [r0]	@ movhi
 775:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1350              		.loc 1 775 3 is_stmt 1 discriminator 4 view .LVU391
 1351 005c 8026     		movs	r6, #128
 1352 005e 2E80     		strh	r6, [r5]	@ movhi
 776:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH), NOR_CMD_DA
 1353              		.loc 1 776 3 discriminator 4 view .LVU392
 1354 0060 AA26     		movs	r6, #170
 1355 0062 2E80     		strh	r6, [r5]	@ movhi
 777:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH), NOR_CMD_DAT
 1356              		.loc 1 777 3 discriminator 4 view .LVU393
 1357 0064 0480     		strh	r4, [r0]	@ movhi
 778:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE((uint32_t)(BlockAddress + Address), NOR_CMD_DATA_BLOCK_ERASE);
 1358              		.loc 1 778 3 discriminator 4 view .LVU394
 1359 0066 3020     		movs	r0, #48
 1360 0068 8852     		strh	r0, [r1, r2]	@ movhi
 779:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 780:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR memory status and update the controller state */
 781:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1361              		.loc 1 781 3 discriminator 4 view .LVU395
 1362              		.loc 1 781 15 is_stmt 0 discriminator 4 view .LVU396
 1363 006a 0122     		movs	r2, #1
 1364              	.LVL92:
 1365              		.loc 1 781 15 discriminator 4 view .LVU397
 1366 006c 83F84920 		strb	r2, [r3, #73]
 782:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 783:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 784:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 1367              		.loc 1 784 3 is_stmt 1 discriminator 4 view .LVU398
 1368              		.loc 1 784 3 discriminator 4 view .LVU399
 1369 0070 0020     		movs	r0, #0
ARM GAS  /tmp/cc5SPtY9.s 			page 40


 1370 0072 83F84800 		strb	r0, [r3, #72]
 1371              		.loc 1 784 3 discriminator 4 view .LVU400
 785:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 786:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 1372              		.loc 1 786 3 discriminator 4 view .LVU401
 787:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  
 788:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1373              		.loc 1 788 1 is_stmt 0 discriminator 4 view .LVU402
 1374 0076 F0BC     		pop	{r4, r5, r6, r7}
 1375              	.LCFI20:
 1376              		.cfi_remember_state
 1377              		.cfi_restore 7
 1378              		.cfi_restore 6
 1379              		.cfi_restore 5
 1380              		.cfi_restore 4
 1381              		.cfi_def_cfa_offset 0
 1382 0078 7047     		bx	lr
 1383              	.LVL93:
 1384              	.L146:
 1385              	.LCFI21:
 1386              		.cfi_restore_state
 758:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1387              		.loc 1 758 19 view .LVU403
 1388 007a 4FF0C840 		mov	r0, #1677721600
 1389 007e DBE7     		b	.L139
 1390              	.LVL94:
 1391              	.L153:
 773:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1392              		.loc 1 773 3 discriminator 1 view .LVU404
 1393 0080 00F6AA26 		addw	r6, r0, #2730
 1394 0084 E1E7     		b	.L141
 1395              	.L154:
 774:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1396              		.loc 1 774 3 discriminator 1 view .LVU405
 1397 0086 00F25450 		addw	r0, r0, #1364
 1398              	.LVL95:
 774:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1399              		.loc 1 774 3 discriminator 1 view .LVU406
 1400 008a E5E7     		b	.L143
 1401              	.LVL96:
 1402              	.L144:
 1403              	.LCFI22:
 1404              		.cfi_def_cfa_offset 0
 1405              		.cfi_restore 4
 1406              		.cfi_restore 5
 1407              		.cfi_restore 6
 1408              		.cfi_restore 7
 743:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1409              		.loc 1 743 3 view .LVU407
 1410 008c 0220     		movs	r0, #2
 1411 008e 7047     		bx	lr
 1412              	.L149:
 1413              		.loc 1 788 1 view .LVU408
 1414 0090 7047     		bx	lr
 1415              	.L156:
 1416 0092 00BF     		.align	2
 1417              	.L155:
ARM GAS  /tmp/cc5SPtY9.s 			page 41


 1418 0094 00000000 		.word	.LANCHOR0
 1419              		.cfi_endproc
 1420              	.LFE143:
 1422              		.section	.text.HAL_NOR_Erase_Chip,"ax",%progbits
 1423              		.align	1
 1424              		.global	HAL_NOR_Erase_Chip
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
 1428              		.fpu fpv4-sp-d16
 1430              	HAL_NOR_Erase_Chip:
 1431              	.LVL97:
 1432              	.LFB144:
 789:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 790:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 791:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Erase the entire NOR chip.
 792:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 793:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 794:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Address  Device address  
 795:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 796:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 797:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address)
 798:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1433              		.loc 1 798 1 is_stmt 1 view -0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 0, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 799:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1438              		.loc 1 799 3 view .LVU410
 800:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 801:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 802:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   UNUSED(Address);
 1439              		.loc 1 802 3 view .LVU411
 803:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 804:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 805:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1440              		.loc 1 805 3 view .LVU412
 1441              		.loc 1 805 3 view .LVU413
 1442 0000 90F84820 		ldrb	r2, [r0, #72]	@ zero_extendqisi2
 1443 0004 012A     		cmp	r2, #1
 1444 0006 41D0     		beq	.L164
 1445 0008 0346     		mov	r3, r0
 1446              		.loc 1 805 3 discriminator 2 view .LVU414
 1447 000a 0122     		movs	r2, #1
 1448 000c 80F84820 		strb	r2, [r0, #72]
 1449              		.loc 1 805 3 discriminator 2 view .LVU415
 806:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 807:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 808:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 1450              		.loc 1 808 3 discriminator 2 view .LVU416
 1451              		.loc 1 808 10 is_stmt 0 discriminator 2 view .LVU417
 1452 0010 90F84900 		ldrb	r0, [r0, #73]	@ zero_extendqisi2
 1453              	.LVL98:
 1454              		.loc 1 808 10 discriminator 2 view .LVU418
 1455 0014 C0B2     		uxtb	r0, r0
 1456              		.loc 1 808 5 discriminator 2 view .LVU419
ARM GAS  /tmp/cc5SPtY9.s 			page 42


 1457 0016 0228     		cmp	r0, #2
 1458 0018 3AD0     		beq	.L169
 798:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1459              		.loc 1 798 1 view .LVU420
 1460 001a 30B4     		push	{r4, r5}
 1461              	.LCFI23:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 4, -8
 1464              		.cfi_offset 5, -4
 809:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 810:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 811:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 812:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 813:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 814:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1465              		.loc 1 814 3 is_stmt 1 view .LVU421
 1466              		.loc 1 814 17 is_stmt 0 view .LVU422
 1467 001c 9A68     		ldr	r2, [r3, #8]
 1468              		.loc 1 814 6 view .LVU423
 1469 001e 4AB1     		cbz	r2, .L165
 815:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 816:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 817:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 818:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1470              		.loc 1 818 8 is_stmt 1 view .LVU424
 1471              		.loc 1 818 11 is_stmt 0 view .LVU425
 1472 0020 022A     		cmp	r2, #2
 1473 0022 2AD0     		beq	.L166
 819:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 820:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 821:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 822:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1474              		.loc 1 822 8 is_stmt 1 view .LVU426
 1475              		.loc 1 822 11 is_stmt 0 view .LVU427
 1476 0024 042A     		cmp	r2, #4
 1477 0026 02D0     		beq	.L172
 823:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 824:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 825:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 826:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 827:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 828:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 1478              		.loc 1 828 19 view .LVU428
 1479 0028 4FF0D842 		mov	r2, #1811939328
 1480 002c 04E0     		b	.L159
 1481              	.L172:
 824:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1482              		.loc 1 824 19 view .LVU429
 1483 002e 4FF0D042 		mov	r2, #1744830464
 1484 0032 01E0     		b	.L159
 1485              	.L165:
 816:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1486              		.loc 1 816 19 view .LVU430
 1487 0034 4FF0C042 		mov	r2, #1610612736
 1488              	.L159:
 1489              	.LVL99:
 829:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
ARM GAS  /tmp/cc5SPtY9.s 			page 43


 830:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 831:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 832:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;  
 1490              		.loc 1 832 3 is_stmt 1 view .LVU431
 1491              		.loc 1 832 15 is_stmt 0 view .LVU432
 1492 0038 0221     		movs	r1, #2
 1493              	.LVL100:
 1494              		.loc 1 832 15 view .LVU433
 1495 003a 83F84910 		strb	r1, [r3, #73]
 833:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 834:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send NOR chip erase command sequence */
 835:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DAT
 1496              		.loc 1 835 3 is_stmt 1 view .LVU434
 1497 003e 1549     		ldr	r1, .L175
 1498 0040 0868     		ldr	r0, [r1]
 1499 0042 0128     		cmp	r0, #1
 1500 0044 1CD0     		beq	.L173
 1501              		.loc 1 835 3 is_stmt 0 discriminator 2 view .LVU435
 1502 0046 02F25554 		addw	r4, r2, #1365
 1503              	.L161:
 1504              		.loc 1 835 3 discriminator 4 view .LVU436
 1505 004a 2146     		mov	r1, r4
 1506 004c AA25     		movs	r5, #170
 1507 004e 2580     		strh	r5, [r4]	@ movhi
 836:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1508              		.loc 1 836 3 is_stmt 1 discriminator 4 view .LVU437
 1509 0050 0128     		cmp	r0, #1
 1510 0052 18D0     		beq	.L174
 1511              		.loc 1 836 3 is_stmt 0 discriminator 2 view .LVU438
 1512 0054 02F2AA22 		addw	r2, r2, #682
 1513              	.LVL101:
 1514              	.L163:
 1515              		.loc 1 836 3 discriminator 4 view .LVU439
 1516 0058 5520     		movs	r0, #85
 1517 005a 1080     		strh	r0, [r2]	@ movhi
 837:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1518              		.loc 1 837 3 is_stmt 1 discriminator 4 view .LVU440
 1519 005c 8024     		movs	r4, #128
 1520 005e 0C80     		strh	r4, [r1]	@ movhi
 838:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH), NOR_CMD_DA
 1521              		.loc 1 838 3 discriminator 4 view .LVU441
 1522 0060 AA24     		movs	r4, #170
 1523 0062 0C80     		strh	r4, [r1]	@ movhi
 839:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH), NOR_CMD_DAT
 1524              		.loc 1 839 3 discriminator 4 view .LVU442
 1525 0064 1080     		strh	r0, [r2]	@ movhi
 840:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SIXTH), NOR_CMD_DAT
 1526              		.loc 1 840 3 discriminator 4 view .LVU443
 1527 0066 1022     		movs	r2, #16
 1528 0068 0A80     		strh	r2, [r1]	@ movhi
 841:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 842:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR memory status and update the controller state */
 843:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1529              		.loc 1 843 3 discriminator 4 view .LVU444
 1530              		.loc 1 843 15 is_stmt 0 discriminator 4 view .LVU445
 1531 006a 0122     		movs	r2, #1
 1532 006c 83F84920 		strb	r2, [r3, #73]
ARM GAS  /tmp/cc5SPtY9.s 			page 44


 844:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 845:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 846:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 1533              		.loc 1 846 3 is_stmt 1 discriminator 4 view .LVU446
 1534              		.loc 1 846 3 discriminator 4 view .LVU447
 1535 0070 0020     		movs	r0, #0
 1536 0072 83F84800 		strb	r0, [r3, #72]
 1537              		.loc 1 846 3 discriminator 4 view .LVU448
 847:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 848:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 1538              		.loc 1 848 3 discriminator 4 view .LVU449
 849:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1539              		.loc 1 849 1 is_stmt 0 discriminator 4 view .LVU450
 1540 0076 30BC     		pop	{r4, r5}
 1541              	.LCFI24:
 1542              		.cfi_remember_state
 1543              		.cfi_restore 5
 1544              		.cfi_restore 4
 1545              		.cfi_def_cfa_offset 0
 1546 0078 7047     		bx	lr
 1547              	.LVL102:
 1548              	.L166:
 1549              	.LCFI25:
 1550              		.cfi_restore_state
 820:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1551              		.loc 1 820 19 view .LVU451
 1552 007a 4FF0C842 		mov	r2, #1677721600
 1553 007e DBE7     		b	.L159
 1554              	.LVL103:
 1555              	.L173:
 835:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DA
 1556              		.loc 1 835 3 discriminator 1 view .LVU452
 1557 0080 02F6AA24 		addw	r4, r2, #2730
 1558 0084 E1E7     		b	.L161
 1559              	.L174:
 836:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1560              		.loc 1 836 3 discriminator 1 view .LVU453
 1561 0086 02F25452 		addw	r2, r2, #1364
 1562              	.LVL104:
 836:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DAT
 1563              		.loc 1 836 3 discriminator 1 view .LVU454
 1564 008a E5E7     		b	.L163
 1565              	.LVL105:
 1566              	.L164:
 1567              	.LCFI26:
 1568              		.cfi_def_cfa_offset 0
 1569              		.cfi_restore 4
 1570              		.cfi_restore 5
 805:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1571              		.loc 1 805 3 view .LVU455
 1572 008c 0220     		movs	r0, #2
 1573              	.LVL106:
 805:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1574              		.loc 1 805 3 view .LVU456
 1575 008e 7047     		bx	lr
 1576              	.LVL107:
 1577              	.L169:
ARM GAS  /tmp/cc5SPtY9.s 			page 45


 1578              		.loc 1 849 1 view .LVU457
 1579 0090 7047     		bx	lr
 1580              	.L176:
 1581 0092 00BF     		.align	2
 1582              	.L175:
 1583 0094 00000000 		.word	.LANCHOR0
 1584              		.cfi_endproc
 1585              	.LFE144:
 1587              		.section	.text.HAL_NOR_Read_CFI,"ax",%progbits
 1588              		.align	1
 1589              		.global	HAL_NOR_Read_CFI
 1590              		.syntax unified
 1591              		.thumb
 1592              		.thumb_func
 1593              		.fpu fpv4-sp-d16
 1595              	HAL_NOR_Read_CFI:
 1596              	.LVL108:
 1597              	.LFB145:
 850:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 851:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 852:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Read NOR flash CFI IDs
 853:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 854:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
 855:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  pNOR_CFI  pointer to NOR CFI IDs structure  
 856:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
 857:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 858:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI)
 859:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1598              		.loc 1 859 1 is_stmt 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 860:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1603              		.loc 1 860 3 view .LVU459
 861:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 862:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 863:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1604              		.loc 1 863 3 view .LVU460
 1605              		.loc 1 863 3 view .LVU461
 1606 0000 90F84820 		ldrb	r2, [r0, #72]	@ zero_extendqisi2
 1607 0004 012A     		cmp	r2, #1
 1608 0006 52D0     		beq	.L190
 1609 0008 0346     		mov	r3, r0
 1610              		.loc 1 863 3 discriminator 2 view .LVU462
 1611 000a 0122     		movs	r2, #1
 1612 000c 80F84820 		strb	r2, [r0, #72]
 1613              		.loc 1 863 3 discriminator 2 view .LVU463
 864:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 865:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 866:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(hnor->State == HAL_NOR_STATE_BUSY)
 1614              		.loc 1 866 3 discriminator 2 view .LVU464
 1615              		.loc 1 866 10 is_stmt 0 discriminator 2 view .LVU465
 1616 0010 90F84900 		ldrb	r0, [r0, #73]	@ zero_extendqisi2
 1617              	.LVL109:
 1618              		.loc 1 866 10 discriminator 2 view .LVU466
 1619 0014 C0B2     		uxtb	r0, r0
ARM GAS  /tmp/cc5SPtY9.s 			page 46


 1620              		.loc 1 866 5 discriminator 2 view .LVU467
 1621 0016 0228     		cmp	r0, #2
 1622 0018 4BD0     		beq	.L195
 859:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t deviceaddress = 0U;
 1623              		.loc 1 859 1 view .LVU468
 1624 001a 30B4     		push	{r4, r5}
 1625              	.LCFI27:
 1626              		.cfi_def_cfa_offset 8
 1627              		.cfi_offset 4, -8
 1628              		.cfi_offset 5, -4
 867:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 868:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****      return HAL_BUSY;
 869:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 870:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 871:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Select the NOR device address */
 872:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1629              		.loc 1 872 3 is_stmt 1 view .LVU469
 1630              		.loc 1 872 17 is_stmt 0 view .LVU470
 1631 001c 9A68     		ldr	r2, [r3, #8]
 1632              		.loc 1 872 6 view .LVU471
 1633 001e 4AB1     		cbz	r2, .L191
 873:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 874:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 875:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 876:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1634              		.loc 1 876 8 is_stmt 1 view .LVU472
 1635              		.loc 1 876 11 is_stmt 0 view .LVU473
 1636 0020 022A     		cmp	r2, #2
 1637 0022 33D0     		beq	.L192
 877:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 878:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 879:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 880:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1638              		.loc 1 880 8 is_stmt 1 view .LVU474
 1639              		.loc 1 880 11 is_stmt 0 view .LVU475
 1640 0024 042A     		cmp	r2, #4
 1641 0026 02D0     		beq	.L198
 881:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 882:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 883:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 884:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 885:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 886:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 1642              		.loc 1 886 19 view .LVU476
 1643 0028 4FF0D842 		mov	r2, #1811939328
 1644 002c 04E0     		b	.L179
 1645              	.L198:
 882:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1646              		.loc 1 882 19 view .LVU477
 1647 002e 4FF0D042 		mov	r2, #1744830464
 1648 0032 01E0     		b	.L179
 1649              	.L191:
 874:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1650              		.loc 1 874 19 view .LVU478
 1651 0034 4FF0C042 		mov	r2, #1610612736
 1652              	.L179:
 1653              	.LVL110:
ARM GAS  /tmp/cc5SPtY9.s 			page 47


 887:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }  
 888:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
 889:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
 890:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 1654              		.loc 1 890 3 is_stmt 1 view .LVU479
 1655              		.loc 1 890 15 is_stmt 0 view .LVU480
 1656 0038 0220     		movs	r0, #2
 1657 003a 83F84900 		strb	r0, [r3, #73]
 891:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 892:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Send read CFI query command */
 893:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_CFI), NOR_CMD
 1658              		.loc 1 893 3 is_stmt 1 view .LVU481
 1659 003e 1D48     		ldr	r0, .L204
 1660 0040 0068     		ldr	r0, [r0]
 1661 0042 0128     		cmp	r0, #1
 1662 0044 25D0     		beq	.L199
 1663              		.loc 1 893 3 is_stmt 0 discriminator 2 view .LVU482
 1664 0046 02F15504 		add	r4, r2, #85
 1665              	.L181:
 1666              		.loc 1 893 3 discriminator 4 view .LVU483
 1667 004a 9825     		movs	r5, #152
 1668 004c 2580     		strh	r5, [r4]	@ movhi
 894:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 895:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* read the NOR CFI information */
 896:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_1 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI1_ADD
 1669              		.loc 1 896 3 is_stmt 1 discriminator 4 view .LVU484
 1670              		.loc 1 896 22 is_stmt 0 discriminator 4 view .LVU485
 1671 004e 0128     		cmp	r0, #1
 1672 0050 22D0     		beq	.L200
 1673              		.loc 1 896 22 discriminator 2 view .LVU486
 1674 0052 02F16104 		add	r4, r2, #97
 1675              	.L183:
 1676              		.loc 1 896 21 discriminator 4 view .LVU487
 1677 0056 2488     		ldrh	r4, [r4]
 1678              		.loc 1 896 19 discriminator 4 view .LVU488
 1679 0058 0C80     		strh	r4, [r1]	@ movhi
 897:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_2 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI2_ADD
 1680              		.loc 1 897 3 is_stmt 1 discriminator 4 view .LVU489
 1681              		.loc 1 897 22 is_stmt 0 discriminator 4 view .LVU490
 1682 005a 0128     		cmp	r0, #1
 1683 005c 1FD0     		beq	.L201
 1684              		.loc 1 897 22 discriminator 2 view .LVU491
 1685 005e 02F16204 		add	r4, r2, #98
 1686              	.L185:
 1687              		.loc 1 897 21 discriminator 4 view .LVU492
 1688 0062 2488     		ldrh	r4, [r4]
 1689              		.loc 1 897 19 discriminator 4 view .LVU493
 1690 0064 4C80     		strh	r4, [r1, #2]	@ movhi
 898:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_3 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI3_ADD
 1691              		.loc 1 898 3 is_stmt 1 discriminator 4 view .LVU494
 1692              		.loc 1 898 22 is_stmt 0 discriminator 4 view .LVU495
 1693 0066 0128     		cmp	r0, #1
 1694 0068 1CD0     		beq	.L202
 1695              		.loc 1 898 22 discriminator 2 view .LVU496
 1696 006a 02F16304 		add	r4, r2, #99
 1697              	.L187:
 1698              		.loc 1 898 21 discriminator 4 view .LVU497
ARM GAS  /tmp/cc5SPtY9.s 			page 48


 1699 006e 2488     		ldrh	r4, [r4]
 1700              		.loc 1 898 19 discriminator 4 view .LVU498
 1701 0070 8C80     		strh	r4, [r1, #4]	@ movhi
 899:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_4 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI4_ADD
 1702              		.loc 1 899 3 is_stmt 1 discriminator 4 view .LVU499
 1703              		.loc 1 899 22 is_stmt 0 discriminator 4 view .LVU500
 1704 0072 0128     		cmp	r0, #1
 1705 0074 19D0     		beq	.L203
 1706              		.loc 1 899 22 discriminator 2 view .LVU501
 1707 0076 6432     		adds	r2, r2, #100
 1708              	.LVL111:
 1709              	.L189:
 1710              		.loc 1 899 21 discriminator 4 view .LVU502
 1711 0078 1288     		ldrh	r2, [r2]
 1712              		.loc 1 899 19 discriminator 4 view .LVU503
 1713 007a CA80     		strh	r2, [r1, #6]	@ movhi
 900:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 901:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Check the NOR controller state */
 902:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1714              		.loc 1 902 3 is_stmt 1 discriminator 4 view .LVU504
 1715              		.loc 1 902 15 is_stmt 0 discriminator 4 view .LVU505
 1716 007c 0122     		movs	r2, #1
 1717 007e 83F84920 		strb	r2, [r3, #73]
 903:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 904:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
 905:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 1718              		.loc 1 905 3 is_stmt 1 discriminator 4 view .LVU506
 1719              		.loc 1 905 3 discriminator 4 view .LVU507
 1720 0082 0020     		movs	r0, #0
 1721 0084 83F84800 		strb	r0, [r3, #72]
 1722              		.loc 1 905 3 discriminator 4 view .LVU508
 906:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 907:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;
 1723              		.loc 1 907 3 discriminator 4 view .LVU509
 908:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1724              		.loc 1 908 1 is_stmt 0 discriminator 4 view .LVU510
 1725 0088 30BC     		pop	{r4, r5}
 1726              	.LCFI28:
 1727              		.cfi_remember_state
 1728              		.cfi_restore 5
 1729              		.cfi_restore 4
 1730              		.cfi_def_cfa_offset 0
 1731 008a 7047     		bx	lr
 1732              	.LVL112:
 1733              	.L192:
 1734              	.LCFI29:
 1735              		.cfi_restore_state
 878:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 1736              		.loc 1 878 19 view .LVU511
 1737 008c 4FF0C842 		mov	r2, #1677721600
 1738 0090 D2E7     		b	.L179
 1739              	.LVL113:
 1740              	.L199:
 893:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1741              		.loc 1 893 3 discriminator 1 view .LVU512
 1742 0092 02F1AA04 		add	r4, r2, #170
 1743 0096 D8E7     		b	.L181
ARM GAS  /tmp/cc5SPtY9.s 			page 49


 1744              	.L200:
 896:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_2 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI2_ADD
 1745              		.loc 1 896 22 discriminator 1 view .LVU513
 1746 0098 02F1C204 		add	r4, r2, #194
 1747 009c DBE7     		b	.L183
 1748              	.L201:
 897:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_3 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI3_ADD
 1749              		.loc 1 897 22 discriminator 1 view .LVU514
 1750 009e 02F1C404 		add	r4, r2, #196
 1751 00a2 DEE7     		b	.L185
 1752              	.L202:
 898:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   pNOR_CFI->CFI_4 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI4_ADD
 1753              		.loc 1 898 22 discriminator 1 view .LVU515
 1754 00a4 02F1C604 		add	r4, r2, #198
 1755 00a8 E1E7     		b	.L187
 1756              	.L203:
 899:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1757              		.loc 1 899 22 discriminator 1 view .LVU516
 1758 00aa C832     		adds	r2, r2, #200
 1759              	.LVL114:
 899:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1760              		.loc 1 899 22 discriminator 1 view .LVU517
 1761 00ac E4E7     		b	.L189
 1762              	.LVL115:
 1763              	.L190:
 1764              	.LCFI30:
 1765              		.cfi_def_cfa_offset 0
 1766              		.cfi_restore 4
 1767              		.cfi_restore 5
 863:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1768              		.loc 1 863 3 view .LVU518
 1769 00ae 0220     		movs	r0, #2
 1770              	.LVL116:
 863:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
 1771              		.loc 1 863 3 view .LVU519
 1772 00b0 7047     		bx	lr
 1773              	.LVL117:
 1774              	.L195:
 1775              		.loc 1 908 1 view .LVU520
 1776 00b2 7047     		bx	lr
 1777              	.L205:
 1778              		.align	2
 1779              	.L204:
 1780 00b4 00000000 		.word	.LANCHOR0
 1781              		.cfi_endproc
 1782              	.LFE145:
 1784              		.section	.text.HAL_NOR_WriteOperation_Enable,"ax",%progbits
 1785              		.align	1
 1786              		.global	HAL_NOR_WriteOperation_Enable
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1790              		.fpu fpv4-sp-d16
 1792              	HAL_NOR_WriteOperation_Enable:
 1793              	.LVL118:
 1794              	.LFB146:
 909:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
ARM GAS  /tmp/cc5SPtY9.s 			page 50


 910:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 911:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 912:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Register a User NOR Callback
 913:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *         To be used instead of the weak (surcharged) predefined callback
 914:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param hnor : NOR handle
 915:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param CallbackId : ID of the callback to be registered
 916:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *        This parameter can be one of the following values:
 917:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_INIT_CB_ID       NOR MspInit callback ID
 918:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_DEINIT_CB_ID     NOR MspDeInit callback ID
 919:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param pCallback : pointer to the Callback function
 920:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval status
 921:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 922:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_RegisterCallback (NOR_HandleTypeDef *hnor, HAL_NOR_CallbackIDTypeDef Call
 923:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 924:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 925:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 926:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 927:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if(pCallback == NULL)
 928:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 929:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     return HAL_ERROR;
 930:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 931:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 932:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process locked */
 933:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 934:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 935:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   state = hnor->State;
 936:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if((state == HAL_NOR_STATE_READY) || (state == HAL_NOR_STATE_RESET) || (state == HAL_NOR_STATE_PR
 937:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 938:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     switch (CallbackId)
 939:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
 940:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     case HAL_NOR_MSP_INIT_CB_ID :
 941:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       hnor->MspInitCallback = pCallback;
 942:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 943:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     case HAL_NOR_MSP_DEINIT_CB_ID :
 944:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       hnor->MspDeInitCallback = pCallback;
 945:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 946:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     default :
 947:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       /* update return status */
 948:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       status =  HAL_ERROR;
 949:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 950:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 951:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 952:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else
 953:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 954:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* update return status */
 955:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     status =  HAL_ERROR;
 956:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 957:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 958:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Release Lock */
 959:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 960:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return status;
 961:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 962:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 963:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
 964:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Unregister a User NOR Callback
 965:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *         NOR Callback is redirected to the weak (surcharged) predefined callback
 966:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param hnor : NOR handle
ARM GAS  /tmp/cc5SPtY9.s 			page 51


 967:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param CallbackId : ID of the callback to be unregistered
 968:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *        This parameter can be one of the following values:
 969:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_INIT_CB_ID       NOR MspInit callback ID
 970:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_DEINIT_CB_ID     NOR MspDeInit callback ID
 971:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval status
 972:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
 973:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_UnRegisterCallback (NOR_HandleTypeDef *hnor, HAL_NOR_CallbackIDTypeDef Ca
 974:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 975:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 976:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 977:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 978:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process locked */
 979:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 980:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 981:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   state = hnor->State;
 982:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   if((state == HAL_NOR_STATE_READY) || (state == HAL_NOR_STATE_RESET) || (state == HAL_NOR_STATE_PR
 983:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 984:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     switch (CallbackId)
 985:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
 986:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     case HAL_NOR_MSP_INIT_CB_ID :
 987:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       hnor->MspInitCallback = HAL_NOR_MspInit;
 988:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 989:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     case HAL_NOR_MSP_DEINIT_CB_ID :
 990:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       hnor->MspDeInitCallback = HAL_NOR_MspDeInit;
 991:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 992:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     default :
 993:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       /* update return status */
 994:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       status =  HAL_ERROR;
 995:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       break;
 996:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 997:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
 998:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   else
 999:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
1000:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* update return status */
1001:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     status =  HAL_ERROR;
1002:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
1003:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1004:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Release Lock */
1005:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
1006:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return status;
1007:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
1008:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
1009:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1010:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @}
1011:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1012:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1013:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group3 NOR Control functions
1014:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  *  @brief   management functions 
1015:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  *
1016:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @verbatim   
1017:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
1018:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****                         ##### NOR Control functions #####
1019:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
1020:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   [..]
1021:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     This subsection provides a set of functions allowing to control dynamically
1022:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     the NOR interface.
1023:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
ARM GAS  /tmp/cc5SPtY9.s 			page 52


1024:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @endverbatim
1025:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
1026:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1027:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
1028:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1029:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Enables dynamically NOR write operation.
1030:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1031:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
1032:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
1033:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1034:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor)
1035:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1795              		.loc 1 1035 1 is_stmt 1 view -0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 1799              		.loc 1 1035 1 is_stmt 0 view .LVU522
 1800 0000 38B5     		push	{r3, r4, r5, lr}
 1801              	.LCFI31:
 1802              		.cfi_def_cfa_offset 16
 1803              		.cfi_offset 3, -16
 1804              		.cfi_offset 4, -12
 1805              		.cfi_offset 5, -8
 1806              		.cfi_offset 14, -4
1036:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
1037:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1807              		.loc 1 1037 3 is_stmt 1 view .LVU523
 1808              		.loc 1 1037 3 view .LVU524
 1809 0002 90F84830 		ldrb	r3, [r0, #72]	@ zero_extendqisi2
 1810 0006 012B     		cmp	r3, #1
 1811 0008 0DD0     		beq	.L208
 1812 000a 0446     		mov	r4, r0
 1813              		.loc 1 1037 3 discriminator 2 view .LVU525
 1814 000c 0125     		movs	r5, #1
 1815 000e 80F84850 		strb	r5, [r0, #72]
 1816              		.loc 1 1037 3 discriminator 2 view .LVU526
1038:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1039:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Enable write operation */
1040:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_WriteOperation_Enable(hnor->Instance, hnor->Init.NSBank); 
 1817              		.loc 1 1040 3 discriminator 2 view .LVU527
 1818 0012 8168     		ldr	r1, [r0, #8]
 1819 0014 0068     		ldr	r0, [r0]
 1820              	.LVL119:
 1821              		.loc 1 1040 3 is_stmt 0 discriminator 2 view .LVU528
 1822 0016 FFF7FEFF 		bl	FSMC_NORSRAM_WriteOperation_Enable
 1823              	.LVL120:
1041:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1042:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
1043:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 1824              		.loc 1 1043 3 is_stmt 1 discriminator 2 view .LVU529
 1825              		.loc 1 1043 15 is_stmt 0 discriminator 2 view .LVU530
 1826 001a 84F84950 		strb	r5, [r4, #73]
1044:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1045:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
1046:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor); 
 1827              		.loc 1 1046 3 is_stmt 1 discriminator 2 view .LVU531
 1828              		.loc 1 1046 3 discriminator 2 view .LVU532
ARM GAS  /tmp/cc5SPtY9.s 			page 53


 1829 001e 0020     		movs	r0, #0
 1830 0020 84F84800 		strb	r0, [r4, #72]
 1831              		.loc 1 1046 3 discriminator 2 view .LVU533
1047:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1048:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 1832              		.loc 1 1048 3 discriminator 2 view .LVU534
 1833              	.LVL121:
 1834              	.L207:
1049:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1835              		.loc 1 1049 1 is_stmt 0 view .LVU535
 1836 0024 38BD     		pop	{r3, r4, r5, pc}
 1837              	.LVL122:
 1838              	.L208:
1037:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1839              		.loc 1 1037 3 view .LVU536
 1840 0026 0220     		movs	r0, #2
 1841              	.LVL123:
1037:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1842              		.loc 1 1037 3 view .LVU537
 1843 0028 FCE7     		b	.L207
 1844              		.cfi_endproc
 1845              	.LFE146:
 1847              		.section	.text.HAL_NOR_WriteOperation_Disable,"ax",%progbits
 1848              		.align	1
 1849              		.global	HAL_NOR_WriteOperation_Disable
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1853              		.fpu fpv4-sp-d16
 1855              	HAL_NOR_WriteOperation_Disable:
 1856              	.LVL124:
 1857              	.LFB147:
1050:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1051:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1052:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Disables dynamically NOR write operation.
1053:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1054:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
1055:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval HAL status
1056:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1057:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor)
1058:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1858              		.loc 1 1058 1 is_stmt 1 view -0
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 0
 1861              		@ frame_needed = 0, uses_anonymous_args = 0
1059:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
1060:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_LOCK(hnor);
 1862              		.loc 1 1060 3 view .LVU539
 1863              		.loc 1 1060 3 view .LVU540
 1864 0000 90F84830 		ldrb	r3, [r0, #72]	@ zero_extendqisi2
 1865 0004 012B     		cmp	r3, #1
 1866 0006 12D0     		beq	.L212
1058:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process Locked */
 1867              		.loc 1 1058 1 is_stmt 0 discriminator 2 view .LVU541
 1868 0008 10B5     		push	{r4, lr}
 1869              	.LCFI32:
 1870              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc5SPtY9.s 			page 54


 1871              		.cfi_offset 4, -8
 1872              		.cfi_offset 14, -4
 1873 000a 0446     		mov	r4, r0
 1874              		.loc 1 1060 3 is_stmt 1 discriminator 2 view .LVU542
 1875 000c 0123     		movs	r3, #1
 1876 000e 80F84830 		strb	r3, [r0, #72]
 1877              		.loc 1 1060 3 discriminator 2 view .LVU543
1061:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1062:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the SRAM controller state */
1063:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_BUSY;
 1878              		.loc 1 1063 3 discriminator 2 view .LVU544
 1879              		.loc 1 1063 15 is_stmt 0 discriminator 2 view .LVU545
 1880 0012 0223     		movs	r3, #2
 1881 0014 80F84930 		strb	r3, [r0, #73]
1064:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
1065:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Disable write operation */
1066:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   FMC_NORSRAM_WriteOperation_Disable(hnor->Instance, hnor->Init.NSBank); 
 1882              		.loc 1 1066 3 is_stmt 1 discriminator 2 view .LVU546
 1883 0018 8168     		ldr	r1, [r0, #8]
 1884 001a 0068     		ldr	r0, [r0]
 1885              	.LVL125:
 1886              		.loc 1 1066 3 is_stmt 0 discriminator 2 view .LVU547
 1887 001c FFF7FEFF 		bl	FSMC_NORSRAM_WriteOperation_Disable
 1888              	.LVL126:
1067:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1068:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Update the NOR controller state */
1069:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_PROTECTED;
 1889              		.loc 1 1069 3 is_stmt 1 discriminator 2 view .LVU548
 1890              		.loc 1 1069 15 is_stmt 0 discriminator 2 view .LVU549
 1891 0020 0423     		movs	r3, #4
 1892 0022 84F84930 		strb	r3, [r4, #73]
1070:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1071:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Process unlocked */
1072:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   __HAL_UNLOCK(hnor); 
 1893              		.loc 1 1072 3 is_stmt 1 discriminator 2 view .LVU550
 1894              		.loc 1 1072 3 discriminator 2 view .LVU551
 1895 0026 0020     		movs	r0, #0
 1896 0028 84F84800 		strb	r0, [r4, #72]
 1897              		.loc 1 1072 3 discriminator 2 view .LVU552
1073:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1074:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return HAL_OK;  
 1898              		.loc 1 1074 3 discriminator 2 view .LVU553
1075:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1899              		.loc 1 1075 1 is_stmt 0 discriminator 2 view .LVU554
 1900 002c 10BD     		pop	{r4, pc}
 1901              	.LVL127:
 1902              	.L212:
 1903              	.LCFI33:
 1904              		.cfi_def_cfa_offset 0
 1905              		.cfi_restore 4
 1906              		.cfi_restore 14
1060:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
 1907              		.loc 1 1060 3 view .LVU555
 1908 002e 0220     		movs	r0, #2
 1909              	.LVL128:
 1910              		.loc 1 1075 1 view .LVU556
 1911 0030 7047     		bx	lr
ARM GAS  /tmp/cc5SPtY9.s 			page 55


 1912              		.cfi_endproc
 1913              	.LFE147:
 1915              		.section	.text.HAL_NOR_GetState,"ax",%progbits
 1916              		.align	1
 1917              		.global	HAL_NOR_GetState
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1921              		.fpu fpv4-sp-d16
 1923              	HAL_NOR_GetState:
 1924              	.LVL129:
 1925              	.LFB148:
1076:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1077:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1078:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @}
1079:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */  
1080:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1081:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group4 NOR State functions 
1082:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  *  @brief   Peripheral State functions 
1083:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****  *
1084:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @verbatim   
1085:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================
1086:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****                       ##### NOR State functions #####
1087:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   ==============================================================================  
1088:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   [..]
1089:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     This subsection permits to get in run-time the status of the NOR controller 
1090:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     and the data flow.
1091:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1092:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** @endverbatim
1093:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @{
1094:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1095:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1096:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1097:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  return the NOR controller state
1098:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1099:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.
1100:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval NOR controller state
1101:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1102:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_NOR_StateTypeDef HAL_NOR_GetState(NOR_HandleTypeDef *hnor)
1103:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** {
 1926              		.loc 1 1103 1 is_stmt 1 view -0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 0
 1929              		@ frame_needed = 0, uses_anonymous_args = 0
 1930              		@ link register save eliminated.
1104:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return hnor->State;
 1931              		.loc 1 1104 3 view .LVU558
 1932              		.loc 1 1104 14 is_stmt 0 view .LVU559
 1933 0000 90F84900 		ldrb	r0, [r0, #73]	@ zero_extendqisi2
 1934              	.LVL130:
1105:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 1935              		.loc 1 1105 1 view .LVU560
 1936 0004 7047     		bx	lr
 1937              		.cfi_endproc
 1938              	.LFE148:
 1940              		.section	.text.HAL_NOR_GetStatus,"ax",%progbits
 1941              		.align	1
ARM GAS  /tmp/cc5SPtY9.s 			page 56


 1942              		.global	HAL_NOR_GetStatus
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1946              		.fpu fpv4-sp-d16
 1948              	HAL_NOR_GetStatus:
 1949              	.LVL131:
 1950              	.LFB149:
1106:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1107:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** /**
1108:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @brief  Returns the NOR operation status.
1109:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1110:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *                the configuration information for NOR module.   
1111:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Address Device address
1112:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @param  Timeout NOR programming Timeout
1113:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
1114:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   *         or HAL_NOR_STATUS_TIMEOUT
1115:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   */
1116:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout
1117:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** { 
 1951              		.loc 1 1117 1 is_stmt 1 view -0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 0
 1954              		@ frame_needed = 0, uses_anonymous_args = 0
 1955              		.loc 1 1117 1 is_stmt 0 view .LVU562
 1956 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1957              	.LCFI34:
 1958              		.cfi_def_cfa_offset 24
 1959              		.cfi_offset 3, -24
 1960              		.cfi_offset 4, -20
 1961              		.cfi_offset 5, -16
 1962              		.cfi_offset 6, -12
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 1965 0002 0C46     		mov	r4, r1
 1966 0004 1646     		mov	r6, r2
1118:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 1967              		.loc 1 1118 3 is_stmt 1 view .LVU563
 1968              	.LVL132:
1119:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint16_t tmpSR1 = 0, tmpSR2 = 0;
 1969              		.loc 1 1119 3 view .LVU564
1120:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint32_t tickstart = 0U;
 1970              		.loc 1 1120 3 view .LVU565
1121:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1122:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
1123:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   HAL_NOR_MspWait(hnor, Timeout);
 1971              		.loc 1 1123 3 view .LVU566
 1972 0006 1146     		mov	r1, r2
 1973              	.LVL133:
 1974              		.loc 1 1123 3 is_stmt 0 view .LVU567
 1975 0008 FFF7FEFF 		bl	HAL_NOR_MspWait
 1976              	.LVL134:
1124:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1125:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Get the NOR memory operation status -------------------------------------*/
1126:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   
1127:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Get tick */
1128:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/cc5SPtY9.s 			page 57


 1977              		.loc 1 1128 3 is_stmt 1 view .LVU568
 1978              		.loc 1 1128 15 is_stmt 0 view .LVU569
 1979 000c FFF7FEFF 		bl	HAL_GetTick
 1980              	.LVL135:
 1981 0010 0746     		mov	r7, r0
 1982              	.LVL136:
1129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 1983              		.loc 1 1129 3 is_stmt 1 view .LVU570
1118:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   uint16_t tmpSR1 = 0, tmpSR2 = 0;
 1984              		.loc 1 1118 25 is_stmt 0 view .LVU571
 1985 0012 0125     		movs	r5, #1
 1986              		.loc 1 1129 8 view .LVU572
 1987 0014 1BE0     		b	.L219
 1988              	.LVL137:
 1989              	.L231:
1130:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
1131:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Check for the Timeout */
1132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if(Timeout != HAL_MAX_DELAY)
1133:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
1134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 1990              		.loc 1 1134 29 discriminator 1 view .LVU573
 1991 0016 FFF7FEFF 		bl	HAL_GetTick
 1992              	.LVL138:
 1993              		.loc 1 1134 43 discriminator 1 view .LVU574
 1994 001a C01B     		subs	r0, r0, r7
 1995              		.loc 1 1134 25 discriminator 1 view .LVU575
 1996 001c B042     		cmp	r0, r6
 1997 001e 20D8     		bhi	.L225
 1998              	.LVL139:
 1999              	.L220:
1135:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       {
1136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****         status = HAL_NOR_STATUS_TIMEOUT; 
1137:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       } 
1138:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     } 
1139:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1140:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* Read NOR status register (DQ6 and DQ5) */
1141:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     tmpSR1 = *(__IO uint16_t *)Address;
 2000              		.loc 1 1141 5 is_stmt 1 view .LVU576
 2001              		.loc 1 1141 12 is_stmt 0 view .LVU577
 2002 0020 2288     		ldrh	r2, [r4]
 2003 0022 92B2     		uxth	r2, r2
 2004              	.LVL140:
1142:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     tmpSR2 = *(__IO uint16_t *)Address;
 2005              		.loc 1 1142 5 is_stmt 1 view .LVU578
 2006              		.loc 1 1142 12 is_stmt 0 view .LVU579
 2007 0024 2388     		ldrh	r3, [r4]
 2008 0026 9BB2     		uxth	r3, r3
 2009              	.LVL141:
1143:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1144:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
1145:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 2010              		.loc 1 1145 5 is_stmt 1 view .LVU580
 2011              		.loc 1 1145 39 is_stmt 0 view .LVU581
 2012 0028 5340     		eors	r3, r3, r2
 2013              	.LVL142:
 2014              		.loc 1 1145 7 view .LVU582
 2015 002a 13F0400F 		tst	r3, #64
ARM GAS  /tmp/cc5SPtY9.s 			page 58


 2016 002e 1AD0     		beq	.L226
1146:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
1147:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       return HAL_NOR_STATUS_SUCCESS ;
1148:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
1149:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
1150:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 2017              		.loc 1 1150 5 is_stmt 1 view .LVU583
 2018              		.loc 1 1150 7 is_stmt 0 view .LVU584
 2019 0030 12F0200F 		tst	r2, #32
 2020 0034 00D0     		beq	.L222
1151:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
1152:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       status = HAL_NOR_STATUS_ONGOING;
 2021              		.loc 1 1152 14 view .LVU585
 2022 0036 0125     		movs	r5, #1
 2023              	.LVL143:
 2024              	.L222:
1153:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
1154:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     
1155:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     tmpSR1 = *(__IO uint16_t *)Address;
 2025              		.loc 1 1155 5 is_stmt 1 view .LVU586
 2026              		.loc 1 1155 12 is_stmt 0 view .LVU587
 2027 0038 2288     		ldrh	r2, [r4]
 2028              	.LVL144:
 2029              		.loc 1 1155 12 view .LVU588
 2030 003a 92B2     		uxth	r2, r2
 2031              	.LVL145:
1156:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     tmpSR2 = *(__IO uint16_t *)Address;
 2032              		.loc 1 1156 5 is_stmt 1 view .LVU589
 2033              		.loc 1 1156 12 is_stmt 0 view .LVU590
 2034 003c 2388     		ldrh	r3, [r4]
 2035 003e 9BB2     		uxth	r3, r3
 2036              	.LVL146:
1157:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1158:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
1159:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 2037              		.loc 1 1159 5 is_stmt 1 view .LVU591
 2038              		.loc 1 1159 39 is_stmt 0 view .LVU592
 2039 0040 5340     		eors	r3, r3, r2
 2040              	.LVL147:
 2041              		.loc 1 1159 7 view .LVU593
 2042 0042 13F0400F 		tst	r3, #64
 2043 0046 11D0     		beq	.L228
1160:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
1161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       return HAL_NOR_STATUS_SUCCESS;
1162:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
1163:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 2044              		.loc 1 1163 5 is_stmt 1 view .LVU594
 2045              		.loc 1 1163 7 is_stmt 0 view .LVU595
 2046 0048 12F0200F 		tst	r2, #32
 2047 004c 10D1     		bne	.L229
 2048              	.LVL148:
 2049              	.L219:
1129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 2050              		.loc 1 1129 8 is_stmt 1 view .LVU596
 2051 004e 5DB1     		cbz	r5, .L221
1129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   {
 2052              		.loc 1 1129 45 is_stmt 0 discriminator 1 view .LVU597
ARM GAS  /tmp/cc5SPtY9.s 			page 59


 2053 0050 032D     		cmp	r5, #3
 2054 0052 09D0     		beq	.L221
1132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
 2055              		.loc 1 1132 5 is_stmt 1 view .LVU598
1132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
 2056              		.loc 1 1132 7 is_stmt 0 view .LVU599
 2057 0054 B6F1FF3F 		cmp	r6, #-1
 2058 0058 E2D0     		beq	.L220
1134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       {
 2059              		.loc 1 1134 7 is_stmt 1 view .LVU600
1134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       {
 2060              		.loc 1 1134 9 is_stmt 0 view .LVU601
 2061 005a 002E     		cmp	r6, #0
 2062 005c DBD1     		bne	.L231
1136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       } 
 2063              		.loc 1 1136 16 view .LVU602
 2064 005e 0325     		movs	r5, #3
 2065              	.LVL149:
1136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       } 
 2066              		.loc 1 1136 16 view .LVU603
 2067 0060 DEE7     		b	.L220
 2068              	.LVL150:
 2069              	.L225:
1136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       } 
 2070              		.loc 1 1136 16 view .LVU604
 2071 0062 0325     		movs	r5, #3
 2072              	.LVL151:
1136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       } 
 2073              		.loc 1 1136 16 view .LVU605
 2074 0064 DCE7     		b	.L220
 2075              	.LVL152:
 2076              	.L226:
1147:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 2077              		.loc 1 1147 14 view .LVU606
 2078 0066 0025     		movs	r5, #0
 2079              	.LVL153:
 2080              	.L221:
1164:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     {
1165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****       return HAL_NOR_STATUS_ERROR;
1166:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     } 
1167:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   }
1168:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** 
1169:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   /* Return the operation status */
1170:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****   return status;
1171:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c **** }
 2081              		.loc 1 1171 1 view .LVU607
 2082 0068 2846     		mov	r0, r5
 2083 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2084              	.LVL154:
 2085              	.L228:
1161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 2086              		.loc 1 1161 14 view .LVU608
 2087 006c 0025     		movs	r5, #0
 2088              	.LVL155:
1161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     }
 2089              		.loc 1 1161 14 view .LVU609
 2090 006e FBE7     		b	.L221
ARM GAS  /tmp/cc5SPtY9.s 			page 60


 2091              	.LVL156:
 2092              	.L229:
1165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     } 
 2093              		.loc 1 1165 14 view .LVU610
 2094 0070 0225     		movs	r5, #2
 2095              	.LVL157:
1165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_nor.c ****     } 
 2096              		.loc 1 1165 14 view .LVU611
 2097 0072 F9E7     		b	.L221
 2098              		.cfi_endproc
 2099              	.LFE149:
 2101              		.section	.bss.uwNORMemoryDataWidth,"aw",%nobits
 2102              		.align	2
 2103              		.set	.LANCHOR0,. + 0
 2106              	uwNORMemoryDataWidth:
 2107 0000 00000000 		.space	4
 2108              		.text
 2109              	.Letext0:
 2110              		.file 2 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 2111              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 2112              		.file 4 "CORE/core_cm4.h"
 2113              		.file 5 "./system_stm32f4xx.h"
 2114              		.file 6 "./stm32f407xx.h"
 2115              		.file 7 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2116              		.file 8 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 2117              		.file 9 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_nor.h"
 2118              		.file 10 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc5SPtY9.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_nor.c
     /tmp/cc5SPtY9.s:18     .text.HAL_NOR_MspInit:0000000000000000 $t
     /tmp/cc5SPtY9.s:26     .text.HAL_NOR_MspInit:0000000000000000 HAL_NOR_MspInit
     /tmp/cc5SPtY9.s:42     .text.HAL_NOR_Init:0000000000000000 $t
     /tmp/cc5SPtY9.s:49     .text.HAL_NOR_Init:0000000000000000 HAL_NOR_Init
     /tmp/cc5SPtY9.s:154    .text.HAL_NOR_Init:000000000000006c $d
     /tmp/cc5SPtY9.s:159    .text.HAL_NOR_MspDeInit:0000000000000000 $t
     /tmp/cc5SPtY9.s:166    .text.HAL_NOR_MspDeInit:0000000000000000 HAL_NOR_MspDeInit
     /tmp/cc5SPtY9.s:181    .text.HAL_NOR_DeInit:0000000000000000 $t
     /tmp/cc5SPtY9.s:188    .text.HAL_NOR_DeInit:0000000000000000 HAL_NOR_DeInit
     /tmp/cc5SPtY9.s:227    .text.HAL_NOR_MspWait:0000000000000000 $t
     /tmp/cc5SPtY9.s:234    .text.HAL_NOR_MspWait:0000000000000000 HAL_NOR_MspWait
     /tmp/cc5SPtY9.s:250    .text.HAL_NOR_Read_ID:0000000000000000 $t
     /tmp/cc5SPtY9.s:257    .text.HAL_NOR_Read_ID:0000000000000000 HAL_NOR_Read_ID
     /tmp/cc5SPtY9.s:452    .text.HAL_NOR_Read_ID:00000000000000bc $d
     /tmp/cc5SPtY9.s:457    .text.HAL_NOR_ReturnToReadMode:0000000000000000 $t
     /tmp/cc5SPtY9.s:464    .text.HAL_NOR_ReturnToReadMode:0000000000000000 HAL_NOR_ReturnToReadMode
     /tmp/cc5SPtY9.s:551    .text.HAL_NOR_Read:0000000000000000 $t
     /tmp/cc5SPtY9.s:558    .text.HAL_NOR_Read:0000000000000000 HAL_NOR_Read
     /tmp/cc5SPtY9.s:713    .text.HAL_NOR_Read:000000000000008c $d
     /tmp/cc5SPtY9.s:718    .text.HAL_NOR_Program:0000000000000000 $t
     /tmp/cc5SPtY9.s:725    .text.HAL_NOR_Program:0000000000000000 HAL_NOR_Program
     /tmp/cc5SPtY9.s:877    .text.HAL_NOR_Program:000000000000008c $d
     /tmp/cc5SPtY9.s:882    .text.HAL_NOR_ReadBuffer:0000000000000000 $t
     /tmp/cc5SPtY9.s:889    .text.HAL_NOR_ReadBuffer:0000000000000000 HAL_NOR_ReadBuffer
     /tmp/cc5SPtY9.s:1052   .text.HAL_NOR_ReadBuffer:000000000000009c $d
     /tmp/cc5SPtY9.s:1057   .text.HAL_NOR_ProgramBuffer:0000000000000000 $t
     /tmp/cc5SPtY9.s:1064   .text.HAL_NOR_ProgramBuffer:0000000000000000 HAL_NOR_ProgramBuffer
     /tmp/cc5SPtY9.s:1249   .text.HAL_NOR_ProgramBuffer:00000000000000bc $d
     /tmp/cc5SPtY9.s:1254   .text.HAL_NOR_Erase_Block:0000000000000000 $t
     /tmp/cc5SPtY9.s:1261   .text.HAL_NOR_Erase_Block:0000000000000000 HAL_NOR_Erase_Block
     /tmp/cc5SPtY9.s:1418   .text.HAL_NOR_Erase_Block:0000000000000094 $d
     /tmp/cc5SPtY9.s:1423   .text.HAL_NOR_Erase_Chip:0000000000000000 $t
     /tmp/cc5SPtY9.s:1430   .text.HAL_NOR_Erase_Chip:0000000000000000 HAL_NOR_Erase_Chip
     /tmp/cc5SPtY9.s:1583   .text.HAL_NOR_Erase_Chip:0000000000000094 $d
     /tmp/cc5SPtY9.s:1588   .text.HAL_NOR_Read_CFI:0000000000000000 $t
     /tmp/cc5SPtY9.s:1595   .text.HAL_NOR_Read_CFI:0000000000000000 HAL_NOR_Read_CFI
     /tmp/cc5SPtY9.s:1780   .text.HAL_NOR_Read_CFI:00000000000000b4 $d
     /tmp/cc5SPtY9.s:1785   .text.HAL_NOR_WriteOperation_Enable:0000000000000000 $t
     /tmp/cc5SPtY9.s:1792   .text.HAL_NOR_WriteOperation_Enable:0000000000000000 HAL_NOR_WriteOperation_Enable
     /tmp/cc5SPtY9.s:1848   .text.HAL_NOR_WriteOperation_Disable:0000000000000000 $t
     /tmp/cc5SPtY9.s:1855   .text.HAL_NOR_WriteOperation_Disable:0000000000000000 HAL_NOR_WriteOperation_Disable
     /tmp/cc5SPtY9.s:1916   .text.HAL_NOR_GetState:0000000000000000 $t
     /tmp/cc5SPtY9.s:1923   .text.HAL_NOR_GetState:0000000000000000 HAL_NOR_GetState
     /tmp/cc5SPtY9.s:1941   .text.HAL_NOR_GetStatus:0000000000000000 $t
     /tmp/cc5SPtY9.s:1948   .text.HAL_NOR_GetStatus:0000000000000000 HAL_NOR_GetStatus
     /tmp/cc5SPtY9.s:2102   .bss.uwNORMemoryDataWidth:0000000000000000 $d
     /tmp/cc5SPtY9.s:2106   .bss.uwNORMemoryDataWidth:0000000000000000 uwNORMemoryDataWidth

UNDEFINED SYMBOLS
FSMC_NORSRAM_Init
FSMC_NORSRAM_Timing_Init
FSMC_NORSRAM_Extended_Timing_Init
FSMC_NORSRAM_DeInit
FSMC_NORSRAM_WriteOperation_Enable
FSMC_NORSRAM_WriteOperation_Disable
ARM GAS  /tmp/cc5SPtY9.s 			page 62


HAL_GetTick
