
Bachelor_improved.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001384c  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0801384c  0c01384c  0001b84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000003e4  0801385c  0c01385c  0001b85c  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00028000  2**0
                  ALLOC
  4 .data         000008f4  20000000  0c013c40  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000014a8  200008f4  0c014534  000208f4  2**2
                  ALLOC
  6 .debug_aranges 000008a8  00000000  00000000  000208f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000b5d9  00000000  00000000  000211a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001e95  00000000  00000000  0002c779  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000c0ca  00000000  00000000  0002e60e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002854  00000000  00000000  0003a6d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009b89e  00000000  00000000  0003cf2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000292c  00000000  00000000  000d87ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000700  00000000  00000000  000db0f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000ef6  00000000  00000000  000db7f8  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b5a1  00000000  00000000  000dc6ee  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 3d 49 00 08 3f 49 00 08     ........=I..?I..
 8000010:	41 49 00 08 43 49 00 08 45 49 00 08 00 00 00 00     AI..CI..EI......
	...
 800002c:	47 49 00 08 49 49 00 08 00 00 00 00 4b 49 00 08     GI..II......KI..
 800003c:	55 64 00 08 4f 49 00 08 51 49 00 08 53 49 00 08     Ud..OI..QI..SI..
 800004c:	55 49 00 08 57 49 00 08 59 49 00 08 5b 49 00 08     UI..WI..YI..[I..
 800005c:	5d 49 00 08 5f 49 00 08 00 00 00 00 00 00 00 00     ]I.._I..........
 800006c:	00 00 00 00 61 49 00 08 00 00 00 00 63 49 00 08     ....aI......cI..
 800007c:	65 49 00 08 67 49 00 08 69 49 00 08 6b 49 00 08     eI..gI..iI..kI..
 800008c:	6d 49 00 08 6f 49 00 08 71 49 00 08 73 49 00 08     mI..oI..qI..sI..
 800009c:	75 49 00 08 77 49 00 08 79 49 00 08 7b 49 00 08     uI..wI..yI..{I..
 80000ac:	7d 49 00 08 7f 49 00 08 81 49 00 08 83 49 00 08     }I...I...I...I..
 80000bc:	85 49 00 08 87 49 00 08 89 49 00 08 8b 49 00 08     .I...I...I...I..
 80000cc:	8d 49 00 08 8f 49 00 08 91 49 00 08 93 49 00 08     .I...I...I...I..
 80000dc:	95 49 00 08 97 49 00 08 99 49 00 08 9b 49 00 08     .I...I...I...I..
 80000ec:	9d 49 00 08 9f 49 00 08 a1 49 00 08 a3 49 00 08     .I...I...I...I..
 80000fc:	a5 49 00 08 a7 49 00 08 a9 49 00 08 ab 49 00 08     .I...I...I...I..
 800010c:	ad 49 00 08 af 49 00 08 b1 49 00 08 b3 49 00 08     .I...I...I...I..
 800011c:	b5 49 00 08 b7 49 00 08 b9 49 00 08 bb 49 00 08     .I...I...I...I..
 800012c:	bd 49 00 08 bf 49 00 08 c1 49 00 08 c3 49 00 08     .I...I...I...I..
 800013c:	c5 49 00 08 c7 49 00 08 c9 49 00 08 cb 49 00 08     .I...I...I...I..
 800014c:	cd 49 00 08 cf 49 00 08 d1 49 00 08 d3 49 00 08     .I...I...I...I..
 800015c:	d5 49 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .I..............
 800016c:	00 00 00 00 d7 49 00 08 d9 49 00 08 db 49 00 08     .....I...I...I..
 800017c:	dd 49 00 08 df 49 00 08 e1 49 00 08 e3 49 00 08     .I...I...I...I..
 800018c:	e5 49 00 08 e7 49 00 08 e9 49 00 08 eb 49 00 08     .I...I...I...I..
 800019c:	ed 49 00 08 ef 49 00 08 f1 49 00 08 f3 49 00 08     .I...I...I...I..
 80001ac:	f5 49 00 08 f7 49 00 08 f9 49 00 08 fb 49 00 08     .I...I...I...I..
 80001bc:	fd 49 00 08 ff 49 00 08 01 4a 00 08 03 4a 00 08     .I...I...J...J..
 80001cc:	05 4a 00 08 07 4a 00 08 09 4a 00 08 0b 4a 00 08     .J...J...J...J..
 80001dc:	00 00 00 00 0d 4a 00 08 0f 4a 00 08 11 4a 00 08     .....J...J...J..
 80001ec:	13 4a 00 08 15 4a 00 08 00 00 00 00 17 4a 00 08     .J...J.......J..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08004a21 	.word	0x08004a21

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08007771 	.word	0x08007771

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c013c40 	.word	0x0c013c40
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	000008f4 	.word	0x000008f4
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c014534 	.word	0x0c014534
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	200008f4 	.word	0x200008f4
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000014a8 	.word	0x000014a8
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08008775 	.word	0x08008775
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08004139 	.word	0x08004139
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <resetConnectionIndicator>:
extern int turnedOnSentTimer;

int stageOfInit = 0;

void resetConnectionIndicator(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle3,0);
 80002cc:	f643 13fc 	movw	r3, #14844	; 0x39fc
 80002d0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002d4:	685a      	ldr	r2, [r3, #4]
 80002d6:	f643 13fc 	movw	r3, #14844	; 0x39fc
 80002da:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002de:	785b      	ldrb	r3, [r3, #1]
 80002e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80002e4:	fa01 f303 	lsl.w	r3, r1, r3
 80002e8:	6053      	str	r3, [r2, #4]
}
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <chooseDevice>:


void chooseDevice(char *dev)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	if(!strcmp(dev, "LSM9DS1"))
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f643 015c 	movw	r1, #14428	; 0x385c
 80002fe:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000302:	f008 fee3 	bl	80090cc <strcmp>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d138      	bne.n	800037e <chooseDevice+0x8e>
	{
		device[0] = 'L';
 800030c:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000314:	f04f 024c 	mov.w	r2, #76	; 0x4c
 8000318:	701a      	strb	r2, [r3, #0]
		device[1] = 'S';
 800031a:	f640 53a4 	movw	r3, #3492	; 0xda4
 800031e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000322:	f04f 0253 	mov.w	r2, #83	; 0x53
 8000326:	705a      	strb	r2, [r3, #1]
		device[2] = 'M';
 8000328:	f640 53a4 	movw	r3, #3492	; 0xda4
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000334:	709a      	strb	r2, [r3, #2]
		device[3] = '9';
 8000336:	f640 53a4 	movw	r3, #3492	; 0xda4
 800033a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033e:	f04f 0239 	mov.w	r2, #57	; 0x39
 8000342:	70da      	strb	r2, [r3, #3]
		device[4] = 'D';
 8000344:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	f04f 0244 	mov.w	r2, #68	; 0x44
 8000350:	711a      	strb	r2, [r3, #4]
		device[5] = 'S';
 8000352:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800035a:	f04f 0253 	mov.w	r2, #83	; 0x53
 800035e:	715a      	strb	r2, [r3, #5]
		device[6] = '1';
 8000360:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000368:	f04f 0231 	mov.w	r2, #49	; 0x31
 800036c:	719a      	strb	r2, [r3, #6]
		device[7] = '\0';
 800036e:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	f04f 0200 	mov.w	r2, #0
 800037a:	71da      	strb	r2, [r3, #7]
 800037c:	e0b5      	b.n	80004ea <chooseDevice+0x1fa>
	}
	else if(!strcmp(dev, "Gyroscope"))
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f643 0164 	movw	r1, #14436	; 0x3864
 8000384:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000388:	f008 fea0 	bl	80090cc <strcmp>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d146      	bne.n	8000420 <chooseDevice+0x130>
	{
		device[0] = 'G';
 8000392:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039a:	f04f 0247 	mov.w	r2, #71	; 0x47
 800039e:	701a      	strb	r2, [r3, #0]
		device[1] = 'y';
 80003a0:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	f04f 0279 	mov.w	r2, #121	; 0x79
 80003ac:	705a      	strb	r2, [r3, #1]
		device[2] = 'r';
 80003ae:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80003ba:	709a      	strb	r2, [r3, #2]
		device[3] = 'o';
 80003bc:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c4:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003c8:	70da      	strb	r2, [r3, #3]
		device[4] = 's';
 80003ca:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d2:	f04f 0273 	mov.w	r2, #115	; 0x73
 80003d6:	711a      	strb	r2, [r3, #4]
		device[5] = 'c';
 80003d8:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e0:	f04f 0263 	mov.w	r2, #99	; 0x63
 80003e4:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 80003e6:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ee:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003f2:	719a      	strb	r2, [r3, #6]
		device[7] = 'p';
 80003f4:	f640 53a4 	movw	r3, #3492	; 0xda4
 80003f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fc:	f04f 0270 	mov.w	r2, #112	; 0x70
 8000400:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 8000402:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040a:	f04f 0265 	mov.w	r2, #101	; 0x65
 800040e:	721a      	strb	r2, [r3, #8]
		device[9] = '\0';
 8000410:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000418:	f04f 0200 	mov.w	r2, #0
 800041c:	725a      	strb	r2, [r3, #9]
 800041e:	e064      	b.n	80004ea <chooseDevice+0x1fa>
	}
	else if(!strcmp(dev, "Magnetometer"))
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f643 0170 	movw	r1, #14448	; 0x3870
 8000426:	f6c0 0101 	movt	r1, #2049	; 0x801
 800042a:	f008 fe4f 	bl	80090cc <strcmp>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d15a      	bne.n	80004ea <chooseDevice+0x1fa>
	{
		device[0] = 'M';
 8000434:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043c:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000440:	701a      	strb	r2, [r3, #0]
		device[1] = 'a';
 8000442:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044a:	f04f 0261 	mov.w	r2, #97	; 0x61
 800044e:	705a      	strb	r2, [r3, #1]
		device[2] = 'g';
 8000450:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000458:	f04f 0267 	mov.w	r2, #103	; 0x67
 800045c:	709a      	strb	r2, [r3, #2]
		device[3] = 'n';
 800045e:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000466:	f04f 026e 	mov.w	r2, #110	; 0x6e
 800046a:	70da      	strb	r2, [r3, #3]
		device[4] = 'e';
 800046c:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000474:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000478:	711a      	strb	r2, [r3, #4]
		device[5] = 't';
 800047a:	f640 53a4 	movw	r3, #3492	; 0xda4
 800047e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000482:	f04f 0274 	mov.w	r2, #116	; 0x74
 8000486:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 8000488:	f640 53a4 	movw	r3, #3492	; 0xda4
 800048c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000490:	f04f 026f 	mov.w	r2, #111	; 0x6f
 8000494:	719a      	strb	r2, [r3, #6]
		device[7] = 'm';
 8000496:	f640 53a4 	movw	r3, #3492	; 0xda4
 800049a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800049e:	f04f 026d 	mov.w	r2, #109	; 0x6d
 80004a2:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 80004a4:	f640 53a4 	movw	r3, #3492	; 0xda4
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004b0:	721a      	strb	r2, [r3, #8]
		device[9] = 't';
 80004b2:	f640 53a4 	movw	r3, #3492	; 0xda4
 80004b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ba:	f04f 0274 	mov.w	r2, #116	; 0x74
 80004be:	725a      	strb	r2, [r3, #9]
		device[10] = 'e';
 80004c0:	f640 53a4 	movw	r3, #3492	; 0xda4
 80004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c8:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004cc:	729a      	strb	r2, [r3, #10]
		device[11] = 'r';
 80004ce:	f640 53a4 	movw	r3, #3492	; 0xda4
 80004d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80004da:	72da      	strb	r2, [r3, #11]
		device[12] = '\0';
 80004dc:	f640 53a4 	movw	r3, #3492	; 0xda4
 80004e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e4:	f04f 0200 	mov.w	r2, #0
 80004e8:	731a      	strb	r2, [r3, #12]
	}
}
 80004ea:	f107 0708 	add.w	r7, r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop

080004f4 <resetConnection>:

void resetConnection(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	resetConnectionIndicator();
 80004f8:	f7ff fee6 	bl	80002c8 <resetConnectionIndicator>
	removeReceiveTimer();
 80004fc:	f000 f9a2 	bl	8000844 <removeReceiveTimer>
	createMainTimer();
 8000500:	f000 f9ba 	bl	8000878 <createMainTimer>
}
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop

08000508 <checkErrorOccurence>:

void checkErrorOccurence(char *allMsg)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	if(strstr(allMsg, "+") != NULL)
 8000510:	6878      	ldr	r0, [r7, #4]
 8000512:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8000516:	f008 fd5b 	bl	8008fd0 <strchr>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d02e      	beq.n	800057e <checkErrorOccurence+0x76>
	{
		if(strstr(allMsg, "+RDII") != NULL)//in case of disconnection
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f643 0180 	movw	r1, #14464	; 0x3880
 8000526:	f6c0 0101 	movt	r1, #2049	; 0x801
 800052a:	f009 f8d7 	bl	80096dc <strstr>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d024      	beq.n	800057e <checkErrorOccurence+0x76>
		{
			stageOfConnection = 0;
 8000534:	f640 1308 	movw	r3, #2312	; 0x908
 8000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800053c:	f04f 0200 	mov.w	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
			stageOfInit = 0;
 8000542:	f640 1310 	movw	r3, #2320	; 0x910
 8000546:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800054a:	f04f 0200 	mov.w	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
			initStatus = FALSE;
 8000550:	f640 03f4 	movw	r3, #2292	; 0x8f4
 8000554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000558:	f04f 0200 	mov.w	r2, #0
 800055c:	701a      	strb	r2, [r3, #0]
			removeInitTimerRx = FALSE;
 800055e:	f640 03f5 	movw	r3, #2293	; 0x8f5
 8000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000566:	f04f 0200 	mov.w	r2, #0
 800056a:	701a      	strb	r2, [r3, #0]
			connectionFailure = TRUE;
 800056c:	f640 130c 	movw	r3, #2316	; 0x90c
 8000570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000574:	f04f 0201 	mov.w	r2, #1
 8000578:	701a      	strb	r2, [r3, #0]
			resetConnection();
 800057a:	f7ff ffbb 	bl	80004f4 <resetConnection>
		}
	}
}
 800057e:	f107 0708 	add.w	r7, r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop

08000588 <manageConnection>:

void manageConnection(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	if(getStatusMainTimer())
 800058c:	f000 f924 	bl	80007d8 <getStatusMainTimer>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d00c      	beq.n	80005b0 <manageConnection+0x28>
	{
		removeMainTimer();
 8000596:	f000 f93b 	bl	8000810 <removeMainTimer>
		setStatusMainTimer(FALSE);
 800059a:	f04f 0000 	mov.w	r0, #0
 800059e:	f000 f927 	bl	80007f0 <setStatusMainTimer>
		stageOfConnection = 1;
 80005a2:	f640 1308 	movw	r3, #2312	; 0x908
 80005a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005aa:	f04f 0201 	mov.w	r2, #1
 80005ae:	601a      	str	r2, [r3, #0]
	}

	if(1 == stageOfConnection)
 80005b0:	f640 1308 	movw	r3, #2312	; 0x908
 80005b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d127      	bne.n	800060e <manageConnection+0x86>
	{
		TimerIdRxMessage = SYSTM001_CreateTimer(40,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 80005be:	f04f 0028 	mov.w	r0, #40	; 0x28
 80005c2:	f04f 0101 	mov.w	r1, #1
 80005c6:	f640 3215 	movw	r2, #2837	; 0xb15
 80005ca:	f6c0 0200 	movt	r2, #2048	; 0x800
 80005ce:	f04f 0300 	mov.w	r3, #0
 80005d2:	f005 ff9f 	bl	8006514 <SYSTM001_CreateTimer>
 80005d6:	4602      	mov	r2, r0
 80005d8:	f640 1304 	movw	r3, #2308	; 0x904
 80005dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e0:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(TimerIdRxMessage);
 80005e2:	f640 1304 	movw	r3, #2308	; 0x904
 80005e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f006 f861 	bl	80066b4 <SYSTM001_StartTimer>
		turnedOnSentTimer = 0;
 80005f2:	f641 1388 	movw	r3, #6536	; 0x1988
 80005f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005fa:	f04f 0200 	mov.w	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
		stageOfConnection = 0;
 8000600:	f640 1308 	movw	r3, #2312	; 0x908
 8000604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000608:	f04f 0200 	mov.w	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
	}
}
 800060e:	bd80      	pop	{r7, pc}

08000610 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.answersBluetooth[0], "ROK\r\n");
 8000614:	4b2d      	ldr	r3, [pc, #180]	; (80006cc <copyCheckAnswers+0xbc>)
 8000616:	f643 0288 	movw	r2, #14472	; 0x3888
 800061a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800061e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000622:	6018      	str	r0, [r3, #0]
 8000624:	f103 0304 	add.w	r3, r3, #4
 8000628:	8019      	strh	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[1], "OK\r\n");
 800062a:	4b29      	ldr	r3, [pc, #164]	; (80006d0 <copyCheckAnswers+0xc0>)
 800062c:	f643 0290 	movw	r2, #14480	; 0x3890
 8000630:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000634:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000638:	6018      	str	r0, [r3, #0]
 800063a:	f103 0304 	add.w	r3, r3, #4
 800063e:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[2], "OK\r\n");
 8000640:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <copyCheckAnswers+0xc4>)
 8000642:	f643 0290 	movw	r2, #14480	; 0x3890
 8000646:	f6c0 0201 	movt	r2, #2049	; 0x801
 800064a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800064e:	6018      	str	r0, [r3, #0]
 8000650:	f103 0304 	add.w	r3, r3, #4
 8000654:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[3], "OK\r\n");
 8000656:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <copyCheckAnswers+0xc8>)
 8000658:	f643 0290 	movw	r2, #14480	; 0x3890
 800065c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000660:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000664:	6018      	str	r0, [r3, #0]
 8000666:	f103 0304 	add.w	r3, r3, #4
 800066a:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[4], "OK\r\n");
 800066c:	4b1b      	ldr	r3, [pc, #108]	; (80006dc <copyCheckAnswers+0xcc>)
 800066e:	f643 0290 	movw	r2, #14480	; 0x3890
 8000672:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000676:	e892 0003 	ldmia.w	r2, {r0, r1}
 800067a:	6018      	str	r0, [r3, #0]
 800067c:	f103 0304 	add.w	r3, r3, #4
 8000680:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[5], "OK\r\n");
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <copyCheckAnswers+0xd0>)
 8000684:	f643 0290 	movw	r2, #14480	; 0x3890
 8000688:	f6c0 0201 	movt	r2, #2049	; 0x801
 800068c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000690:	6018      	str	r0, [r3, #0]
 8000692:	f103 0304 	add.w	r3, r3, #4
 8000696:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[6], "OK\r\n");
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <copyCheckAnswers+0xd4>)
 800069a:	f643 0290 	movw	r2, #14480	; 0x3890
 800069e:	f6c0 0201 	movt	r2, #2049	; 0x801
 80006a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a6:	6018      	str	r0, [r3, #0]
 80006a8:	f103 0304 	add.w	r3, r3, #4
 80006ac:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[7], "OK\r\n");
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <copyCheckAnswers+0xd8>)
 80006b0:	f643 0290 	movw	r2, #14480	; 0x3890
 80006b4:	f6c0 0201 	movt	r2, #2049	; 0x801
 80006b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006bc:	6018      	str	r0, [r3, #0]
 80006be:	f103 0304 	add.w	r3, r3, #4
 80006c2:	7019      	strb	r1, [r3, #0]
}
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000d04 	.word	0x20000d04
 80006d0:	20000d18 	.word	0x20000d18
 80006d4:	20000d2c 	.word	0x20000d2c
 80006d8:	20000d40 	.word	0x20000d40
 80006dc:	20000d54 	.word	0x20000d54
 80006e0:	20000d68 	.word	0x20000d68
 80006e4:	20000d7c 	.word	0x20000d7c
 80006e8:	20000d90 	.word	0x20000d90

080006ec <copyCommands>:

void copyCommands(void)
{
 80006ec:	b5b0      	push	{r4, r5, r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.commandsBluetooth[0], "AT+JRES\r\n");
 80006f0:	f640 13e4 	movw	r3, #2532	; 0x9e4
 80006f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006f8:	f643 0298 	movw	r2, #14488	; 0x3898
 80006fc:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000700:	ca07      	ldmia	r2, {r0, r1, r2}
 8000702:	c303      	stmia	r3!, {r0, r1}
 8000704:	801a      	strh	r2, [r3, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 8000706:	4a2d      	ldr	r2, [pc, #180]	; (80007bc <copyCommands+0xd0>)
 8000708:	f643 03a4 	movw	r3, #14500	; 0x38a4
 800070c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000710:	4614      	mov	r4, r2
 8000712:	461d      	mov	r5, r3
 8000714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000718:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800071c:	c403      	stmia	r4!, {r0, r1}
 800071e:	8022      	strh	r2, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[2], "AT+JSLN=07,Chmura1\r\n");
 8000720:	4a27      	ldr	r2, [pc, #156]	; (80007c0 <copyCommands+0xd4>)
 8000722:	f643 03c0 	movw	r3, #14528	; 0x38c0
 8000726:	f6c0 0301 	movt	r3, #2049	; 0x801
 800072a:	4614      	mov	r4, r2
 800072c:	461d      	mov	r5, r3
 800072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000732:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000736:	6020      	str	r0, [r4, #0]
 8000738:	f104 0404 	add.w	r4, r4, #4
 800073c:	7021      	strb	r1, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 800073e:	4a21      	ldr	r2, [pc, #132]	; (80007c4 <copyCommands+0xd8>)
 8000740:	f643 03d8 	movw	r3, #14552	; 0x38d8
 8000744:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000748:	4611      	mov	r1, r2
 800074a:	461a      	mov	r2, r3
 800074c:	f04f 0349 	mov.w	r3, #73	; 0x49
 8000750:	4608      	mov	r0, r1
 8000752:	4611      	mov	r1, r2
 8000754:	461a      	mov	r2, r3
 8000756:	f008 fb15 	bl	8008d84 <memcpy>
	strcpy(initCommandsAnswer.commandsBluetooth[4], "AT+JAAC=1\r\n");
 800075a:	4a1b      	ldr	r2, [pc, #108]	; (80007c8 <copyCommands+0xdc>)
 800075c:	f643 1324 	movw	r3, #14628	; 0x3924
 8000760:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000764:	4614      	mov	r4, r2
 8000766:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800076a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[5], "AT+JDIS=3\r\n");
 800076e:	4a17      	ldr	r2, [pc, #92]	; (80007cc <copyCommands+0xe0>)
 8000770:	f643 1330 	movw	r3, #14640	; 0x3930
 8000774:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000778:	4614      	mov	r4, r2
 800077a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800077e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 8000782:	4a13      	ldr	r2, [pc, #76]	; (80007d0 <copyCommands+0xe4>)
 8000784:	f643 133c 	movw	r3, #14652	; 0x393c
 8000788:	f6c0 0301 	movt	r3, #2049	; 0x801
 800078c:	4614      	mov	r4, r2
 800078e:	461d      	mov	r5, r3
 8000790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000798:	682b      	ldr	r3, [r5, #0]
 800079a:	461a      	mov	r2, r3
 800079c:	8022      	strh	r2, [r4, #0]
 800079e:	f104 0402 	add.w	r4, r4, #2
 80007a2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80007a6:	7023      	strb	r3, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[7], "AT+JSCR\r\n");
 80007a8:	4b0a      	ldr	r3, [pc, #40]	; (80007d4 <copyCommands+0xe8>)
 80007aa:	f643 1260 	movw	r2, #14688	; 0x3960
 80007ae:	f6c0 0201 	movt	r2, #2049	; 0x801
 80007b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80007b4:	c303      	stmia	r3!, {r0, r1}
 80007b6:	801a      	strh	r2, [r3, #0]
}
 80007b8:	bdb0      	pop	{r4, r5, r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000a48 	.word	0x20000a48
 80007c0:	20000aac 	.word	0x20000aac
 80007c4:	20000b10 	.word	0x20000b10
 80007c8:	20000b74 	.word	0x20000b74
 80007cc:	20000bd8 	.word	0x20000bd8
 80007d0:	20000c3c 	.word	0x20000c3c
 80007d4:	20000ca0 	.word	0x20000ca0

080007d8 <getStatusMainTimer>:

bool getStatusMainTimer(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
	return removeMainTimerStatus;
 80007dc:	f640 03f6 	movw	r3, #2294	; 0x8f6
 80007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e4:	781b      	ldrb	r3, [r3, #0]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop

080007f0 <setStatusMainTimer>:

void setStatusMainTimer(int status)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	removeMainTimerStatus = status;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	f640 03f6 	movw	r3, #2294	; 0x8f6
 8000800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000804:	701a      	strb	r2, [r3, #0]
}
 8000806:	f107 070c 	add.w	r7, r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <removeMainTimer>:

void removeMainTimer(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(mainInitTimerID);
 8000814:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4618      	mov	r0, r3
 8000820:	f005 ffa2 	bl	8006768 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(mainInitTimerID);
 8000824:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000828:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4618      	mov	r0, r3
 8000830:	f005 ffe2 	bl	80067f8 <SYSTM001_DeleteTimer>
	mainInitTimerID = 0;
 8000834:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800083c:	f04f 0200 	mov.w	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
}
 8000842:	bd80      	pop	{r7, pc}

08000844 <removeReceiveTimer>:

void removeReceiveTimer(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdRxMessage);
 8000848:	f640 1304 	movw	r3, #2308	; 0x904
 800084c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	f005 ff88 	bl	8006768 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerIdRxMessage);
 8000858:	f640 1304 	movw	r3, #2308	; 0x904
 800085c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4618      	mov	r0, r3
 8000864:	f005 ffc8 	bl	80067f8 <SYSTM001_DeleteTimer>
	TimerIdRxMessage = 0;
 8000868:	f640 1304 	movw	r3, #2308	; 0x904
 800086c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000870:	f04f 0200 	mov.w	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
}
 8000876:	bd80      	pop	{r7, pc}

08000878 <createMainTimer>:

void createMainTimer(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	mainInitTimerID = SYSTM001_CreateTimer(400,SYSTM001_PERIODIC,timerHandlerInitBluetooth,&initCommandsAnswer);
 800087c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000880:	f04f 0101 	mov.w	r1, #1
 8000884:	f640 1201 	movw	r2, #2305	; 0x901
 8000888:	f6c0 0200 	movt	r2, #2048	; 0x800
 800088c:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8000890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000894:	f005 fe3e 	bl	8006514 <SYSTM001_CreateTimer>
 8000898:	4602      	mov	r2, r0
 800089a:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800089e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008a2:	601a      	str	r2, [r3, #0]
	mainInitTimerStatus = SYSTM001_StartTimer(mainInitTimerID);
 80008a4:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80008a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f005 ff00 	bl	80066b4 <SYSTM001_StartTimer>
 80008b4:	4602      	mov	r2, r0
 80008b6:	f240 0304 	movw	r3, #4
 80008ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008be:	601a      	str	r2, [r3, #0]
}
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop

080008c4 <createReceiveTimer>:

void createReceiveTimer(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 80008c8:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80008cc:	f04f 0101 	mov.w	r1, #1
 80008d0:	f640 3215 	movw	r2, #2837	; 0xb15
 80008d4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80008d8:	f04f 0300 	mov.w	r3, #0
 80008dc:	f005 fe1a 	bl	8006514 <SYSTM001_CreateTimer>
 80008e0:	4602      	mov	r2, r0
 80008e2:	f640 1304 	movw	r3, #2308	; 0x904
 80008e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ea:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdRxMessage);
 80008ec:	f640 1304 	movw	r3, #2308	; 0x904
 80008f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f005 fedc 	bl	80066b4 <SYSTM001_StartTimer>
}
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop

08000900 <timerHandlerInitBluetooth>:

void timerHandlerInitBluetooth(void *T)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	static uint8_t whichCommand = 0;

	commandsAndAnswers *temp = (commandsAndAnswers*)T;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	60fb      	str	r3, [r7, #12]

	if(removeInitTimerRx == TRUE)
 800090c:	f640 03f5 	movw	r3, #2293	; 0x8f5
 8000910:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d120      	bne.n	800095c <timerHandlerInitBluetooth+0x5c>
	{
		SYSTM001_DeleteTimer(HandlTimerReceiveAnsID);
 800091a:	f640 1300 	movw	r3, #2304	; 0x900
 800091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f005 ff67 	bl	80067f8 <SYSTM001_DeleteTimer>
		HandlTimerReceiveAnsID = 0;
 800092a:	f640 1300 	movw	r3, #2304	; 0x900
 800092e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000932:	f04f 0200 	mov.w	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 8000938:	f640 03f5 	movw	r3, #2293	; 0x8f5
 800093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000940:	f04f 0200 	mov.w	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]
		whichCommand = stageOfInit;
 8000946:	f640 1310 	movw	r3, #2320	; 0x910
 800094a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	b2da      	uxtb	r2, r3
 8000952:	f640 1318 	movw	r3, #2328	; 0x918
 8000956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800095a:	701a      	strb	r2, [r3, #0]
	}

	if(TRUE == initStatus)
 800095c:	f640 03f4 	movw	r3, #2292	; 0x8f4
 8000960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d106      	bne.n	8000978 <timerHandlerInitBluetooth+0x78>
	{
		removeMainTimerStatus = TRUE;
 800096a:	f640 03f6 	movw	r3, #2294	; 0x8f6
 800096e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000972:	f04f 0201 	mov.w	r2, #1
 8000976:	701a      	strb	r2, [r3, #0]
	}

	if(FALSE == initStatus && canSend == TRUE)
 8000978:	f640 03f4 	movw	r3, #2292	; 0x8f4
 800097c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d155      	bne.n	8000a32 <timerHandlerInitBluetooth+0x132>
 8000986:	f240 0300 	movw	r3, #0
 800098a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d14e      	bne.n	8000a32 <timerHandlerInitBluetooth+0x132>
	{
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);
 8000994:	f640 1318 	movw	r3, #2328	; 0x918
 8000998:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	f04f 0264 	mov.w	r2, #100	; 0x64
 80009a2:	fb02 f303 	mul.w	r3, r2, r3
 80009a6:	68fa      	ldr	r2, [r7, #12]
 80009a8:	18d3      	adds	r3, r2, r3
 80009aa:	4618      	mov	r0, r3
 80009ac:	f008 fc7c 	bl	80092a8 <strlen>
 80009b0:	4603      	mov	r3, r0
 80009b2:	60bb      	str	r3, [r7, #8]

		send(temp->commandsBluetooth[whichCommand], length);
 80009b4:	f640 1318 	movw	r3, #2328	; 0x918
 80009b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f04f 0264 	mov.w	r2, #100	; 0x64
 80009c2:	fb02 f303 	mul.w	r3, r2, r3
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	18d2      	adds	r2, r2, r3
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	4610      	mov	r0, r2
 80009ce:	4619      	mov	r1, r3
 80009d0:	f000 f8c6 	bl	8000b60 <send>

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 80009d4:	bf00      	nop
 80009d6:	f643 10b0 	movw	r0, #14768	; 0x39b0
 80009da:	f6c0 0001 	movt	r0, #2049	; 0x801
 80009de:	f04f 0109 	mov.w	r1, #9
 80009e2:	f005 fa43 	bl	8005e6c <UART001_GetFlagStatus>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d0f4      	beq.n	80009d6 <timerHandlerInitBluetooth+0xd6>
		{
			//int h = 0;
		}

		canSend = FALSE;
 80009ec:	f240 0300 	movw	r3, #0
 80009f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009f4:	f04f 0200 	mov.w	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
		askAboutSending();
 80009fa:	f000 f98f 	bl	8000d1c <askAboutSending>
		HandlTimerReceiveAnsID = SYSTM001_CreateTimer(300,SYSTM001_ONE_SHOT,timerHandlerInitBluetoothReceive,NULL);
 80009fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a02:	f04f 0100 	mov.w	r1, #0
 8000a06:	f640 223d 	movw	r2, #2621	; 0xa3d
 8000a0a:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000a0e:	f04f 0300 	mov.w	r3, #0
 8000a12:	f005 fd7f 	bl	8006514 <SYSTM001_CreateTimer>
 8000a16:	4602      	mov	r2, r0
 8000a18:	f640 1300 	movw	r3, #2304	; 0x900
 8000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a20:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(HandlTimerReceiveAnsID);
 8000a22:	f640 1300 	movw	r3, #2304	; 0x900
 8000a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f005 fe41 	bl	80066b4 <SYSTM001_StartTimer>
	}
}
 8000a32:	f107 0710 	add.w	r7, r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop

08000a3c <timerHandlerInitBluetoothReceive>:


void timerHandlerInitBluetoothReceive(void *T)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000a44:	f000 f8f4 	bl	8000c30 <read>
 8000a48:	60f8      	str	r0, [r7, #12]
	//delayBt(10000);
	//askAboutSending();

	if(answer != NULL)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d04e      	beq.n	8000aee <timerHandlerInitBluetoothReceive+0xb2>
	{
		if(checkFunction((unsigned char*)answer, (unsigned char*)initCommandsAnswer.answersBluetooth[stageOfInit]))
 8000a50:	f640 1310 	movw	r3, #2320	; 0x910
 8000a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a60:	189b      	adds	r3, r3, r2
 8000a62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a66:	f503 7248 	add.w	r2, r3, #800	; 0x320
 8000a6a:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8000a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a72:	18d3      	adds	r3, r2, r3
 8000a74:	68f8      	ldr	r0, [r7, #12]
 8000a76:	4619      	mov	r1, r3
 8000a78:	f000 f9a4 	bl	8000dc4 <checkFunction>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d00b      	beq.n	8000a9a <timerHandlerInitBluetoothReceive+0x5e>
		{
			stageOfInit++;
 8000a82:	f640 1310 	movw	r3, #2320	; 0x910
 8000a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f103 0201 	add.w	r2, r3, #1
 8000a90:	f640 1310 	movw	r3, #2320	; 0x910
 8000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a98:	601a      	str	r2, [r3, #0]
		}
		free(answer);
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f007 febc 	bl	8008818 <free>
		answer = NULL;
 8000aa0:	f04f 0300 	mov.w	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
		if(8 == stageOfInit)
 8000aa6:	f640 1310 	movw	r3, #2320	; 0x910
 8000aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b08      	cmp	r3, #8
 8000ab2:	d11c      	bne.n	8000aee <timerHandlerInitBluetoothReceive+0xb2>
		{
			stageOfInit = 0;
 8000ab4:	f640 1310 	movw	r3, #2320	; 0x910
 8000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000abc:	f04f 0200 	mov.w	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
			initStatus = TRUE;
 8000ac2:	f640 03f4 	movw	r3, #2292	; 0x8f4
 8000ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aca:	f04f 0201 	mov.w	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
			IO004_SetOutputValue(IO004_Handle3,1);
 8000ad0:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8000ad4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000ad8:	685a      	ldr	r2, [r3, #4]
 8000ada:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8000ade:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000ae2:	785b      	ldrb	r3, [r3, #1]
 8000ae4:	f04f 0101 	mov.w	r1, #1
 8000ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aec:	6053      	str	r3, [r2, #4]
		}
	}
	canSend = TRUE;
 8000aee:	f240 0300 	movw	r3, #0
 8000af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af6:	f04f 0201 	mov.w	r2, #1
 8000afa:	701a      	strb	r2, [r3, #0]
	removeInitTimerRx = TRUE;
 8000afc:	f640 03f5 	movw	r3, #2293	; 0x8f5
 8000b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b04:	f04f 0201 	mov.w	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
}
 8000b0a:	f107 0710 	add.w	r7, r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop

08000b14 <RxTimerHandler>:

void RxTimerHandler(void *T)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000b1c:	f000 f888 	bl	8000c30 <read>
 8000b20:	60f8      	str	r0, [r7, #12]
	if(answer != NULL){
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d00b      	beq.n	8000b40 <RxTimerHandler+0x2c>
		checkErrorOccurence(answer);
 8000b28:	68f8      	ldr	r0, [r7, #12]
 8000b2a:	f7ff fced 	bl	8000508 <checkErrorOccurence>
		chooseDevice(answer);
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f7ff fbde 	bl	80002f0 <chooseDevice>
		free(answer);
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f007 fe6f 	bl	8008818 <free>
		answer = NULL;
 8000b3a:	f04f 0300 	mov.w	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
	}
}
 8000b40:	f107 0710 	add.w	r7, r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <initBluetooth>:

void initBluetooth(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	initFlowControl();
 8000b4c:	f000 f966 	bl	8000e1c <initFlowControl>
	copyCheckAnswers();
 8000b50:	f7ff fd5e 	bl	8000610 <copyCheckAnswers>
	copyCommands();
 8000b54:	f7ff fdca 	bl	80006ec <copyCommands>

	createMainTimer();
 8000b58:	f7ff fe8e 	bl	8000878 <createMainTimer>
}
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop

08000b60 <send>:

void send(char* command1, int length)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
	static int criticValue = 0;
	if(!statusRtsFlowControl())
 8000b6a:	f000 f8ff 	bl	8000d6c <statusRtsFlowControl>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d101      	bne.n	8000b78 <send+0x18>
	{
		stopAskingAboutSending();
 8000b74:	f000 f8e6 	bl	8000d44 <stopAskingAboutSending>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 8000b78:	f643 13b0 	movw	r3, #14768	; 0x39b0
 8000b7c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000b84:	f04f 0300 	mov.w	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]

	while(length)
 8000b8a:	e04a      	b.n	8000c22 <send+0xc2>
	{

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d131      	bne.n	8000bfc <send+0x9c>
		{
			if(!checkStatusCts())
 8000b98:	f000 f8fe 	bl	8000d98 <checkStatusCts>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d111      	bne.n	8000bc6 <send+0x66>
			{
				char c = command1[WriteCount];
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	18d3      	adds	r3, r2, r3
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	73fb      	strb	r3, [r7, #15]

				if(c >= 0)
				{
					UartRegs->TBUF[0] = c;
 8000bac:	7bfa      	ldrb	r2, [r7, #15]
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
					length--;
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	f103 33ff 	add.w	r3, r3, #4294967295
 8000bba:	603b      	str	r3, [r7, #0]
					WriteCount++;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	f103 0301 	add.w	r3, r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	e01a      	b.n	8000bfc <send+0x9c>
					WriteCount++;
				}
			}
			else
			{
				criticValue++;
 8000bc6:	f640 1314 	movw	r3, #2324	; 0x914
 8000bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f103 0201 	add.w	r2, r3, #1
 8000bd4:	f640 1314 	movw	r3, #2324	; 0x914
 8000bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bdc:	601a      	str	r2, [r3, #0]

				if(criticValue > 3)
 8000bde:	f640 1314 	movw	r3, #2324	; 0x914
 8000be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	dd07      	ble.n	8000bfc <send+0x9c>
				{
					criticValue = 0;
 8000bec:	f640 1314 	movw	r3, #2324	; 0x914
 8000bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bf4:	f04f 0200 	mov.w	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
					break;
 8000bfa:	e015      	b.n	8000c28 <send+0xc8>
				}
			}
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000bfc:	f643 10b0 	movw	r0, #14768	; 0x39b0
 8000c00:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000c04:	f04f 010d 	mov.w	r1, #13
 8000c08:	f005 f930 	bl	8005e6c <UART001_GetFlagStatus>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d107      	bne.n	8000c22 <send+0xc2>
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000c12:	f643 10b0 	movw	r0, #14768	; 0x39b0
 8000c16:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000c1a:	f04f 010d 	mov.w	r1, #13
 8000c1e:	f005 f971 	bl	8005f04 <UART001_ClearFlag>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1b1      	bne.n	8000b8c <send+0x2c>
		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000c28:	f107 0718 	add.w	r7, r7, #24
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <read>:




unsigned char* read(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
	askAboutSending();
 8000c36:	f000 f871 	bl	8000d1c <askAboutSending>
	unsigned char *readBuffer = NULL;
 8000c3a:	f04f 0300 	mov.w	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
	int statusRxFifoFilling = 0;
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
	int howManyRead = 0;
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	607b      	str	r3, [r7, #4]

	statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000c54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000c58:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000c5c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000c60:	60bb      	str	r3, [r7, #8]

	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000c62:	f643 10b0 	movw	r0, #14768	; 0x39b0
 8000c66:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000c6a:	f04f 0110 	mov.w	r1, #16
 8000c6e:	f005 f8fd 	bl	8005e6c <UART001_GetFlagStatus>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d149      	bne.n	8000d0c <read+0xdc>
	{

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000c80:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000c84:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000c88:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000c8c:	60bb      	str	r3, [r7, #8]

		if(statusRxFifoFilling != 0)
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d018      	beq.n	8000cc6 <read+0x96>
		{
			readBuffer = (unsigned char *)malloc((sizeof(unsigned char)*statusRxFifoFilling) + 1);
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	f103 0301 	add.w	r3, r3, #1
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f007 fdb4 	bl	8008808 <malloc>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	60fb      	str	r3, [r7, #12]

			howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readBuffer, statusRxFifoFilling);
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	f643 10b0 	movw	r0, #14768	; 0x39b0
 8000caa:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000cae:	68f9      	ldr	r1, [r7, #12]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	f005 f80b 	bl	8005ccc <UART001_ReadDataBytes>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	607b      	str	r3, [r7, #4]

			readBuffer[statusRxFifoFilling] = '\0';
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	18d3      	adds	r3, r2, r3
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000cc6:	f643 10b0 	movw	r0, #14768	; 0x39b0
 8000cca:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000cce:	f04f 0110 	mov.w	r1, #16
 8000cd2:	f005 f917 	bl	8005f04 <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000cd6:	e00d      	b.n	8000cf4 <read+0xc4>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ce0:	f04f 0200 	mov.w	r2, #0
 8000ce4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000ce8:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000cec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000cf0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			readBuffer[statusRxFifoFilling] = '\0';
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000cf4:	f04f 0300 	mov.w	r3, #0
 8000cf8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000cfc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000d00:	f003 0308 	and.w	r3, r3, #8
 8000d04:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0e5      	beq.n	8000cd8 <read+0xa8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}
	}

	stopAskingAboutSending();
 8000d0c:	f000 f81a 	bl	8000d44 <stopAskingAboutSending>

	return readBuffer;
 8000d10:	68fb      	ldr	r3, [r7, #12]
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	f107 0710 	add.w	r7, r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <askAboutSending>:

//UART Hardware Flow Control Functions
void askAboutSending(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, START_ASKING);
 8000d20:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d24:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d2e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d32:	785b      	ldrb	r3, [r3, #1]
 8000d34:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000d38:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3c:	6053      	str	r3, [r2, #4]
}
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr

08000d44 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, STOP_ASKING);
 8000d48:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d4c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d56:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d5a:	785b      	ldrb	r3, [r3, #1]
 8000d5c:	f04f 0101 	mov.w	r1, #1
 8000d60:	fa01 f303 	lsl.w	r3, r1, r3
 8000d64:	6053      	str	r3, [r2, #4]
}
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle0);
 8000d70:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d74:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d7c:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8000d80:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d84:	785b      	ldrb	r3, [r3, #1]
 8000d86:	fa22 f303 	lsr.w	r3, r2, r3
 8000d8a:	f003 0301 	and.w	r3, r3, #1
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <checkStatusCts>:

int checkStatusCts(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle1);
 8000d9c:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8000da0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000da8:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8000dac:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000db0:	785b      	ldrb	r3, [r3, #1]
 8000db2:	fa22 f303 	lsr.w	r3, r2, r3
 8000db6:	f003 0301 	and.w	r3, r3, #1
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <checkFunction>:
//UART Hardware Flow Control Functions

int checkFunction(unsigned char *answer, unsigned char *readBuffer)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	if(strcmp((char*)answer, (char*)readBuffer) == 0)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	6839      	ldr	r1, [r7, #0]
 8000dd2:	f008 f97b 	bl	80090cc <strcmp>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <checkFunction+0x1e>
	{
		return 1;
 8000ddc:	f04f 0301 	mov.w	r3, #1
 8000de0:	e001      	b.n	8000de6 <checkFunction+0x22>
	}
	return 0;
 8000de2:	f04f 0300 	mov.w	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	f107 0708 	add.w	r7, r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <connectStatus>:

int connectStatus(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 8000df4:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8000df8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e00:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8000e04:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000e08:	785b      	ldrb	r3, [r3, #1]
 8000e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e0e:	f003 0301 	and.w	r3, r3, #1
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop

08000e1c <initFlowControl>:

void initFlowControl(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	//stopAskingAboutSending();
	askAboutSending();
 8000e20:	f7ff ff7c 	bl	8000d1c <askAboutSending>
}
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop

08000e28 <delayBt>:

void delayBt(uint32_t d)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < d; i++)
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	e003      	b.n	8000e40 <delayBt+0x18>
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f103 0301 	add.w	r3, r3, #1
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d3f7      	bcc.n	8000e38 <delayBt+0x10>
	{
		;
	}
}
 8000e48:	f107 0714 	add.w	r7, r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <cleanArray>:
 *      Author: Mateusz
 */
char device[20];

void cleanArray(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
	for(int i = 0; i < 20; i++)
 8000e5a:	f04f 0300 	mov.w	r3, #0
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	e00c      	b.n	8000e7c <cleanArray+0x28>
	{
		device[i] = '\0';
 8000e62:	f640 53a4 	movw	r3, #3492	; 0xda4
 8000e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	189b      	adds	r3, r3, r2
 8000e6e:	f04f 0200 	mov.w	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
 */
char device[20];

void cleanArray(void)
{
	for(int i = 0; i < 20; i++)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f103 0301 	add.w	r3, r3, #1
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b13      	cmp	r3, #19
 8000e80:	ddef      	ble.n	8000e62 <cleanArray+0xe>
	{
		device[i] = '\0';
	}
}
 8000e82:	f107 070c 	add.w	r7, r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <flushFIFO>:
 *      Author: Mateusz
 */
#include "FIFO_functions.h"

void flushFIFO(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
	USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8000e92:	f643 2304 	movw	r3, #14852	; 0x3a04
 8000e96:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	607b      	str	r3, [r7, #4]
	USIC_FlushTxFIFO(I2CRegs);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8000ea4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8000eae:	f107 070c 	add.w	r7, r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <clearErrorFlags>:

void clearErrorFlags(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
	if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 8000ebc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ec0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d029      	beq.n	8000f22 <clearErrorFlags+0x6a>
	{
		// Clear error bits
		USIC1_CH1->PSCR |= 0x3FF;
 8000ece:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ed2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eda:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000ede:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000ee0:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8000ee4:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8000ee8:	64da      	str	r2, [r3, #76]	; 0x4c
		// Flush transmit FIFO buffer
		USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 8000eea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eee:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ef2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ef6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000efa:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000efe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f02:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		// Modify Transmit Data Valid
		WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 8000f06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f0a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f12:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000f16:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8000f18:	f022 0203 	bic.w	r2, r2, #3
 8000f1c:	f042 0202 	orr.w	r2, r2, #2
 8000f20:	669a      	str	r2, [r3, #104]	; 0x68
	}
}
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr

08000f28 <getAccelXf>:


extern char copied = 0;

float getAccelXf(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	return accelXf;
 8000f2c:	f640 1338 	movw	r3, #2360	; 0x938
 8000f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f34:	681b      	ldr	r3, [r3, #0]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <getAccelX>:

int16_t getAccelX(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	return accelX;
 8000f44:	f640 1330 	movw	r3, #2352	; 0x930
 8000f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	b21b      	sxth	r3, r3
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <getAccelYf>:

float getAccelYf(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
	return accelYf;
 8000f5c:	f640 133c 	movw	r3, #2364	; 0x93c
 8000f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f64:	681b      	ldr	r3, [r3, #0]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <getAccelY>:

int16_t getAccelY(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	return accelY;
 8000f74:	f640 1332 	movw	r3, #2354	; 0x932
 8000f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	b21b      	sxth	r3, r3
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr

08000f88 <getAccelZf>:

float getAccelZf(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
	return accelZf;
 8000f8c:	f640 1340 	movw	r3, #2368	; 0x940
 8000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f94:	681b      	ldr	r3, [r3, #0]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <getAccelZ>:

int16_t getAccelZ(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
	return accelZ;
 8000fa4:	f640 1334 	movw	r3, #2356	; 0x934
 8000fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	b21b      	sxth	r3, r3
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <getGyroXf>:

float getGyroXf(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
	return gyroXf;
 8000fbc:	f640 134c 	movw	r3, #2380	; 0x94c
 8000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc4:	681b      	ldr	r3, [r3, #0]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <getGyroX>:

int16_t getGyroX(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
	return gyroX;
 8000fd4:	f640 1344 	movw	r3, #2372	; 0x944
 8000fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	b21b      	sxth	r3, r3
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <getGyroYf>:

float getGyroYf(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
	return gyroYf;
 8000fec:	f640 1350 	movw	r3, #2384	; 0x950
 8000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff4:	681b      	ldr	r3, [r3, #0]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <getGyroY>:

int16_t getGyroY(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
	return gyroY;
 8001004:	f640 1346 	movw	r3, #2374	; 0x946
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	b21b      	sxth	r3, r3
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr

08001018 <getGyroZf>:

float getGyroZf(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
	return gyroZf;
 800101c:	f640 1354 	movw	r3, #2388	; 0x954
 8001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001024:	681b      	ldr	r3, [r3, #0]
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <getGyroZ>:

int16_t getGyroZ(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	return gyroZ;
 8001034:	f640 1348 	movw	r3, #2376	; 0x948
 8001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	b21b      	sxth	r3, r3
}
 8001040:	4618      	mov	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <getMagnetXf>:

float getMagnetXf(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
	return magnetXf;
 800104c:	f640 1360 	movw	r3, #2400	; 0x960
 8001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001054:	681b      	ldr	r3, [r3, #0]
}
 8001056:	4618      	mov	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <getMagnetX>:

int16_t getMagnetX(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
	return magnetX;
 8001064:	f640 1358 	movw	r3, #2392	; 0x958
 8001068:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	b21b      	sxth	r3, r3
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <getMagnetYf>:

float getMagnetYf(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
	return magnetYf;
 800107c:	f640 1364 	movw	r3, #2404	; 0x964
 8001080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001084:	681b      	ldr	r3, [r3, #0]
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <getMagnetY>:

int16_t getMagnetY(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	return magnetY;
 8001094:	f640 135a 	movw	r3, #2394	; 0x95a
 8001098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b21b      	sxth	r3, r3
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <getMagnetZf>:

float getMagnetZf(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	return magnetZf;
 80010ac:	f640 1368 	movw	r3, #2408	; 0x968
 80010b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b4:	681b      	ldr	r3, [r3, #0]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <getMagnetZ>:

int16_t getMagnetZ(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	return magnetZ;
 80010c4:	f640 135c 	movw	r3, #2396	; 0x95c
 80010c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	b21b      	sxth	r3, r3
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <startMeasurements>:

void startMeasurements(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(35,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor,&adrAndData);
 80010dc:	f04f 0023 	mov.w	r0, #35	; 0x23
 80010e0:	f04f 0101 	mov.w	r1, #1
 80010e4:	f643 42a1 	movw	r2, #15521	; 0x3ca1
 80010e8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80010ec:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80010f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f4:	f005 fa0e 	bl	8006514 <SYSTM001_CreateTimer>
 80010f8:	4602      	mov	r2, r0
 80010fa:	f640 131c 	movw	r3, #2332	; 0x91c
 80010fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001102:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8001104:	f640 131c 	movw	r3, #2332	; 0x91c
 8001108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f005 fad0 	bl	80066b4 <SYSTM001_StartTimer>
}
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop

08001118 <readAndSendMeasurements>:



void readAndSendMeasurements(void (*sendFunction)(char *str, int len))
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	if(!readingAllowed && (counter < 1))
 8001120:	f240 0314 	movw	r3, #20
 8001124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b00      	cmp	r3, #0
 800112e:	f040 8320 	bne.w	8001772 <readAndSendMeasurements+0x65a>
 8001132:	f640 132c 	movw	r3, #2348	; 0x92c
 8001136:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	f300 8318 	bgt.w	8001772 <readAndSendMeasurements+0x65a>
	{

		accelX = (adrAndData.dane[1] << 8) | adrAndData.dane[0]; // Store x-axis values into gx
 8001142:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800114a:	785b      	ldrb	r3, [r3, #1]
 800114c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001150:	b29a      	uxth	r2, r3
 8001152:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	4313      	orrs	r3, r2
 800115e:	b29a      	uxth	r2, r3
 8001160:	f640 1330 	movw	r3, #2352	; 0x930
 8001164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001168:	801a      	strh	r2, [r3, #0]

		accelY = (adrAndData.dane[3] << 8) | adrAndData.dane[2]; // Store y-axis values into gy
 800116a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001172:	78db      	ldrb	r3, [r3, #3]
 8001174:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001178:	b29a      	uxth	r2, r3
 800117a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800117e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001182:	789b      	ldrb	r3, [r3, #2]
 8001184:	4313      	orrs	r3, r2
 8001186:	b29a      	uxth	r2, r3
 8001188:	f640 1332 	movw	r3, #2354	; 0x932
 800118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001190:	801a      	strh	r2, [r3, #0]

		accelZ = (adrAndData.dane[5] << 8) | adrAndData.dane[4]; // Store z-axis values into gz
 8001192:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800119a:	795b      	ldrb	r3, [r3, #5]
 800119c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80011a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011aa:	791b      	ldrb	r3, [r3, #4]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	f640 1334 	movw	r3, #2356	; 0x934
 80011b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b8:	801a      	strh	r2, [r3, #0]

		if (_autoCalc) //kalibracja
 80011ba:	f640 635c 	movw	r3, #3676	; 0xe5c
 80011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d03b      	beq.n	8001240 <readAndSendMeasurements+0x128>
		{
			accelX -= aBiasRaw[X_AXIS];
 80011c8:	f640 1330 	movw	r3, #2352	; 0x930
 80011cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	f241 33a0 	movw	r3, #5024	; 0x13a0
 80011d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	f640 1330 	movw	r3, #2352	; 0x930
 80011ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ee:	801a      	strh	r2, [r3, #0]
			accelX -= aBiasRaw[Y_AXIS];
 80011f0:	f640 1330 	movw	r3, #2352	; 0x930
 80011f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8001200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001204:	885b      	ldrh	r3, [r3, #2]
 8001206:	b29b      	uxth	r3, r3
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	b29b      	uxth	r3, r3
 800120c:	b29a      	uxth	r2, r3
 800120e:	f640 1330 	movw	r3, #2352	; 0x930
 8001212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001216:	801a      	strh	r2, [r3, #0]
			accelX -= aBiasRaw[Z_AXIS];
 8001218:	f640 1330 	movw	r3, #2352	; 0x930
 800121c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	b29a      	uxth	r2, r3
 8001224:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8001228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122c:	889b      	ldrh	r3, [r3, #4]
 800122e:	b29b      	uxth	r3, r3
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	b29b      	uxth	r3, r3
 8001234:	b29a      	uxth	r2, r3
 8001236:	f640 1330 	movw	r3, #2352	; 0x930
 800123a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800123e:	801a      	strh	r2, [r3, #0]
		}

		accelXf = calcAccel(accelX);
 8001240:	f640 1330 	movw	r3, #2352	; 0x930
 8001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	b21b      	sxth	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f002 f959 	bl	8003504 <calcAccel>
 8001252:	4602      	mov	r2, r0
 8001254:	f640 1338 	movw	r3, #2360	; 0x938
 8001258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125c:	601a      	str	r2, [r3, #0]
		accelYf = calcAccel(accelY);
 800125e:	f640 1332 	movw	r3, #2354	; 0x932
 8001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	b21b      	sxth	r3, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f002 f94a 	bl	8003504 <calcAccel>
 8001270:	4602      	mov	r2, r0
 8001272:	f640 133c 	movw	r3, #2364	; 0x93c
 8001276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800127a:	601a      	str	r2, [r3, #0]
		accelZf = calcAccel(accelZ);
 800127c:	f640 1334 	movw	r3, #2356	; 0x934
 8001280:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	b21b      	sxth	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f002 f93b 	bl	8003504 <calcAccel>
 800128e:	4602      	mov	r2, r0
 8001290:	f640 1340 	movw	r3, #2368	; 0x940
 8001294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001298:	601a      	str	r2, [r3, #0]

		accelX = calcAccel(accelX);
 800129a:	f640 1330 	movw	r3, #2352	; 0x930
 800129e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a2:	881b      	ldrh	r3, [r3, #0]
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 f92c 	bl	8003504 <calcAccel>
 80012ac:	ee07 0a90 	vmov	s15, r0
 80012b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012b4:	ee17 3a90 	vmov	r3, s15
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f640 1330 	movw	r3, #2352	; 0x930
 80012be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c2:	801a      	strh	r2, [r3, #0]
		accelY = calcAccel(accelY);
 80012c4:	f640 1332 	movw	r3, #2354	; 0x932
 80012c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	b21b      	sxth	r3, r3
 80012d0:	4618      	mov	r0, r3
 80012d2:	f002 f917 	bl	8003504 <calcAccel>
 80012d6:	ee07 0a90 	vmov	s15, r0
 80012da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012de:	ee17 3a90 	vmov	r3, s15
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f640 1332 	movw	r3, #2354	; 0x932
 80012e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ec:	801a      	strh	r2, [r3, #0]
		accelZ = calcAccel(accelZ);
 80012ee:	f640 1334 	movw	r3, #2356	; 0x934
 80012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 f902 	bl	8003504 <calcAccel>
 8001300:	ee07 0a90 	vmov	s15, r0
 8001304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001308:	ee17 3a90 	vmov	r3, s15
 800130c:	b29a      	uxth	r2, r3
 800130e:	f640 1334 	movw	r3, #2356	; 0x934
 8001312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001316:	801a      	strh	r2, [r3, #0]


		pomiaryAccel[counter].ax = accelX;
 8001318:	f640 132c 	movw	r3, #2348	; 0x92c
 800131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001320:	6819      	ldr	r1, [r3, #0]
 8001322:	f640 1330 	movw	r3, #2352	; 0x930
 8001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800132a:	8818      	ldrh	r0, [r3, #0]
 800132c:	f640 62f0 	movw	r2, #3824	; 0xef0
 8001330:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001334:	460b      	mov	r3, r1
 8001336:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800133a:	185b      	adds	r3, r3, r1
 800133c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001340:	18d3      	adds	r3, r2, r3
 8001342:	4602      	mov	r2, r0
 8001344:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = accelY;
 8001346:	f640 132c 	movw	r3, #2348	; 0x92c
 800134a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800134e:	6819      	ldr	r1, [r3, #0]
 8001350:	f640 1332 	movw	r3, #2354	; 0x932
 8001354:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001358:	8818      	ldrh	r0, [r3, #0]
 800135a:	f640 62f0 	movw	r2, #3824	; 0xef0
 800135e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001362:	460b      	mov	r3, r1
 8001364:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001368:	185b      	adds	r3, r3, r1
 800136a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800136e:	18d3      	adds	r3, r2, r3
 8001370:	4602      	mov	r2, r0
 8001372:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = accelZ;
 8001374:	f640 132c 	movw	r3, #2348	; 0x92c
 8001378:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137c:	6819      	ldr	r1, [r3, #0]
 800137e:	f640 1334 	movw	r3, #2356	; 0x934
 8001382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001386:	8818      	ldrh	r0, [r3, #0]
 8001388:	f640 62f0 	movw	r2, #3824	; 0xef0
 800138c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001390:	460b      	mov	r3, r1
 8001392:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001396:	185b      	adds	r3, r3, r1
 8001398:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800139c:	18d3      	adds	r3, r2, r3
 800139e:	4602      	mov	r2, r0
 80013a0:	809a      	strh	r2, [r3, #4]


		gyroX = (adrAndData.dane[7] << 1) | adrAndData.dane[6];
 80013a2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80013a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013aa:	79db      	ldrb	r3, [r3, #7]
 80013ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80013b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ba:	799b      	ldrb	r3, [r3, #6]
 80013bc:	4313      	orrs	r3, r2
 80013be:	b29a      	uxth	r2, r3
 80013c0:	f640 1344 	movw	r3, #2372	; 0x944
 80013c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c8:	801a      	strh	r2, [r3, #0]

		gyroY = (adrAndData.dane[9] << 1) | adrAndData.dane[8];
 80013ca:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80013ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d2:	7a5b      	ldrb	r3, [r3, #9]
 80013d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80013d8:	b29a      	uxth	r2, r3
 80013da:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80013de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e2:	7a1b      	ldrb	r3, [r3, #8]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	f640 1346 	movw	r3, #2374	; 0x946
 80013ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f0:	801a      	strh	r2, [r3, #0]

		gyroZ = (adrAndData.dane[11] << 1) | adrAndData.dane[10];
 80013f2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80013f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013fa:	7adb      	ldrb	r3, [r3, #11]
 80013fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001400:	b29a      	uxth	r2, r3
 8001402:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800140a:	7a9b      	ldrb	r3, [r3, #10]
 800140c:	4313      	orrs	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	f640 1348 	movw	r3, #2376	; 0x948
 8001414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001418:	801a      	strh	r2, [r3, #0]


		if (_autoCalc) //kalibracja
 800141a:	f640 635c 	movw	r3, #3676	; 0xe5c
 800141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d03b      	beq.n	80014a0 <readAndSendMeasurements+0x388>
		{
			gyroX -= gBiasRaw[X_AXIS];
 8001428:	f640 1344 	movw	r3, #2372	; 0x944
 800142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	b29a      	uxth	r2, r3
 8001434:	f640 63e8 	movw	r3, #3816	; 0xee8
 8001438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	b29b      	uxth	r3, r3
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	b29b      	uxth	r3, r3
 8001444:	b29a      	uxth	r2, r3
 8001446:	f640 1344 	movw	r3, #2372	; 0x944
 800144a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800144e:	801a      	strh	r2, [r3, #0]
			gyroY -= gBiasRaw[Y_AXIS];
 8001450:	f640 1346 	movw	r3, #2374	; 0x946
 8001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	b29a      	uxth	r2, r3
 800145c:	f640 63e8 	movw	r3, #3816	; 0xee8
 8001460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001464:	885b      	ldrh	r3, [r3, #2]
 8001466:	b29b      	uxth	r3, r3
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	b29b      	uxth	r3, r3
 800146c:	b29a      	uxth	r2, r3
 800146e:	f640 1346 	movw	r3, #2374	; 0x946
 8001472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001476:	801a      	strh	r2, [r3, #0]
			gyroZ -= gBiasRaw[Z_AXIS];
 8001478:	f640 1348 	movw	r3, #2376	; 0x948
 800147c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	b29a      	uxth	r2, r3
 8001484:	f640 63e8 	movw	r3, #3816	; 0xee8
 8001488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800148c:	889b      	ldrh	r3, [r3, #4]
 800148e:	b29b      	uxth	r3, r3
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	b29b      	uxth	r3, r3
 8001494:	b29a      	uxth	r2, r3
 8001496:	f640 1348 	movw	r3, #2376	; 0x948
 800149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800149e:	801a      	strh	r2, [r3, #0]
		}

		gyroXf = calcGyro(gyroX);
 80014a0:	f640 1344 	movw	r3, #2372	; 0x944
 80014a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4618      	mov	r0, r3
 80014ae:	f002 f80d 	bl	80034cc <calcGyro>
 80014b2:	4602      	mov	r2, r0
 80014b4:	f640 134c 	movw	r3, #2380	; 0x94c
 80014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014bc:	601a      	str	r2, [r3, #0]
		gyroYf = calcGyro(gyroY);
 80014be:	f640 1346 	movw	r3, #2374	; 0x946
 80014c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 fffe 	bl	80034cc <calcGyro>
 80014d0:	4602      	mov	r2, r0
 80014d2:	f640 1350 	movw	r3, #2384	; 0x950
 80014d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014da:	601a      	str	r2, [r3, #0]
		gyroZf = calcGyro(gyroZ);
 80014dc:	f640 1348 	movw	r3, #2376	; 0x948
 80014e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 ffef 	bl	80034cc <calcGyro>
 80014ee:	4602      	mov	r2, r0
 80014f0:	f640 1354 	movw	r3, #2388	; 0x954
 80014f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f8:	601a      	str	r2, [r3, #0]

		gyroX = calcGyro(gyroX);
 80014fa:	f640 1344 	movw	r3, #2372	; 0x944
 80014fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	b21b      	sxth	r3, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f001 ffe0 	bl	80034cc <calcGyro>
 800150c:	ee07 0a90 	vmov	s15, r0
 8001510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001514:	ee17 3a90 	vmov	r3, s15
 8001518:	b29a      	uxth	r2, r3
 800151a:	f640 1344 	movw	r3, #2372	; 0x944
 800151e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001522:	801a      	strh	r2, [r3, #0]
		gyroY = calcGyro(gyroY);
 8001524:	f640 1346 	movw	r3, #2374	; 0x946
 8001528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	b21b      	sxth	r3, r3
 8001530:	4618      	mov	r0, r3
 8001532:	f001 ffcb 	bl	80034cc <calcGyro>
 8001536:	ee07 0a90 	vmov	s15, r0
 800153a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800153e:	ee17 3a90 	vmov	r3, s15
 8001542:	b29a      	uxth	r2, r3
 8001544:	f640 1346 	movw	r3, #2374	; 0x946
 8001548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800154c:	801a      	strh	r2, [r3, #0]
		gyroZ = calcGyro(gyroZ);
 800154e:	f640 1348 	movw	r3, #2376	; 0x948
 8001552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4618      	mov	r0, r3
 800155c:	f001 ffb6 	bl	80034cc <calcGyro>
 8001560:	ee07 0a90 	vmov	s15, r0
 8001564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001568:	ee17 3a90 	vmov	r3, s15
 800156c:	b29a      	uxth	r2, r3
 800156e:	f640 1348 	movw	r3, #2376	; 0x948
 8001572:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001576:	801a      	strh	r2, [r3, #0]

		pomiaryAccel[counter].gx = gyroX;
 8001578:	f640 132c 	movw	r3, #2348	; 0x92c
 800157c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001580:	6819      	ldr	r1, [r3, #0]
 8001582:	f640 1344 	movw	r3, #2372	; 0x944
 8001586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800158a:	8818      	ldrh	r0, [r3, #0]
 800158c:	f640 62f0 	movw	r2, #3824	; 0xef0
 8001590:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001594:	460b      	mov	r3, r1
 8001596:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800159a:	185b      	adds	r3, r3, r1
 800159c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	4602      	mov	r2, r0
 80015a4:	80da      	strh	r2, [r3, #6]
		pomiaryAccel[counter].gy = gyroY;
 80015a6:	f640 132c 	movw	r3, #2348	; 0x92c
 80015aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ae:	6819      	ldr	r1, [r3, #0]
 80015b0:	f640 1346 	movw	r3, #2374	; 0x946
 80015b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b8:	8818      	ldrh	r0, [r3, #0]
 80015ba:	f640 62f0 	movw	r2, #3824	; 0xef0
 80015be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80015c2:	460b      	mov	r3, r1
 80015c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015c8:	185b      	adds	r3, r3, r1
 80015ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015ce:	18d3      	adds	r3, r2, r3
 80015d0:	f103 0308 	add.w	r3, r3, #8
 80015d4:	4602      	mov	r2, r0
 80015d6:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].gz = gyroZ;
 80015d8:	f640 132c 	movw	r3, #2348	; 0x92c
 80015dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e0:	6819      	ldr	r1, [r3, #0]
 80015e2:	f640 1348 	movw	r3, #2376	; 0x948
 80015e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ea:	8818      	ldrh	r0, [r3, #0]
 80015ec:	f640 62f0 	movw	r2, #3824	; 0xef0
 80015f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80015f4:	460b      	mov	r3, r1
 80015f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015fa:	185b      	adds	r3, r3, r1
 80015fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001600:	18d3      	adds	r3, r2, r3
 8001602:	f103 0308 	add.w	r3, r3, #8
 8001606:	4602      	mov	r2, r0
 8001608:	805a      	strh	r2, [r3, #2]



		magnetX = (adrAndData.dane[13] << 1) | adrAndData.dane[12];
 800160a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800160e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001612:	7b5b      	ldrb	r3, [r3, #13]
 8001614:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001618:	b29a      	uxth	r2, r3
 800161a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800161e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001622:	7b1b      	ldrb	r3, [r3, #12]
 8001624:	4313      	orrs	r3, r2
 8001626:	b29a      	uxth	r2, r3
 8001628:	f640 1358 	movw	r3, #2392	; 0x958
 800162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001630:	801a      	strh	r2, [r3, #0]

		magnetY = (adrAndData.dane[15] << 1) | adrAndData.dane[14];
 8001632:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163a:	7bdb      	ldrb	r3, [r3, #15]
 800163c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001640:	b29a      	uxth	r2, r3
 8001642:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8001646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164a:	7b9b      	ldrb	r3, [r3, #14]
 800164c:	4313      	orrs	r3, r2
 800164e:	b29a      	uxth	r2, r3
 8001650:	f640 135a 	movw	r3, #2394	; 0x95a
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	801a      	strh	r2, [r3, #0]

		magnetY = (adrAndData.dane[17] << 1) | adrAndData.dane[16];
 800165a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001662:	7c5b      	ldrb	r3, [r3, #17]
 8001664:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001668:	b29a      	uxth	r2, r3
 800166a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800166e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001672:	7c1b      	ldrb	r3, [r3, #16]
 8001674:	4313      	orrs	r3, r2
 8001676:	b29a      	uxth	r2, r3
 8001678:	f640 135a 	movw	r3, #2394	; 0x95a
 800167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001680:	801a      	strh	r2, [r3, #0]


		magnetXf = calcMag(magnetX);
 8001682:	f640 1358 	movw	r3, #2392	; 0x958
 8001686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	b21b      	sxth	r3, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f001 fd6e 	bl	8003170 <calcMag>
 8001694:	4602      	mov	r2, r0
 8001696:	f640 1360 	movw	r3, #2400	; 0x960
 800169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800169e:	601a      	str	r2, [r3, #0]
		magnetYf = calcMag(magnetY);
 80016a0:	f640 135a 	movw	r3, #2394	; 0x95a
 80016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4618      	mov	r0, r3
 80016ae:	f001 fd5f 	bl	8003170 <calcMag>
 80016b2:	4602      	mov	r2, r0
 80016b4:	f640 1364 	movw	r3, #2404	; 0x964
 80016b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016bc:	601a      	str	r2, [r3, #0]
		magnetZf = calcMag(magnetZ);
 80016be:	f640 135c 	movw	r3, #2396	; 0x95c
 80016c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 fd50 	bl	8003170 <calcMag>
 80016d0:	4602      	mov	r2, r0
 80016d2:	f640 1368 	movw	r3, #2408	; 0x968
 80016d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016da:	601a      	str	r2, [r3, #0]

		magnetX = calcMag(magnetX);
 80016dc:	f640 1358 	movw	r3, #2392	; 0x958
 80016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e4:	881b      	ldrh	r3, [r3, #0]
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4618      	mov	r0, r3
 80016ea:	f001 fd41 	bl	8003170 <calcMag>
 80016ee:	ee07 0a90 	vmov	s15, r0
 80016f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f6:	ee17 3a90 	vmov	r3, s15
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	f640 1358 	movw	r3, #2392	; 0x958
 8001700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001704:	801a      	strh	r2, [r3, #0]
		magnetY = calcMag(magnetY);
 8001706:	f640 135a 	movw	r3, #2394	; 0x95a
 800170a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	b21b      	sxth	r3, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f001 fd2c 	bl	8003170 <calcMag>
 8001718:	ee07 0a90 	vmov	s15, r0
 800171c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001720:	ee17 3a90 	vmov	r3, s15
 8001724:	b29a      	uxth	r2, r3
 8001726:	f640 135a 	movw	r3, #2394	; 0x95a
 800172a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172e:	801a      	strh	r2, [r3, #0]
		magnetZ = calcMag(magnetZ);
 8001730:	f640 135c 	movw	r3, #2396	; 0x95c
 8001734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	b21b      	sxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	f001 fd17 	bl	8003170 <calcMag>
 8001742:	ee07 0a90 	vmov	s15, r0
 8001746:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800174a:	ee17 3a90 	vmov	r3, s15
 800174e:	b29a      	uxth	r2, r3
 8001750:	f640 135c 	movw	r3, #2396	; 0x95c
 8001754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001758:	801a      	strh	r2, [r3, #0]

		counter++;
 800175a:	f640 132c 	movw	r3, #2348	; 0x92c
 800175e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f103 0201 	add.w	r2, r3, #1
 8001768:	f640 132c 	movw	r3, #2348	; 0x92c
 800176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001770:	601a      	str	r2, [r3, #0]
		{
			readingAllowed = TRUE;
		}*/
	}

	if(counter >= 1/* && copied == 0*/)
 8001772:	f640 132c 	movw	r3, #2348	; 0x92c
 8001776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	dd17      	ble.n	80017b0 <readAndSendMeasurements+0x698>
	{
		int i = 0;
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
			copiedData[i].gx = pomiaryAccel[i].gx;
			copiedData[i].gy = pomiaryAccel[i].gy;
			copiedData[i].gz = pomiaryAccel[i].gz;
		}*/

		counter = 0;
 8001786:	f640 132c 	movw	r3, #2348	; 0x92c
 800178a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
		copied = 1;
 8001794:	f640 136c 	movw	r3, #2412	; 0x96c
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	f04f 0201 	mov.w	r2, #1
 80017a0:	701a      	strb	r2, [r3, #0]
		readingAllowed = TRUE;
 80017a2:	f240 0314 	movw	r3, #20
 80017a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017aa:	f04f 0201 	mov.w	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
	}
}
 80017b0:	f107 0710 	add.w	r7, r7, #16
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <initAdrAndSubAdr>:

void initAdrAndSubAdr(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
	adrAndData.adr.addressDevice[0] = 0x6B;
 80017bc:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80017c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c4:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80017c8:	749a      	strb	r2, [r3, #18]
	adrAndData.adr.addressDevice[1] = 0x1E;
 80017ca:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80017ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d2:	f04f 021e 	mov.w	r2, #30
 80017d6:	74da      	strb	r2, [r3, #19]
	adrAndData.adr.subAddress[0] =  OUT_X_L_XL; //subaddres for accel
 80017d8:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80017dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e0:	f04f 0228 	mov.w	r2, #40	; 0x28
 80017e4:	751a      	strb	r2, [r3, #20]
	adrAndData.adr.subAddress[1] =  OUT_X_L_G; //sub address for gyroscope
 80017e6:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80017ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ee:	f04f 0218 	mov.w	r2, #24
 80017f2:	755a      	strb	r2, [r3, #21]
	adrAndData.adr.subAddress[2] =  OUT_X_L_M;
 80017f4:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80017f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017fc:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001800:	759a      	strb	r2, [r3, #22]
}
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 800180e:	f04f 0001 	mov.w	r0, #1
 8001812:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8001816:	f04f 021e 	mov.w	r2, #30
 800181a:	f000 f823 	bl	8001864 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 800181e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001826:	f04f 0201 	mov.w	r2, #1
 800182a:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 800182c:	f640 6334 	movw	r3, #3636	; 0xe34
 8001830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001834:	f04f 021e 	mov.w	r2, #30
 8001838:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 800183a:	f640 6334 	movw	r3, #3636	; 0xe34
 800183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001842:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8001846:	705a      	strb	r2, [r3, #1]

	initAdrAndSubAdr();
 8001848:	f7ff ffb6 	bl	80017b8 <initAdrAndSubAdr>

	if(!begin())
 800184c:	f000 f968 	bl	8001b20 <begin>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d102      	bne.n	800185c <initLSM9DS1+0x54>
	{
		int k = 0;
 8001856:	f04f 0300 	mov.w	r3, #0
 800185a:	607b      	str	r3, [r7, #4]
	}
}
 800185c:	f107 0708 	add.w	r7, r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <init>:

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	4613      	mov	r3, r2
 800186c:	4602      	mov	r2, r0
 800186e:	71fa      	strb	r2, [r7, #7]
 8001870:	460a      	mov	r2, r1
 8001872:	71ba      	strb	r2, [r7, #6]
 8001874:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 8001876:	f640 6334 	movw	r3, #3636	; 0xe34
 800187a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800187e:	79fa      	ldrb	r2, [r7, #7]
 8001880:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 8001882:	f640 6334 	movw	r3, #3636	; 0xe34
 8001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188a:	79ba      	ldrb	r2, [r7, #6]
 800188c:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 800188e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001896:	797a      	ldrb	r2, [r7, #5]
 8001898:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 800189a:	f640 6334 	movw	r3, #3636	; 0xe34
 800189e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a2:	f04f 0201 	mov.w	r2, #1
 80018a6:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 80018a8:	f640 6334 	movw	r3, #3636	; 0xe34
 80018ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018b0:	f04f 0201 	mov.w	r2, #1
 80018b4:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 80018b6:	f640 6334 	movw	r3, #3636	; 0xe34
 80018ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018be:	f04f 0201 	mov.w	r2, #1
 80018c2:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 80018c4:	f640 6334 	movw	r3, #3636	; 0xe34
 80018c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018cc:	f04f 0201 	mov.w	r2, #1
 80018d0:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 80018d2:	f640 6334 	movw	r3, #3636	; 0xe34
 80018d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018da:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80018de:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 80018e0:	f640 6334 	movw	r3, #3636	; 0xe34
 80018e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018e8:	f04f 0203 	mov.w	r2, #3
 80018ec:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 80018ee:	f640 6334 	movw	r3, #3636	; 0xe34
 80018f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 80018fc:	f640 6334 	movw	r3, #3636	; 0xe34
 8001900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 800190a:	f640 6334 	movw	r3, #3636	; 0xe34
 800190e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 8001918:	f640 6334 	movw	r3, #3636	; 0xe34
 800191c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 8001926:	f640 6334 	movw	r3, #3636	; 0xe34
 800192a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 8001934:	f640 6334 	movw	r3, #3636	; 0xe34
 8001938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 8001942:	f640 6334 	movw	r3, #3636	; 0xe34
 8001946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 8001950:	f640 6334 	movw	r3, #3636	; 0xe34
 8001954:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 800195e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001966:	f04f 0201 	mov.w	r2, #1
 800196a:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 800196c:	f640 6334 	movw	r3, #3636	; 0xe34
 8001970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001974:	f04f 0201 	mov.w	r2, #1
 8001978:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 800197a:	f640 6334 	movw	r3, #3636	; 0xe34
 800197e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001982:	f04f 0201 	mov.w	r2, #1
 8001986:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 8001988:	f640 6334 	movw	r3, #3636	; 0xe34
 800198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001990:	f04f 0201 	mov.w	r2, #1
 8001994:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 8001996:	f640 6334 	movw	r3, #3636	; 0xe34
 800199a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800199e:	f04f 0201 	mov.w	r2, #1
 80019a2:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 80019a4:	f640 6334 	movw	r3, #3636	; 0xe34
 80019a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ac:	f04f 0202 	mov.w	r2, #2
 80019b0:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 80019b2:	f640 6334 	movw	r3, #3636	; 0xe34
 80019b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ba:	f04f 0206 	mov.w	r2, #6
 80019be:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 80019c0:	f640 6334 	movw	r3, #3636	; 0xe34
 80019c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019c8:	f04f 02ff 	mov.w	r2, #255	; 0xff
 80019cc:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 80019ce:	f640 6334 	movw	r3, #3636	; 0xe34
 80019d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 80019dc:	f640 6334 	movw	r3, #3636	; 0xe34
 80019e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 80019ea:	f640 6334 	movw	r3, #3636	; 0xe34
 80019ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f2:	f04f 0201 	mov.w	r2, #1
 80019f6:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 80019f8:	f640 6334 	movw	r3, #3636	; 0xe34
 80019fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a00:	f04f 0204 	mov.w	r2, #4
 8001a04:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8001a08:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a10:	f04f 0207 	mov.w	r2, #7
 8001a14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 8001a18:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 8001a28:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a30:	f04f 0203 	mov.w	r2, #3
 8001a34:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 8001a38:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a40:	f04f 0203 	mov.w	r2, #3
 8001a44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 8001a48:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 8001a58:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 8001a68:	f640 6334 	movw	r3, #3636	; 0xe34
 8001a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a70:	f04f 0201 	mov.w	r2, #1
 8001a74:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 8001a78:	f04f 0300 	mov.w	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	e03f      	b.n	8001b00 <init+0x29c>
	{
		gBias[i] = 0;
 8001a80:	f241 4334 	movw	r3, #5172	; 0x1434
 8001a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001a8e:	189b      	adds	r3, r3, r2
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 8001a96:	f640 53b8 	movw	r3, #3512	; 0xdb8
 8001a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001aa4:	189b      	adds	r3, r3, r2
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 8001aac:	f241 4350 	movw	r3, #5200	; 0x1450
 8001ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001aba:	189b      	adds	r3, r3, r2
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 8001ac2:	f640 63e8 	movw	r3, #3816	; 0xee8
 8001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	f04f 0100 	mov.w	r1, #0
 8001ad0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 8001ad4:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8001ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	f04f 0100 	mov.w	r1, #0
 8001ae2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 8001ae6:	f640 53c4 	movw	r3, #3524	; 0xdc4
 8001aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	f04f 0100 	mov.w	r1, #0
 8001af4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f103 0301 	add.w	r3, r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	ddbc      	ble.n	8001a80 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 8001b06:	f640 635c 	movw	r3, #3676	; 0xe5c
 8001b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
}
 8001b14:	f107 0714 	add.w	r7, r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop

08001b20 <begin>:

uint16_t begin(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 8001b26:	f640 6334 	movw	r3, #3636	; 0xe34
 8001b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b2e:	785a      	ldrb	r2, [r3, #1]
 8001b30:	f640 63e0 	movw	r3, #3808	; 0xee0
 8001b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b38:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 8001b3a:	f640 6334 	movw	r3, #3636	; 0xe34
 8001b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b42:	789a      	ldrb	r2, [r3, #2]
 8001b44:	f640 6378 	movw	r3, #3704	; 0xe78
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	701a      	strb	r2, [r3, #0]

	constrainScales();
 8001b4e:	f000 f843 	bl	8001bd8 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 8001b52:	f000 f8bb 	bl	8001ccc <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 8001b56:	f000 f8ed 	bl	8001d34 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 8001b5a:	f000 f8d1 	bl	8001d00 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 8001b5e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d102      	bne.n	8001b72 <begin+0x52>
		initI2C();	// Initialize I2C
 8001b6c:	f000 f8a2 	bl	8001cb4 <initI2C>
 8001b70:	e008      	b.n	8001b84 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 8001b72:	f640 6334 	movw	r3, #3636	; 0xe34
 8001b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <begin+0x64>
		initSPI();	// Initialize SPI
 8001b80:	f000 f89e 	bl	8001cc0 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 8001b84:	f04f 000f 	mov.w	r0, #15
 8001b88:	f000 f9f4 	bl	8001f74 <mReadByte>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 8001b90:	f04f 000f 	mov.w	r0, #15
 8001b94:	f000 fa0c 	bl	8001fb0 <xgReadByte>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8001b9c:	79bb      	ldrb	r3, [r7, #6]
 8001b9e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 8001bae:	88ba      	ldrh	r2, [r7, #4]
 8001bb0:	f646 033d 	movw	r3, #26685	; 0x683d
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d002      	beq.n	8001bbe <begin+0x9e>
	{
		return 0;
 8001bb8:	f04f 0300 	mov.w	r3, #0
 8001bbc:	e006      	b.n	8001bcc <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8001bbe:	f000 fa15 	bl	8001fec <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 8001bc2:	f000 fb6d 	bl	80022a0 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 8001bc6:	f000 fc0d 	bl	80023e4 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8001bca:	88bb      	ldrh	r3, [r7, #4]

}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f107 0708 	add.w	r7, r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop

08001bd8 <constrainScales>:

void constrainScales()
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8001bdc:	f640 6334 	movw	r3, #3636	; 0xe34
 8001be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be4:	88db      	ldrh	r3, [r3, #6]
 8001be6:	2bf5      	cmp	r3, #245	; 0xf5
 8001be8:	d016      	beq.n	8001c18 <constrainScales+0x40>
 8001bea:	f640 6334 	movw	r3, #3636	; 0xe34
 8001bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf2:	88db      	ldrh	r3, [r3, #6]
 8001bf4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001bf8:	d00e      	beq.n	8001c18 <constrainScales+0x40>
 8001bfa:	f640 6334 	movw	r3, #3636	; 0xe34
 8001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c02:	88db      	ldrh	r3, [r3, #6]
 8001c04:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c08:	d006      	beq.n	8001c18 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 8001c0a:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c12:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8001c16:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 8001c18:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c20:	7ddb      	ldrb	r3, [r3, #23]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d01b      	beq.n	8001c5e <constrainScales+0x86>
 8001c26:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c2e:	7ddb      	ldrb	r3, [r3, #23]
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d014      	beq.n	8001c5e <constrainScales+0x86>
 8001c34:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3c:	7ddb      	ldrb	r3, [r3, #23]
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d00d      	beq.n	8001c5e <constrainScales+0x86>
 8001c42:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c4a:	7ddb      	ldrb	r3, [r3, #23]
 8001c4c:	2b10      	cmp	r3, #16
 8001c4e:	d006      	beq.n	8001c5e <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 8001c50:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c58:	f04f 0202 	mov.w	r2, #2
 8001c5c:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 8001c5e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	d01f      	beq.n	8001cae <constrainScales+0xd6>
 8001c6e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d017      	beq.n	8001cae <constrainScales+0xd6>
 8001c7e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c8a:	2b0c      	cmp	r3, #12
 8001c8c:	d00f      	beq.n	8001cae <constrainScales+0xd6>
 8001c8e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c9a:	2b10      	cmp	r3, #16
 8001c9c:	d007      	beq.n	8001cae <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 8001c9e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca6:	f04f 0204 	mov.w	r2, #4
 8001caa:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr

08001cb4 <initI2C>:


void initI2C(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
	;
}
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop

08001cc0 <initSPI>:

void initSPI(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
	;
}
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop

08001ccc <calcgRes>:

void calcgRes()
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8001cd0:	f640 6334 	movw	r3, #3636	; 0xe34
 8001cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cd8:	88db      	ldrh	r3, [r3, #6]
 8001cda:	ee07 3a90 	vmov	s15, r3
 8001cde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ce2:	eddf 7a06 	vldr	s15, [pc, #24]	; 8001cfc <calcgRes+0x30>
 8001ce6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001cea:	f241 432c 	movw	r3, #5164	; 0x142c
 8001cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
}
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	47000000 	.word	0x47000000

08001d00 <calcaRes>:

void calcaRes()
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8001d04:	f640 6334 	movw	r3, #3636	; 0xe34
 8001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d0c:	7ddb      	ldrb	r3, [r3, #23]
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d16:	eddf 7a06 	vldr	s15, [pc, #24]	; 8001d30 <calcaRes+0x30>
 8001d1a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001d1e:	f640 6374 	movw	r3, #3700	; 0xe74
 8001d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d26:	edc3 7a00 	vstr	s15, [r3]
}
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	47000000 	.word	0x47000000

08001d34 <calcmRes>:


void calcmRes()
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 8001d38:	f640 6334 	movw	r3, #3636	; 0xe34
 8001d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d44:	f1a3 0304 	sub.w	r3, r3, #4
 8001d48:	2b0c      	cmp	r3, #12
 8001d4a:	d849      	bhi.n	8001de0 <calcmRes+0xac>
 8001d4c:	a201      	add	r2, pc, #4	; (adr r2, 8001d54 <calcmRes+0x20>)
 8001d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d52:	bf00      	nop
 8001d54:	08001d89 	.word	0x08001d89
 8001d58:	08001de1 	.word	0x08001de1
 8001d5c:	08001de1 	.word	0x08001de1
 8001d60:	08001de1 	.word	0x08001de1
 8001d64:	08001d9f 	.word	0x08001d9f
 8001d68:	08001de1 	.word	0x08001de1
 8001d6c:	08001de1 	.word	0x08001de1
 8001d70:	08001de1 	.word	0x08001de1
 8001d74:	08001db5 	.word	0x08001db5
 8001d78:	08001de1 	.word	0x08001de1
 8001d7c:	08001de1 	.word	0x08001de1
 8001d80:	08001de1 	.word	0x08001de1
 8001d84:	08001dcb 	.word	0x08001dcb
	{
		case 4:
			mRes = magSensitivity[0];
 8001d88:	f240 031c 	movw	r3, #28
 8001d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	f241 4340 	movw	r3, #5184	; 0x1440
 8001d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d9a:	601a      	str	r2, [r3, #0]
			break;
 8001d9c:	e020      	b.n	8001de0 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 8001d9e:	f240 031c 	movw	r3, #28
 8001da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	f241 4340 	movw	r3, #5184	; 0x1440
 8001dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001db0:	601a      	str	r2, [r3, #0]
			break;
 8001db2:	e015      	b.n	8001de0 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8001db4:	f240 031c 	movw	r3, #28
 8001db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	f241 4340 	movw	r3, #5184	; 0x1440
 8001dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc6:	601a      	str	r2, [r3, #0]
			break;
 8001dc8:	e00a      	b.n	8001de0 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 8001dca:	f240 031c 	movw	r3, #28
 8001dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd2:	68da      	ldr	r2, [r3, #12]
 8001dd4:	f241 4340 	movw	r3, #5184	; 0x1440
 8001dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ddc:	601a      	str	r2, [r3, #0]
			break;
 8001dde:	bf00      	nop
	}

}
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop

08001de8 <delay>:

void delay(int d)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	e007      	b.n	8001e08 <delay+0x20>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f103 0301 	add.w	r3, r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f103 0301 	add.w	r3, r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dbf3      	blt.n	8001df8 <delay+0x10>
}
 8001e10:	f107 0714 	add.w	r7, r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop

08001e1c <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	71fa      	strb	r2, [r7, #7]
 8001e28:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8001e30:	f04f 0304 	mov.w	r3, #4
 8001e34:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	f887 3020 	strb.w	r3, [r7, #32]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8001e44:	bf00      	nop
 8001e46:	f107 0320 	add.w	r3, r7, #32
 8001e4a:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001e4e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001e52:	4619      	mov	r1, r3
 8001e54:	f005 fb72 	bl	800753c <I2C001_WriteData>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f3      	beq.n	8001e46 <I2CreadByte+0x2a>

		delay(DELAY);
 8001e5e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001e62:	f7ff ffc1 	bl	8001de8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001e66:	f04f 0300 	mov.w	r3, #0
 8001e6a:	777b      	strb	r3, [r7, #29]
		data2.Data1.Data = subAddress;
 8001e6c:	79bb      	ldrb	r3, [r7, #6]
 8001e6e:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8001e70:	bf00      	nop
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001e7a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f005 fb5c 	bl	800753c <I2C001_WriteData>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0f3      	beq.n	8001e72 <I2CreadByte+0x56>

		delay(DELAY);
 8001e8a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001e8e:	f7ff ffab 	bl	8001de8 <delay>


		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8001e92:	f04f 0305 	mov.w	r3, #5
 8001e96:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8001e98:	79fb      	ldrb	r3, [r7, #7]
 8001e9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8001ea8:	bf00      	nop
 8001eaa:	f107 0318 	add.w	r3, r7, #24
 8001eae:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001eb2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f005 fb40 	bl	800753c <I2C001_WriteData>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f3      	beq.n	8001eaa <I2CreadByte+0x8e>

		delay(DELAY);
 8001ec2:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001ec6:	f7ff ff8f 	bl	8001de8 <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8001eca:	f04f 0303 	mov.w	r3, #3
 8001ece:	757b      	strb	r3, [r7, #21]
		data4.Data1.Data = ubyteFF;
 8001ed0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001ed4:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8001ed6:	bf00      	nop
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001ee0:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f005 fb29 	bl	800753c <I2C001_WriteData>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0f3      	beq.n	8001ed8 <I2CreadByte+0xbc>

		delay(DELAY);
 8001ef0:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001ef4:	f7ff ff78 	bl	8001de8 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8001ef8:	f04f 0306 	mov.w	r3, #6
 8001efc:	747b      	strb	r3, [r7, #17]
		data5.Data1.Data = ubyteFF;
 8001efe:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001f02:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8001f04:	bf00      	nop
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001f0e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001f12:	4619      	mov	r1, r3
 8001f14:	f005 fb12 	bl	800753c <I2C001_WriteData>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f3      	beq.n	8001f06 <I2CreadByte+0xea>
		stageOfReading++;
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	f103 0301 	add.w	r3, r3, #1
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24

		delay(DELAY);
 8001f26:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001f2a:	f7ff ff5d 	bl	8001de8 <delay>

		uint16_t DataReceive1 = 0;
 8001f2e:	f04f 0300 	mov.w	r3, #0
 8001f32:	81fb      	strh	r3, [r7, #14]
		if(I2C001_ReadData(&I2C001_Handle0,&DataReceive1))
 8001f34:	f107 030e 	add.w	r3, r7, #14
 8001f38:	f643 2004 	movw	r0, #14852	; 0x3a04
 8001f3c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001f40:	4619      	mov	r1, r3
 8001f42:	f005 fad1 	bl	80074e8 <I2C001_ReadData>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d008      	beq.n	8001f5e <I2CreadByte+0x142>
		{
			stageOfReading++;
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	f103 0301 	add.w	r3, r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
			delay(DELAY);
 8001f54:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001f58:	f7ff ff46 	bl	8001de8 <delay>
 8001f5c:	e003      	b.n	8001f66 <I2CreadByte+0x14a>
		}
		else
		{
			stageOfReading--;
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f60:	f103 33ff 	add.w	r3, r3, #4294967295
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
		}

		return (uint8_t)DataReceive1;
 8001f66:	89fb      	ldrh	r3, [r7, #14]
 8001f68:	b2db      	uxtb	r3, r3
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001f7e:	f640 6334 	movw	r3, #3636	; 0xe34
 8001f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d10b      	bne.n	8001fa4 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8001f8c:	f640 6378 	movw	r3, #3704	; 0xe78
 8001f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f94:	781a      	ldrb	r2, [r3, #0]
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7ff ff3e 	bl	8001e1c <I2CreadByte>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	e7ff      	b.n	8001fa4 <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f107 0708 	add.w	r7, r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop

08001fb0 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001fba:	f640 6334 	movw	r3, #3636	; 0xe34
 8001fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d10b      	bne.n	8001fe0 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8001fc8:	f640 63e0 	movw	r3, #3808	; 0xee0
 8001fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f7ff ff20 	bl	8001e1c <I2CreadByte>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	e7ff      	b.n	8001fe0 <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f107 0708 	add.w	r7, r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop

08001fec <initGyro>:

void initGyro(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001ff2:	f04f 0300 	mov.w	r3, #0
 8001ff6:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8001ff8:	f640 6334 	movw	r3, #3636	; 0xe34
 8001ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002000:	791b      	ldrb	r3, [r3, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8002006:	f640 6334 	movw	r3, #3636	; 0xe34
 800200a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800200e:	7a1b      	ldrb	r3, [r3, #8]
 8002010:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002014:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8002016:	f640 6334 	movw	r3, #3636	; 0xe34
 800201a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800201e:	88db      	ldrh	r3, [r3, #6]
 8002020:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002024:	d003      	beq.n	800202e <initGyro+0x42>
 8002026:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800202a:	d005      	beq.n	8002038 <initGyro+0x4c>
 800202c:	e009      	b.n	8002042 <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	f043 0308 	orr.w	r3, r3, #8
 8002034:	71fb      	strb	r3, [r7, #7]
			break;
 8002036:	e004      	b.n	8002042 <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	f043 0318 	orr.w	r3, r3, #24
 800203e:	71fb      	strb	r3, [r7, #7]
			break;
 8002040:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8002042:	f640 6334 	movw	r3, #3636	; 0xe34
 8002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800204a:	7a5b      	ldrb	r3, [r3, #9]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	f003 0303 	and.w	r3, r3, #3
 8002052:	b2da      	uxtb	r2, r3
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4313      	orrs	r3, r2
 8002058:	b2db      	uxtb	r3, r3
 800205a:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	f04f 0010 	mov.w	r0, #16
 8002062:	4619      	mov	r1, r3
 8002064:	f000 f894 	bl	8002190 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8002068:	f04f 0011 	mov.w	r0, #17
 800206c:	f04f 0100 	mov.w	r1, #0
 8002070:	f000 f88e 	bl	8002190 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8002074:	f640 6334 	movw	r3, #3636	; 0xe34
 8002078:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207c:	7a9b      	ldrb	r3, [r3, #10]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <initGyro+0x9c>
 8002082:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002086:	e001      	b.n	800208c <initGyro+0xa0>
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 800208e:	f640 6334 	movw	r3, #3636	; 0xe34
 8002092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002096:	7adb      	ldrb	r3, [r3, #11]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00f      	beq.n	80020bc <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 800209c:	f640 6334 	movw	r3, #3636	; 0xe34
 80020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a4:	7b1b      	ldrb	r3, [r3, #12]
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	f003 030f 	and.w	r3, r3, #15
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	f04f 0012 	mov.w	r0, #18
 80020c2:	4619      	mov	r1, r3
 80020c4:	f000 f864 	bl	8002190 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 80020ce:	f640 6334 	movw	r3, #3636	; 0xe34
 80020d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d6:	7cdb      	ldrb	r3, [r3, #19]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <initGyro+0xf8>
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	f043 0320 	orr.w	r3, r3, #32
 80020e2:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 80020e4:	f640 6334 	movw	r3, #3636	; 0xe34
 80020e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ec:	7c9b      	ldrb	r3, [r3, #18]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <initGyro+0x10e>
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	f043 0310 	orr.w	r3, r3, #16
 80020f8:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 80020fa:	f640 6334 	movw	r3, #3636	; 0xe34
 80020fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002102:	7c5b      	ldrb	r3, [r3, #17]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d003      	beq.n	8002110 <initGyro+0x124>
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	f043 0308 	orr.w	r3, r3, #8
 800210e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8002110:	f640 6334 	movw	r3, #3636	; 0xe34
 8002114:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002118:	7d1b      	ldrb	r3, [r3, #20]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <initGyro+0x13a>
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f04f 001e 	mov.w	r0, #30
 800212c:	4619      	mov	r1, r3
 800212e:	f000 f82f 	bl	8002190 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8002138:	f640 6334 	movw	r3, #3636	; 0xe34
 800213c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002140:	7b5b      	ldrb	r3, [r3, #13]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <initGyro+0x162>
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	f043 0320 	orr.w	r3, r3, #32
 800214c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 800214e:	f640 6334 	movw	r3, #3636	; 0xe34
 8002152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002156:	7b9b      	ldrb	r3, [r3, #14]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d003      	beq.n	8002164 <initGyro+0x178>
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	f043 0310 	orr.w	r3, r3, #16
 8002162:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8002164:	f640 6334 	movw	r3, #3636	; 0xe34
 8002168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216c:	7bdb      	ldrb	r3, [r3, #15]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <initGyro+0x18e>
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	f043 0308 	orr.w	r3, r3, #8
 8002178:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	f04f 0013 	mov.w	r0, #19
 8002180:	4619      	mov	r1, r3
 8002182:	f000 f805 	bl	8002190 <xgWriteByte>
}
 8002186:	f107 0708 	add.w	r7, r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop

08002190 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	71fa      	strb	r2, [r7, #7]
 800219c:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800219e:	f640 6334 	movw	r3, #3636	; 0xe34
 80021a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d10b      	bne.n	80021c4 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 80021ac:	f640 63e0 	movw	r3, #3808	; 0xee0
 80021b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b4:	7819      	ldrb	r1, [r3, #0]
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	79bb      	ldrb	r3, [r7, #6]
 80021ba:	4608      	mov	r0, r1
 80021bc:	4611      	mov	r1, r2
 80021be:	461a      	mov	r2, r3
 80021c0:	f000 f804 	bl	80021cc <I2CwriteByte>
	}
}
 80021c4:	f107 0708 	add.w	r7, r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4613      	mov	r3, r2
 80021d4:	4602      	mov	r2, r0
 80021d6:	71fa      	strb	r2, [r7, #7]
 80021d8:	460a      	mov	r2, r1
 80021da:	71ba      	strb	r2, [r7, #6]
 80021dc:	717b      	strb	r3, [r7, #5]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 80021de:	f04f 0304 	mov.w	r3, #4
 80021e2:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 80021ee:	bf00      	nop
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	f643 2004 	movw	r0, #14852	; 0x3a04
 80021f8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80021fc:	4619      	mov	r1, r3
 80021fe:	f005 f99d 	bl	800753c <I2C001_WriteData>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0f3      	beq.n	80021f0 <I2CwriteByte+0x24>

		delay(DELAY);
 8002208:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800220c:	f7ff fdec 	bl	8001de8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 8002216:	79bb      	ldrb	r3, [r7, #6]
 8002218:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 800221a:	bf00      	nop
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002224:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002228:	4619      	mov	r1, r3
 800222a:	f005 f987 	bl	800753c <I2C001_WriteData>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0f3      	beq.n	800221c <I2CwriteByte+0x50>

		delay(DELAY);
 8002234:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002238:	f7ff fdd6 	bl	8001de8 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 8002242:	797b      	ldrb	r3, [r7, #5]
 8002244:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8002246:	bf00      	nop
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002250:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002254:	4619      	mov	r1, r3
 8002256:	f005 f971 	bl	800753c <I2C001_WriteData>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0f3      	beq.n	8002248 <I2CwriteByte+0x7c>

		delay(DELAY);
 8002260:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002264:	f7ff fdc0 	bl	8001de8 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8002268:	f04f 0306 	mov.w	r3, #6
 800226c:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 800226e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002272:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8002274:	bf00      	nop
 8002276:	f107 0308 	add.w	r3, r7, #8
 800227a:	f643 2004 	movw	r0, #14852	; 0x3a04
 800227e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002282:	4619      	mov	r1, r3
 8002284:	f005 f95a 	bl	800753c <I2C001_WriteData>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f3      	beq.n	8002276 <I2CwriteByte+0xaa>

		delay(DELAY);
 800228e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002292:	f7ff fda9 	bl	8001de8 <delay>
}
 8002296:	f107 0718 	add.w	r7, r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop

080022a0 <initAccel>:

void initAccel(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 80022ac:	f640 6334 	movw	r3, #3636	; 0xe34
 80022b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b4:	7edb      	ldrb	r3, [r3, #27]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <initAccel+0x22>
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f043 0320 	orr.w	r3, r3, #32
 80022c0:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 80022c2:	f640 6334 	movw	r3, #3636	; 0xe34
 80022c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ca:	7e9b      	ldrb	r3, [r3, #26]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <initAccel+0x38>
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	f043 0310 	orr.w	r3, r3, #16
 80022d6:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 80022d8:	f640 6334 	movw	r3, #3636	; 0xe34
 80022dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e0:	7e5b      	ldrb	r3, [r3, #25]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <initAccel+0x4e>
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	f043 0308 	orr.w	r3, r3, #8
 80022ec:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	f04f 001f 	mov.w	r0, #31
 80022f4:	4619      	mov	r1, r3
 80022f6:	f7ff ff4b 	bl	8002190 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 80022fa:	f04f 0300 	mov.w	r3, #0
 80022fe:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8002300:	f640 6334 	movw	r3, #3636	; 0xe34
 8002304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002308:	7d9b      	ldrb	r3, [r3, #22]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00b      	beq.n	8002326 <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 800230e:	f640 6334 	movw	r3, #3636	; 0xe34
 8002312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002316:	7e1b      	ldrb	r3, [r3, #24]
 8002318:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800231c:	b2da      	uxtb	r2, r3
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	4313      	orrs	r3, r2
 8002322:	b2db      	uxtb	r3, r3
 8002324:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8002326:	f640 6334 	movw	r3, #3636	; 0xe34
 800232a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800232e:	7ddb      	ldrb	r3, [r3, #23]
 8002330:	2b08      	cmp	r3, #8
 8002332:	d008      	beq.n	8002346 <initAccel+0xa6>
 8002334:	2b10      	cmp	r3, #16
 8002336:	d00b      	beq.n	8002350 <initAccel+0xb0>
 8002338:	2b04      	cmp	r3, #4
 800233a:	d10e      	bne.n	800235a <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	71fb      	strb	r3, [r7, #7]
			break;
 8002344:	e009      	b.n	800235a <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f043 0318 	orr.w	r3, r3, #24
 800234c:	71fb      	strb	r3, [r7, #7]
			break;
 800234e:	e004      	b.n	800235a <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	71fb      	strb	r3, [r7, #7]
			break;
 8002358:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 800235a:	f640 6334 	movw	r3, #3636	; 0xe34
 800235e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002362:	7f1b      	ldrb	r3, [r3, #28]
 8002364:	b25b      	sxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	db0f      	blt.n	800238a <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	f043 0304 	orr.w	r3, r3, #4
 8002370:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8002372:	f640 6334 	movw	r3, #3636	; 0xe34
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	7f1b      	ldrb	r3, [r3, #28]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	b2da      	uxtb	r2, r3
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	4313      	orrs	r3, r2
 8002386:	b2db      	uxtb	r3, r3
 8002388:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	f04f 0020 	mov.w	r0, #32
 8002390:	4619      	mov	r1, r3
 8002392:	f7ff fefd 	bl	8002190 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 8002396:	f04f 0300 	mov.w	r3, #0
 800239a:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 800239c:	f640 6334 	movw	r3, #3636	; 0xe34
 80023a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023a4:	7f5b      	ldrb	r3, [r3, #29]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d011      	beq.n	80023ce <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023b0:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 80023b2:	f640 6334 	movw	r3, #3636	; 0xe34
 80023b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ba:	7f9b      	ldrb	r3, [r3, #30]
 80023bc:	f003 0303 	and.w	r3, r3, #3
 80023c0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f04f 0021 	mov.w	r0, #33	; 0x21
 80023d4:	4619      	mov	r1, r3
 80023d6:	f7ff fedb 	bl	8002190 <xgWriteByte>
}
 80023da:	f107 0708 	add.w	r7, r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop

080023e4 <initMag>:

void initMag(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 80023f0:	f640 6334 	movw	r3, #3636	; 0xe34
 80023f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023f8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <initMag+0x24>
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002406:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8002408:	f640 6334 	movw	r3, #3636	; 0xe34
 800240c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002410:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002414:	f003 0303 	and.w	r3, r3, #3
 8002418:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800241c:	b2da      	uxtb	r2, r3
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	4313      	orrs	r3, r2
 8002422:	b2db      	uxtb	r3, r3
 8002424:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8002426:	f640 6334 	movw	r3, #3636	; 0xe34
 800242a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800242e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800243a:	b2da      	uxtb	r2, r3
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	4313      	orrs	r3, r2
 8002440:	b2db      	uxtb	r3, r3
 8002442:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	f04f 0020 	mov.w	r0, #32
 800244a:	4619      	mov	r1, r3
 800244c:	f000 f86a 	bl	8002524 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8002450:	f04f 0300 	mov.w	r3, #0
 8002454:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 8002456:	f640 6334 	movw	r3, #3636	; 0xe34
 800245a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002462:	2b0c      	cmp	r3, #12
 8002464:	d008      	beq.n	8002478 <initMag+0x94>
 8002466:	2b10      	cmp	r3, #16
 8002468:	d00b      	beq.n	8002482 <initMag+0x9e>
 800246a:	2b08      	cmp	r3, #8
 800246c:	d10e      	bne.n	800248c <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	f043 0320 	orr.w	r3, r3, #32
 8002474:	71fb      	strb	r3, [r7, #7]
		break;
 8002476:	e009      	b.n	800248c <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800247e:	71fb      	strb	r3, [r7, #7]
		break;
 8002480:	e004      	b.n	800248c <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002488:	71fb      	strb	r3, [r7, #7]
		break;
 800248a:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002492:	4619      	mov	r1, r3
 8002494:	f000 f846 	bl	8002524 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 800249e:	f640 6334 	movw	r3, #3636	; 0xe34
 80024a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <initMag+0xd2>
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	f043 0320 	orr.w	r3, r3, #32
 80024b4:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 80024b6:	f640 6334 	movw	r3, #3636	; 0xe34
 80024ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024be:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	f04f 0022 	mov.w	r0, #34	; 0x22
 80024d8:	4619      	mov	r1, r3
 80024da:	f000 f823 	bl	8002524 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 80024e4:	f640 6334 	movw	r3, #3636	; 0xe34
 80024e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80024fa:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002502:	4619      	mov	r1, r3
 8002504:	f000 f80e 	bl	8002524 <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	f04f 0024 	mov.w	r0, #36	; 0x24
 8002514:	4619      	mov	r1, r3
 8002516:	f000 f805 	bl	8002524 <mWriteByte>
}
 800251a:	f107 0708 	add.w	r7, r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop

08002524 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	71fa      	strb	r2, [r7, #7]
 8002530:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002532:	f640 6334 	movw	r3, #3636	; 0xe34
 8002536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d10c      	bne.n	800255a <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8002540:	f640 6378 	movw	r3, #3704	; 0xe78
 8002544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002548:	7819      	ldrb	r1, [r3, #0]
 800254a:	79fa      	ldrb	r2, [r7, #7]
 800254c:	79bb      	ldrb	r3, [r7, #6]
 800254e:	4608      	mov	r0, r1
 8002550:	4611      	mov	r1, r2
 8002552:	461a      	mov	r2, r3
 8002554:	f7ff fe3a 	bl	80021cc <I2CwriteByte>
 8002558:	bf00      	nop
	}
}
 800255a:	f107 0708 	add.w	r7, r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop

08002564 <enableFIFO>:

void enableFIFO(bool enable)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 800256e:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002572:	f7ff fd1d 	bl	8001fb0 <xgReadByte>
 8002576:	4603      	mov	r3, r0
 8002578:	73fb      	strb	r3, [r7, #15]
	if(enable)
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d004      	beq.n	800258a <enableFIFO+0x26>
	{
		temp |= (1<<1);
 8002580:	7bfb      	ldrb	r3, [r7, #15]
 8002582:	f043 0302 	orr.w	r3, r3, #2
 8002586:	73fb      	strb	r3, [r7, #15]
 8002588:	e003      	b.n	8002592 <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 800258a:	7bfb      	ldrb	r3, [r7, #15]
 800258c:	f023 0302 	bic.w	r3, r3, #2
 8002590:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002598:	4619      	mov	r1, r3
 800259a:	f7ff fdf9 	bl	8002190 <xgWriteByte>
}
 800259e:	f107 0710 	add.w	r7, r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop

080025a8 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	71fa      	strb	r2, [r7, #7]
 80025b4:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 80025b6:	79bb      	ldrb	r3, [r7, #6]
 80025b8:	2b1f      	cmp	r3, #31
 80025ba:	bf28      	it	cs
 80025bc:	231f      	movcs	r3, #31
 80025be:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	f04f 002e 	mov.w	r0, #46	; 0x2e
 80025da:	4619      	mov	r1, r3
 80025dc:	f7ff fdd8 	bl	8002190 <xgWriteByte>
}
 80025e0:	f107 0710 	add.w	r7, r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <calibrate>:

void calibrate(bool autoCalc)
{
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b08c      	sub	sp, #48	; 0x30
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 80025f2:	f04f 0300 	mov.w	r3, #0
 80025f6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80025fa:	f04f 0300 	mov.w	r3, #0
 80025fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002612:	f04f 0300 	mov.w	r3, #0
 8002616:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 8002622:	f04f 0300 	mov.w	r3, #0
 8002626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
 8002636:	f04f 0300 	mov.w	r3, #0
 800263a:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 800263c:	f04f 0300 	mov.w	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 800264e:	f04f 0001 	mov.w	r0, #1
 8002652:	f7ff ff87 	bl	8002564 <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 8002656:	f04f 0001 	mov.w	r0, #1
 800265a:	f04f 011f 	mov.w	r1, #31
 800265e:	f7ff ffa3 	bl	80025a8 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 8002662:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8002666:	f7ff fca3 	bl	8001fb0 <xgReadByte>
 800266a:	4603      	mov	r3, r0
 800266c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002670:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800267a:	e059      	b.n	8002730 <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 800267c:	f000 f916 	bl	80028ac <readGyro1>
		gBiasRawTemp[0] += gx;
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	f241 4344 	movw	r3, #5188	; 0x1444
 8002686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	b21b      	sxth	r3, r3
 800268e:	18d3      	adds	r3, r2, r3
 8002690:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	f640 6364 	movw	r3, #3684	; 0xe64
 8002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	b21b      	sxth	r3, r3
 80026a0:	18d3      	adds	r3, r2, r3
 80026a2:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	f241 33c4 	movw	r3, #5060	; 0x13c4
 80026aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ae:	881b      	ldrh	r3, [r3, #0]
 80026b0:	b21b      	sxth	r3, r3
 80026b2:	18d3      	adds	r3, r2, r3
 80026b4:	617b      	str	r3, [r7, #20]

		readAccel1();
 80026b6:	f000 f99b 	bl	80029f0 <readAccel1>
		aBiasRawTemp[0] += ax;
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	f640 6372 	movw	r3, #3698	; 0xe72
 80026c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	b21b      	sxth	r3, r3
 80026c8:	18d3      	adds	r3, r2, r3
 80026ca:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 80026cc:	69fa      	ldr	r2, [r7, #28]
 80026ce:	f241 4346 	movw	r3, #5190	; 0x1446
 80026d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	b21b      	sxth	r3, r3
 80026da:	18d3      	adds	r3, r2, r3
 80026dc:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 80026de:	6a3c      	ldr	r4, [r7, #32]
 80026e0:	f640 6366 	movw	r3, #3686	; 0xe66
 80026e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	b21d      	sxth	r5, r3
 80026ec:	f640 6374 	movw	r3, #3700	; 0xe74
 80026f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f005 fdae 	bl	8008258 <__aeabi_f2d>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	f04f 0000 	mov.w	r0, #0
 8002704:	f04f 0100 	mov.w	r1, #0
 8002708:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800270c:	f005 ff22 	bl	8008554 <__aeabi_ddiv>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4610      	mov	r0, r2
 8002716:	4619      	mov	r1, r3
 8002718:	f006 f804 	bl	8008724 <__aeabi_d2iz>
 800271c:	4603      	mov	r3, r0
 800271e:	b29b      	uxth	r3, r3
 8002720:	b21b      	sxth	r3, r3
 8002722:	1aeb      	subs	r3, r5, r3
 8002724:	18e3      	adds	r3, r4, r3
 8002726:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8002728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272a:	f103 0301 	add.w	r3, r3, #1
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002730:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8002734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002736:	429a      	cmp	r2, r3
 8002738:	dca0      	bgt.n	800267c <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002740:	e055      	b.n	80027ee <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 8002742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002744:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002748:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800274c:	18d3      	adds	r3, r2, r3
 800274e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8002752:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002756:	fb92 f3f3 	sdiv	r3, r2, r3
 800275a:	b299      	uxth	r1, r3
 800275c:	f640 63e8 	movw	r3, #3816	; 0xee8
 8002760:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002766:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 800276a:	f640 63e8 	movw	r3, #3816	; 0xee8
 800276e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002772:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002774:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002778:	b21b      	sxth	r3, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 fea6 	bl	80034cc <calcGyro>
 8002780:	4602      	mov	r2, r0
 8002782:	f241 4334 	movw	r3, #5172	; 0x1434
 8002786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800278a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800278c:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002790:	185b      	adds	r3, r3, r1
 8002792:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 8002794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002796:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800279a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800279e:	18d3      	adds	r3, r2, r3
 80027a0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80027a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80027a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80027ac:	b299      	uxth	r1, r3
 80027ae:	f241 33a0 	movw	r3, #5024	; 0x13a0
 80027b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 80027bc:	f241 33a0 	movw	r3, #5024	; 0x13a0
 80027c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 fe99 	bl	8003504 <calcAccel>
 80027d2:	4602      	mov	r2, r0
 80027d4:	f640 53b8 	movw	r3, #3512	; 0xdb8
 80027d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027de:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80027e2:	185b      	adds	r3, r3, r1
 80027e4:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 80027e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e8:	f103 0301 	add.w	r3, r3, #1
 80027ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ee:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80027f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027f4:	429a      	cmp	r2, r3
 80027f6:	dca4      	bgt.n	8002742 <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 80027f8:	f04f 0000 	mov.w	r0, #0
 80027fc:	f7ff feb2 	bl	8002564 <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 8002800:	f04f 0000 	mov.w	r0, #0
 8002804:	f04f 0100 	mov.w	r1, #0
 8002808:	f7ff fece 	bl	80025a8 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d006      	beq.n	8002820 <calibrate+0x238>
 8002812:	f640 635c 	movw	r3, #3676	; 0xe5c
 8002816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800281a:	f04f 0201 	mov.w	r2, #1
 800281e:	701a      	strb	r2, [r3, #0]
}
 8002820:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002824:	46bd      	mov	sp, r7
 8002826:	bdb0      	pop	{r4, r5, r7, pc}

08002828 <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6039      	str	r1, [r7, #0]
 8002830:	4613      	mov	r3, r2
 8002832:	4602      	mov	r2, r0
 8002834:	71fa      	strb	r2, [r7, #7]
 8002836:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002838:	f640 6334 	movw	r3, #3636	; 0xe34
 800283c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d10c      	bne.n	8002860 <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 8002846:	f640 63e0 	movw	r3, #3808	; 0xee0
 800284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284e:	7819      	ldrb	r1, [r3, #0]
 8002850:	79fa      	ldrb	r2, [r7, #7]
 8002852:	79bb      	ldrb	r3, [r7, #6]
 8002854:	4608      	mov	r0, r1
 8002856:	4611      	mov	r1, r2
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	f000 fa51 	bl	8002d00 <I2CreadBytes>
 800285e:	e012      	b.n	8002886 <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8002860:	f640 6334 	movw	r3, #3636	; 0xe34
 8002864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10b      	bne.n	8002886 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 800286e:	f640 63e0 	movw	r3, #3808	; 0xee0
 8002872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002876:	7819      	ldrb	r1, [r3, #0]
 8002878:	79fa      	ldrb	r2, [r7, #7]
 800287a:	79bb      	ldrb	r3, [r7, #6]
 800287c:	4608      	mov	r0, r1
 800287e:	4611      	mov	r1, r2
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	f000 f805 	bl	8002890 <SPIreadBytes>
}
 8002886:	f107 0708 	add.w	r7, r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop

08002890 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	603a      	str	r2, [r7, #0]
 8002898:	4602      	mov	r2, r0
 800289a:	71fa      	strb	r2, [r7, #7]
 800289c:	460a      	mov	r2, r1
 800289e:	71ba      	strb	r2, [r7, #6]
 80028a0:	717b      	strb	r3, [r7, #5]
	;
}
 80028a2:	f107 070c 	add.w	r7, r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <readGyro1>:

void readGyro1(void)
{
 80028ac:	b590      	push	{r4, r7, lr}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 80028b8:	f04f 0318 	mov.w	r3, #24
 80028bc:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 80028be:	e024      	b.n	800290a <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 80028c0:	f04f 0318 	mov.w	r3, #24
 80028c4:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 80028c6:	79ba      	ldrb	r2, [r7, #6]
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	18d3      	adds	r3, r2, r3
 80028cc:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80028ce:	79fc      	ldrb	r4, [r7, #7]
 80028d0:	f640 63e0 	movw	r3, #3808	; 0xee0
 80028d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d8:	781a      	ldrb	r2, [r3, #0]
 80028da:	79bb      	ldrb	r3, [r7, #6]
 80028dc:	4610      	mov	r0, r2
 80028de:	4619      	mov	r1, r3
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	f000 fa0a 	bl	8002d00 <I2CreadBytes>
 80028ec:	4603      	mov	r3, r0
 80028ee:	461a      	mov	r2, r3
 80028f0:	f107 0108 	add.w	r1, r7, #8
 80028f4:	190b      	adds	r3, r1, r4
 80028f6:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(DELAY);
 80028fa:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80028fe:	f7ff fa73 	bl	8001de8 <delay>
		i++;
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f103 0301 	add.w	r3, r3, #1
 8002908:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	2b05      	cmp	r3, #5
 800290e:	d9d7      	bls.n	80028c0 <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(DELAY);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8002910:	787b      	ldrb	r3, [r7, #1]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	b25b      	sxtb	r3, r3
 8002916:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800291a:	b29a      	uxth	r2, r3
 800291c:	783b      	ldrb	r3, [r7, #0]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	b25b      	sxtb	r3, r3
 8002922:	b29b      	uxth	r3, r3
 8002924:	4313      	orrs	r3, r2
 8002926:	b29a      	uxth	r2, r3
 8002928:	f241 4344 	movw	r3, #5188	; 0x1444
 800292c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002930:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 8002932:	78fb      	ldrb	r3, [r7, #3]
 8002934:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002938:	b29a      	uxth	r2, r3
 800293a:	78bb      	ldrb	r3, [r7, #2]
 800293c:	4313      	orrs	r3, r2
 800293e:	b29a      	uxth	r2, r3
 8002940:	f640 6364 	movw	r3, #3684	; 0xe64
 8002944:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002948:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 800294a:	797b      	ldrb	r3, [r7, #5]
 800294c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002950:	b29a      	uxth	r2, r3
 8002952:	793b      	ldrb	r3, [r7, #4]
 8002954:	4313      	orrs	r3, r2
 8002956:	b29a      	uxth	r2, r3
 8002958:	f241 33c4 	movw	r3, #5060	; 0x13c4
 800295c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002960:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 8002962:	f640 635c 	movw	r3, #3676	; 0xe5c
 8002966:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d03b      	beq.n	80029e8 <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 8002970:	f241 4344 	movw	r3, #5188	; 0x1444
 8002974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	b29a      	uxth	r2, r3
 800297c:	f640 63e8 	movw	r3, #3816	; 0xee8
 8002980:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	b29b      	uxth	r3, r3
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	b29b      	uxth	r3, r3
 800298c:	b29a      	uxth	r2, r3
 800298e:	f241 4344 	movw	r3, #5188	; 0x1444
 8002992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002996:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 8002998:	f640 6364 	movw	r3, #3684	; 0xe64
 800299c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029a0:	881b      	ldrh	r3, [r3, #0]
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	f640 63e8 	movw	r3, #3816	; 0xee8
 80029a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029ac:	885b      	ldrh	r3, [r3, #2]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	f640 6364 	movw	r3, #3684	; 0xe64
 80029ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029be:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80029c0:	f241 33c4 	movw	r3, #5060	; 0x13c4
 80029c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	f640 63e8 	movw	r3, #3816	; 0xee8
 80029d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d4:	889b      	ldrh	r3, [r3, #4]
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	b29b      	uxth	r3, r3
 80029dc:	b29a      	uxth	r2, r3
 80029de:	f241 33c4 	movw	r3, #5060	; 0x13c4
 80029e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029e6:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 80029e8:	f107 070c 	add.w	r7, r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd90      	pop	{r4, r7, pc}

080029f0 <readAccel1>:

void readAccel1(void)
{
 80029f0:	b590      	push	{r4, r7, lr}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80029f6:	f04f 0300 	mov.w	r3, #0
 80029fa:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 80029fc:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002a00:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 8002a02:	e020      	b.n	8002a46 <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 8002a04:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002a08:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 8002a0a:	79ba      	ldrb	r2, [r7, #6]
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	18d3      	adds	r3, r2, r3
 8002a10:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8002a12:	79fc      	ldrb	r4, [r7, #7]
 8002a14:	f640 63e0 	movw	r3, #3808	; 0xee0
 8002a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1c:	781a      	ldrb	r2, [r3, #0]
 8002a1e:	79bb      	ldrb	r3, [r7, #6]
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	f000 f968 	bl	8002d00 <I2CreadBytes>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461a      	mov	r2, r3
 8002a34:	f107 0108 	add.w	r1, r7, #8
 8002a38:	190b      	adds	r3, r1, r4
 8002a3a:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f103 0301 	add.w	r3, r3, #1
 8002a44:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	2b05      	cmp	r3, #5
 8002a4a:	d9db      	bls.n	8002a04 <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8002a4c:	787b      	ldrb	r3, [r7, #1]
 8002a4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	783b      	ldrb	r3, [r7, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	f640 6372 	movw	r3, #3698	; 0xe72
 8002a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a62:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8002a64:	78fb      	ldrb	r3, [r7, #3]
 8002a66:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	78bb      	ldrb	r3, [r7, #2]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	f241 4346 	movw	r3, #5190	; 0x1446
 8002a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a7a:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8002a7c:	797b      	ldrb	r3, [r7, #5]
 8002a7e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	793b      	ldrb	r3, [r7, #4]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	f640 6366 	movw	r3, #3686	; 0xe66
 8002a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a92:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8002a94:	f640 635c 	movw	r3, #3676	; 0xe5c
 8002a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d03b      	beq.n	8002b1a <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 8002aa2:	f640 6372 	movw	r3, #3698	; 0xe72
 8002aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	f640 6372 	movw	r3, #3698	; 0xe72
 8002ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ac8:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8002aca:	f241 4346 	movw	r3, #5190	; 0x1446
 8002ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ade:	885b      	ldrh	r3, [r3, #2]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	f241 4346 	movw	r3, #5190	; 0x1446
 8002aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002af0:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8002af2:	f640 6366 	movw	r3, #3686	; 0xe66
 8002af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b06:	889b      	ldrh	r3, [r3, #4]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	f640 6366 	movw	r3, #3686	; 0xe66
 8002b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b18:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 8002b1a:	f107 070c 	add.w	r7, r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop

08002b24 <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 8002b24:	b590      	push	{r4, r7, lr}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8002b32:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002b36:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 8002b38:	e020      	b.n	8002b7c <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 8002b3a:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002b3e:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 8002b40:	7bba      	ldrb	r2, [r7, #14]
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8002b48:	7bfc      	ldrb	r4, [r7, #15]
 8002b4a:	f640 63e0 	movw	r3, #3808	; 0xee0
 8002b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b52:	781a      	ldrb	r2, [r3, #0]
 8002b54:	7bbb      	ldrb	r3, [r7, #14]
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	f04f 0300 	mov.w	r3, #0
 8002b62:	f000 f8cd 	bl	8002d00 <I2CreadBytes>
 8002b66:	4603      	mov	r3, r0
 8002b68:	461a      	mov	r2, r3
 8002b6a:	f107 0110 	add.w	r1, r7, #16
 8002b6e:	190b      	adds	r3, r1, r4
 8002b70:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	f103 0301 	add.w	r3, r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	2b05      	cmp	r3, #5
 8002b80:	d9db      	bls.n	8002b3a <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8002b82:	7a7b      	ldrb	r3, [r7, #9]
 8002b84:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	7a3b      	ldrb	r3, [r7, #8]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	f640 6372 	movw	r3, #3698	; 0xe72
 8002b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b98:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8002b9a:	7afb      	ldrb	r3, [r7, #11]
 8002b9c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	7abb      	ldrb	r3, [r7, #10]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	f241 4346 	movw	r3, #5190	; 0x1446
 8002bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb0:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8002bb2:	7b7b      	ldrb	r3, [r7, #13]
 8002bb4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	7b3b      	ldrb	r3, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	f640 6366 	movw	r3, #3686	; 0xe66
 8002bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc8:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8002bca:	f640 635c 	movw	r3, #3676	; 0xe5c
 8002bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d03b      	beq.n	8002c50 <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 8002bd8:	f640 6372 	movw	r3, #3698	; 0xe72
 8002bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	f640 6372 	movw	r3, #3698	; 0xe72
 8002bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bfe:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8002c00:	f241 4346 	movw	r3, #5190	; 0x1446
 8002c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c14:	885b      	ldrh	r3, [r3, #2]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	f241 4346 	movw	r3, #5190	; 0x1446
 8002c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c26:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8002c28:	f640 6366 	movw	r3, #3686	; 0xe66
 8002c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8002c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c3c:	889b      	ldrh	r3, [r3, #4]
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	f640 6366 	movw	r3, #3686	; 0xe66
 8002c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c4e:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 8002c50:	f640 6372 	movw	r3, #3698	; 0xe72
 8002c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	b21b      	sxth	r3, r3
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 fc51 	bl	8003504 <calcAccel>
 8002c62:	ee07 0a90 	vmov	s15, r0
 8002c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c6a:	ee17 3a90 	vmov	r3, s15
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	f640 6372 	movw	r3, #3698	; 0xe72
 8002c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c78:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 8002c7a:	f241 4346 	movw	r3, #5190	; 0x1446
 8002c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 fc3c 	bl	8003504 <calcAccel>
 8002c8c:	ee07 0a90 	vmov	s15, r0
 8002c90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c94:	ee17 3a90 	vmov	r3, s15
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	f241 4346 	movw	r3, #5190	; 0x1446
 8002c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ca2:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 8002ca4:	f640 6366 	movw	r3, #3686	; 0xe66
 8002ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cac:	881b      	ldrh	r3, [r3, #0]
 8002cae:	b21b      	sxth	r3, r3
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 fc27 	bl	8003504 <calcAccel>
 8002cb6:	ee07 0a90 	vmov	s15, r0
 8002cba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cbe:	ee17 3a90 	vmov	r3, s15
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	f640 6366 	movw	r3, #3686	; 0xe66
 8002cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ccc:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 8002cce:	f640 6372 	movw	r3, #3698	; 0xe72
 8002cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 8002cdc:	f241 4346 	movw	r3, #5190	; 0x1446
 8002ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ce4:	881a      	ldrh	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 8002cea:	f640 6366 	movw	r3, #3686	; 0xe66
 8002cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf2:	881a      	ldrh	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	809a      	strh	r2, [r3, #4]
}
 8002cf8:	f107 0714 	add.w	r7, r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd90      	pop	{r4, r7, pc}

08002d00 <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08a      	sub	sp, #40	; 0x28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	603a      	str	r2, [r7, #0]
 8002d08:	4602      	mov	r2, r0
 8002d0a:	71fa      	strb	r2, [r7, #7]
 8002d0c:	460a      	mov	r2, r1
 8002d0e:	71ba      	strb	r2, [r7, #6]
 8002d10:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8002d12:	f643 2304 	movw	r3, #14852	; 0x3a04
 8002d16:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	627b      	str	r3, [r7, #36]	; 0x24

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002d1e:	f04f 0304 	mov.w	r3, #4
 8002d22:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8002d2e:	e007      	b.n	8002d40 <I2CreadBytes+0x40>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d32:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002d36:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8002d40:	f107 031c 	add.w	r3, r7, #28
 8002d44:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002d48:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f004 fbf5 	bl	800753c <I2C001_WriteData>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0eb      	beq.n	8002d30 <I2CreadBytes+0x30>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8002d58:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002d5c:	f7ff f844 	bl	8001de8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002d60:	f04f 0300 	mov.w	r3, #0
 8002d64:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 8002d66:	79bb      	ldrb	r3, [r7, #6]
 8002d68:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002d6a:	e007      	b.n	8002d7c <I2CreadBytes+0x7c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002d72:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddress);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002d7c:	f107 0318 	add.w	r3, r7, #24
 8002d80:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002d84:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f004 fbd7 	bl	800753c <I2C001_WriteData>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0eb      	beq.n	8002d6c <I2CreadBytes+0x6c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8002d94:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002d98:	f7ff f826 	bl	8001de8 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8002d9c:	f04f 0305 	mov.w	r3, #5
 8002da0:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002db2:	e007      	b.n	8002dc4 <I2CreadBytes+0xc4>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002dba:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((address<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002dcc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f004 fbb3 	bl	800753c <I2C001_WriteData>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0eb      	beq.n	8002db4 <I2CreadBytes+0xb4>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8002ddc:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002de0:	f7ff f802 	bl	8001de8 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8002de4:	f04f 0303 	mov.w	r3, #3
 8002de8:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 8002dea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002dee:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002df0:	e007      	b.n	8002e02 <I2CreadBytes+0x102>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df4:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002df8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002e02:	f107 0310 	add.w	r3, r7, #16
 8002e06:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002e0a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002e0e:	4619      	mov	r1, r3
 8002e10:	f004 fb94 	bl	800753c <I2C001_WriteData>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0eb      	beq.n	8002df2 <I2CreadBytes+0xf2>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8002e1a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002e1e:	f7fe ffe3 	bl	8001de8 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002e22:	f04f 0306 	mov.w	r3, #6
 8002e26:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8002e28:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002e2c:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002e2e:	e007      	b.n	8002e40 <I2CreadBytes+0x140>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e32:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002e36:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002e48:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f004 fb75 	bl	800753c <I2C001_WriteData>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0eb      	beq.n	8002e30 <I2CreadBytes+0x130>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8002e58:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002e5c:	f7fe ffc4 	bl	8001de8 <delay>

		int k = 0;
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 8002e66:	f04f 0300 	mov.w	r3, #0
 8002e6a:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 8002e6c:	f107 030a 	add.w	r3, r7, #10
 8002e70:	f643 2004 	movw	r0, #14852	; 0x3a04
 8002e74:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f004 fb35 	bl	80074e8 <I2C001_ReadData>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d008      	beq.n	8002e96 <I2CreadBytes+0x196>
		{
			delay(DELAY);
 8002e84:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002e88:	f7fe ffae 	bl	8001de8 <delay>
			k++;
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	f103 0301 	add.w	r3, r3, #1
 8002e92:	623b      	str	r3, [r7, #32]
 8002e94:	e003      	b.n	8002e9e <I2CreadBytes+0x19e>
		}
		else
		{
			k--;
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	f103 33ff 	add.w	r3, r3, #4294967295
 8002e9c:	623b      	str	r3, [r7, #32]
		}
		delay(DELAY);
 8002e9e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002ea2:	f7fe ffa1 	bl	8001de8 <delay>
		return (uint8_t)buffer;
 8002ea6:	897b      	ldrh	r3, [r7, #10]
 8002ea8:	b2db      	uxtb	r3, r3
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8002ebe:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002ec2:	f7ff f857 	bl	8001f74 <mReadByte>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 8002eca:	7bfa      	ldrb	r2, [r7, #15]
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	f04f 0101 	mov.w	r1, #1
 8002ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	fa42 f303 	asr.w	r3, r2, r3
 8002ede:	b2db      	uxtb	r3, r3
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f107 0710 	add.w	r7, r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop

08002eec <readMag1>:

void readMag1(void)
{
 8002eec:	b590      	push	{r4, r7, lr}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 8002ef2:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002ef6:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 8002efe:	e019      	b.n	8002f34 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8002f00:	79fc      	ldrb	r4, [r7, #7]
 8002f02:	f640 6378 	movw	r3, #3704	; 0xe78
 8002f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f0a:	781a      	ldrb	r2, [r3, #0]
 8002f0c:	79bb      	ldrb	r3, [r7, #6]
 8002f0e:	4610      	mov	r0, r2
 8002f10:	4619      	mov	r1, r3
 8002f12:	f04f 0200 	mov.w	r2, #0
 8002f16:	f04f 0300 	mov.w	r3, #0
 8002f1a:	f7ff fef1 	bl	8002d00 <I2CreadBytes>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	461a      	mov	r2, r3
 8002f22:	f107 0108 	add.w	r1, r7, #8
 8002f26:	190b      	adds	r3, r1, r4
 8002f28:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	f103 0301 	add.w	r3, r3, #1
 8002f32:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	2b05      	cmp	r3, #5
 8002f38:	d9e2      	bls.n	8002f00 <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8002f3a:	787b      	ldrb	r3, [r7, #1]
 8002f3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	783b      	ldrb	r3, [r7, #0]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	f241 4348 	movw	r3, #5192	; 0x1448
 8002f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f50:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8002f52:	78fb      	ldrb	r3, [r7, #3]
 8002f54:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	78bb      	ldrb	r3, [r7, #2]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	f640 6370 	movw	r3, #3696	; 0xe70
 8002f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f68:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8002f6a:	797b      	ldrb	r3, [r7, #5]
 8002f6c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	793b      	ldrb	r3, [r7, #4]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	f241 4330 	movw	r3, #5168	; 0x1430
 8002f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f80:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 8002f82:	f107 070c 	add.w	r7, r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd90      	pop	{r4, r7, pc}
 8002f8a:	bf00      	nop

08002f8c <calibrateMag>:


void calibrateMag(bool loadIn)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08a      	sub	sp, #40	; 0x28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	833b      	strh	r3, [r7, #24]
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	837b      	strh	r3, [r7, #26]
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	823b      	strh	r3, [r7, #16]
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	827b      	strh	r3, [r7, #18]
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8002fc0:	e07c      	b.n	80030bc <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8002fc2:	bf00      	nop
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff73 	bl	8002eb4 <magAvailable>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0f7      	beq.n	8002fc4 <calibrateMag+0x38>
			;
		readMag1();
 8002fd4:	f7ff ff8a 	bl	8002eec <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8002fd8:	f04f 0300 	mov.w	r3, #0
 8002fdc:	813b      	strh	r3, [r7, #8]
 8002fde:	f04f 0300 	mov.w	r3, #0
 8002fe2:	817b      	strh	r3, [r7, #10]
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8002fea:	f241 4348 	movw	r3, #5192	; 0x1448
 8002fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8002ff6:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8003002:	f241 4330 	movw	r3, #5168	; 0x1430
 8003006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	623b      	str	r3, [r7, #32]
 8003014:	e04b      	b.n	80030ae <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800301c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003020:	18cb      	adds	r3, r1, r3
 8003022:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003026:	6a3b      	ldr	r3, [r7, #32]
 8003028:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800302c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003030:	18cb      	adds	r3, r1, r3
 8003032:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003036:	b212      	sxth	r2, r2
 8003038:	b21b      	sxth	r3, r3
 800303a:	429a      	cmp	r2, r3
 800303c:	dd0f      	ble.n	800305e <calibrateMag+0xd2>
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003044:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003048:	18d3      	adds	r3, r2, r3
 800304a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 800304e:	6a3b      	ldr	r3, [r7, #32]
 8003050:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003054:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003058:	18cb      	adds	r3, r1, r3
 800305a:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 800305e:	6a3b      	ldr	r3, [r7, #32]
 8003060:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003064:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003068:	18d3      	adds	r3, r2, r3
 800306a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003074:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003078:	18cb      	adds	r3, r1, r3
 800307a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800307e:	b212      	sxth	r2, r2
 8003080:	b21b      	sxth	r3, r3
 8003082:	429a      	cmp	r2, r3
 8003084:	da0f      	bge.n	80030a6 <calibrateMag+0x11a>
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800308c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003090:	18d3      	adds	r3, r2, r3
 8003092:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800309c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80030a0:	18cb      	adds	r3, r1, r3
 80030a2:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	f103 0301 	add.w	r3, r3, #1
 80030ac:	623b      	str	r3, [r7, #32]
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	ddb0      	ble.n	8003016 <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 80030b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b6:	f103 0301 	add.w	r3, r3, #1
 80030ba:	627b      	str	r3, [r7, #36]	; 0x24
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	2b7f      	cmp	r3, #127	; 0x7f
 80030c0:	f77f af7f 	ble.w	8002fc2 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	623b      	str	r3, [r7, #32]
 80030ca:	e049      	b.n	8003160 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80030d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030d6:	18d3      	adds	r3, r2, r3
 80030d8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80030dc:	b21a      	sxth	r2, r3
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80030e4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80030e8:	18cb      	adds	r3, r1, r3
 80030ea:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80030ee:	b21b      	sxth	r3, r3
 80030f0:	18d3      	adds	r3, r2, r3
 80030f2:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 80030f6:	18d3      	adds	r3, r2, r3
 80030f8:	ea4f 0363 	mov.w	r3, r3, asr #1
 80030fc:	b299      	uxth	r1, r3
 80030fe:	f640 53c4 	movw	r3, #3524	; 0xdc4
 8003102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003106:	6a3a      	ldr	r2, [r7, #32]
 8003108:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 800310c:	f640 53c4 	movw	r3, #3524	; 0xdc4
 8003110:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003114:	6a3a      	ldr	r2, [r7, #32]
 8003116:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800311a:	b21b      	sxth	r3, r3
 800311c:	4618      	mov	r0, r3
 800311e:	f000 f827 	bl	8003170 <calcMag>
 8003122:	4602      	mov	r2, r0
 8003124:	f241 4350 	movw	r3, #5200	; 0x1450
 8003128:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800312c:	6a39      	ldr	r1, [r7, #32]
 800312e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8003132:	185b      	adds	r3, r3, r1
 8003134:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00d      	beq.n	8003158 <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	b2da      	uxtb	r2, r3
 8003140:	f640 53c4 	movw	r3, #3524	; 0xdc4
 8003144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003148:	6a39      	ldr	r1, [r7, #32]
 800314a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800314e:	b21b      	sxth	r3, r3
 8003150:	4610      	mov	r0, r2
 8003152:	4619      	mov	r1, r3
 8003154:	f000 f828 	bl	80031a8 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	f103 0301 	add.w	r3, r3, #1
 800315e:	623b      	str	r3, [r7, #32]
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	2b02      	cmp	r3, #2
 8003164:	ddb2      	ble.n	80030cc <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8003166:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop

08003170 <calcMag>:

float calcMag(int16_t mag)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return /*ceil(*/mRes * mag/*)*/;
 800317a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800317e:	ee07 3a90 	vmov	s15, r3
 8003182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003186:	f241 4340 	movw	r3, #5184	; 0x1440
 800318a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800318e:	edd3 7a00 	vldr	s15, [r3]
 8003192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003196:	ee17 3a90 	vmov	r3, s15
	//return mag;
}
 800319a:	4618      	mov	r0, r3
 800319c:	f107 070c 	add.w	r7, r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop

080031a8 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4602      	mov	r2, r0
 80031b0:	460b      	mov	r3, r1
 80031b2:	71fa      	strb	r2, [r7, #7]
 80031b4:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 80031b6:	79fb      	ldrb	r3, [r7, #7]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d821      	bhi.n	8003200 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 80031bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80031c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80031c4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80031c8:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 80031ca:	88bb      	ldrh	r3, [r7, #4]
 80031cc:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f103 0305 	add.w	r3, r3, #5
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	7bbb      	ldrb	r3, [r7, #14]
 80031de:	4610      	mov	r0, r2
 80031e0:	4619      	mov	r1, r3
 80031e2:	f7ff f99f 	bl	8002524 <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 80031e6:	79fb      	ldrb	r3, [r7, #7]
 80031e8:	f103 0303 	add.w	r3, r3, #3
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	4610      	mov	r0, r2
 80031f8:	4619      	mov	r1, r3
 80031fa:	f7ff f993 	bl	8002524 <mWriteByte>
 80031fe:	e000      	b.n	8003202 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8003200:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8003202:	f107 0710 	add.w	r7, r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop

0800320c <accelAvailable>:

uint8_t accelAvailable(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003212:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003216:	f7fe fecb 	bl	8001fb0 <xgReadByte>
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	b2db      	uxtb	r3, r3
}
 8003226:	4618      	mov	r0, r3
 8003228:	f107 0708 	add.w	r7, r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003236:	f04f 0027 	mov.w	r0, #39	; 0x27
 800323a:	f7fe feb9 	bl	8001fb0 <xgReadByte>
 800323e:	4603      	mov	r3, r0
 8003240:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	ea4f 0363 	mov.w	r3, r3, asr #1
 800324c:	b2db      	uxtb	r3, r3
}
 800324e:	4618      	mov	r0, r3
 8003250:	f107 0708 	add.w	r7, r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 800325e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003262:	f7fe fea5 	bl	8001fb0 <xgReadByte>
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8003274:	b2db      	uxtb	r3, r3
}
 8003276:	4618      	mov	r0, r3
 8003278:	f107 0708 	add.w	r7, r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	f103 0314 	add.w	r3, r3, #20
 8003290:	b2db      	uxtb	r3, r3
 8003292:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003296:	757b      	strb	r3, [r7, #21]
	int i = 0;
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 800329e:	e01d      	b.n	80032dc <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	7d7b      	ldrb	r3, [r7, #21]
 80032a6:	18d3      	adds	r3, r2, r3
 80032a8:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 80032aa:	f640 63e0 	movw	r3, #3808	; 0xee0
 80032ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032b2:	781a      	ldrb	r2, [r3, #0]
 80032b4:	7d7b      	ldrb	r3, [r7, #21]
 80032b6:	4610      	mov	r0, r2
 80032b8:	4619      	mov	r1, r3
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	f7ff fd1d 	bl	8002d00 <I2CreadBytes>
 80032c6:	4603      	mov	r3, r0
 80032c8:	461a      	mov	r2, r3
 80032ca:	f107 010c 	add.w	r1, r7, #12
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	18cb      	adds	r3, r1, r3
 80032d2:	701a      	strb	r2, [r3, #0]

		i++;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f103 0301 	add.w	r3, r3, #1
 80032da:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	ddde      	ble.n	80032a0 <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 80032e2:	7b7b      	ldrb	r3, [r7, #13]
 80032e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	7b3b      	ldrb	r3, [r7, #12]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 80032f0:	f640 635c 	movw	r3, #3676	; 0xe5c
 80032f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00b      	beq.n	8003316 <readAccel+0x96>
		value -= aBiasRaw[axis];
 80032fe:	8afa      	ldrh	r2, [r7, #22]
 8003300:	79f9      	ldrb	r1, [r7, #7]
 8003302:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8003306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800330a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800330e:	b29b      	uxth	r3, r3
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	b29b      	uxth	r3, r3
 8003314:	82fb      	strh	r3, [r7, #22]

	return value;
 8003316:	8afb      	ldrh	r3, [r7, #22]
 8003318:	b21b      	sxth	r3, r3
}
 800331a:	4618      	mov	r0, r3
 800331c:	f107 0718 	add.w	r7, r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 800332e:	f04f 0300 	mov.w	r3, #0
 8003332:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	f103 0314 	add.w	r3, r3, #20
 800333a:	b2db      	uxtb	r3, r3
 800333c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003340:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 8003342:	e01d      	b.n	8003380 <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	b2da      	uxtb	r2, r3
 8003348:	7cfb      	ldrb	r3, [r7, #19]
 800334a:	18d3      	adds	r3, r2, r3
 800334c:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 800334e:	f640 6378 	movw	r3, #3704	; 0xe78
 8003352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003356:	781a      	ldrb	r2, [r3, #0]
 8003358:	7cfb      	ldrb	r3, [r7, #19]
 800335a:	4610      	mov	r0, r2
 800335c:	4619      	mov	r1, r3
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	f7ff fccb 	bl	8002d00 <I2CreadBytes>
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	f107 010c 	add.w	r1, r7, #12
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	18cb      	adds	r3, r1, r3
 8003376:	701a      	strb	r2, [r3, #0]

		i++;
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f103 0301 	add.w	r3, r3, #1
 800337e:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	2b01      	cmp	r3, #1
 8003384:	ddde      	ble.n	8003344 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8003386:	7b7b      	ldrb	r3, [r7, #13]
 8003388:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800338c:	b29a      	uxth	r2, r3
 800338e:	7b3b      	ldrb	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	823b      	strh	r3, [r7, #16]
	return value;
 8003394:	8a3b      	ldrh	r3, [r7, #16]
 8003396:	b21b      	sxth	r3, r3
}
 8003398:	4618      	mov	r0, r3
 800339a:	f107 0718 	add.w	r7, r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop

080033a4 <readTemp>:

int16_t readTemp(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 80033b0:	f04f 0315 	mov.w	r3, #21
 80033b4:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 80033b6:	e01c      	b.n	80033f2 <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	78fb      	ldrb	r3, [r7, #3]
 80033be:	18d3      	adds	r3, r2, r3
 80033c0:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 80033c2:	f640 63e0 	movw	r3, #3808	; 0xee0
 80033c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ca:	781a      	ldrb	r2, [r3, #0]
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	4610      	mov	r0, r2
 80033d0:	4619      	mov	r1, r3
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	f7ff fc91 	bl	8002d00 <I2CreadBytes>
 80033de:	4603      	mov	r3, r0
 80033e0:	461a      	mov	r2, r3
 80033e2:	4639      	mov	r1, r7
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	18cb      	adds	r3, r1, r3
 80033e8:	701a      	strb	r2, [r3, #0]

		i++;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f103 0301 	add.w	r3, r3, #1
 80033f0:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	dddf      	ble.n	80033b8 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 80033f8:	787b      	ldrb	r3, [r7, #1]
 80033fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80033fe:	b29a      	uxth	r2, r3
 8003400:	783b      	ldrb	r3, [r7, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	b29a      	uxth	r2, r3
 8003406:	f640 6368 	movw	r3, #3688	; 0xe68
 800340a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800340e:	801a      	strh	r2, [r3, #0]

	return temperature;
 8003410:	f640 6368 	movw	r3, #3688	; 0xe68
 8003414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	b21b      	sxth	r3, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	f107 0708 	add.w	r7, r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop

08003428 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	f103 030c 	add.w	r3, r3, #12
 800343e:	b2db      	uxtb	r3, r3
 8003440:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003444:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 8003446:	e01d      	b.n	8003484 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	b2da      	uxtb	r2, r3
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	18d3      	adds	r3, r2, r3
 8003450:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8003452:	f640 63e0 	movw	r3, #3808	; 0xee0
 8003456:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800345a:	781a      	ldrb	r2, [r3, #0]
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	4610      	mov	r0, r2
 8003460:	4619      	mov	r1, r3
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	f7ff fc49 	bl	8002d00 <I2CreadBytes>
 800346e:	4603      	mov	r3, r0
 8003470:	461a      	mov	r2, r3
 8003472:	f107 010c 	add.w	r1, r7, #12
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	18cb      	adds	r3, r1, r3
 800347a:	701a      	strb	r2, [r3, #0]
		i++;
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f103 0301 	add.w	r3, r3, #1
 8003482:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	2b01      	cmp	r3, #1
 8003488:	ddde      	ble.n	8003448 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 800348a:	7b7b      	ldrb	r3, [r7, #13]
 800348c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003490:	b29a      	uxth	r2, r3
 8003492:	7b3b      	ldrb	r3, [r7, #12]
 8003494:	4313      	orrs	r3, r2
 8003496:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8003498:	f640 635c 	movw	r3, #3676	; 0xe5c
 800349c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00b      	beq.n	80034be <readGyro+0x96>
		value -= gBiasRaw[axis];
 80034a6:	8afa      	ldrh	r2, [r7, #22]
 80034a8:	79f9      	ldrb	r1, [r7, #7]
 80034aa:	f640 63e8 	movw	r3, #3816	; 0xee8
 80034ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034b2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	82fb      	strh	r3, [r7, #22]

	return value;
 80034be:	8afb      	ldrh	r3, [r7, #22]
 80034c0:	b21b      	sxth	r3, r3
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	f107 0718 	add.w	r7, r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <calcGyro>:

float calcGyro(int16_t gyro)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return /*round(*/gRes * gyro/*)*/;
 80034d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034da:	ee07 3a90 	vmov	s15, r3
 80034de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034e2:	f241 432c 	movw	r3, #5164	; 0x142c
 80034e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ea:	edd3 7a00 	vldr	s15, [r3]
 80034ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034f2:	ee17 3a90 	vmov	r3, s15
	//return gyro;
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	f107 070c 	add.w	r7, r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <calcAccel>:

float calcAccel(int16_t accel)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	4603      	mov	r3, r0
 800350c:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return /*round(*/aRes * accel/*)*/;
 800350e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003512:	ee07 3a90 	vmov	s15, r3
 8003516:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800351a:	f640 6374 	movw	r3, #3700	; 0xe74
 800351e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800352a:	ee17 3a90 	vmov	r3, s15
	//return accel;
}
 800352e:	4618      	mov	r0, r3
 8003530:	f107 070c 	add.w	r7, r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	bc80      	pop	{r7}
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop

0800353c <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8003546:	f04f 0010 	mov.w	r0, #16
 800354a:	f7fe fd31 	bl	8001fb0 <xgReadByte>
 800354e:	4603      	mov	r3, r0
 8003550:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	f023 0318 	bic.w	r3, r3, #24
 8003558:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 800355a:	88fb      	ldrh	r3, [r7, #6]
 800355c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003560:	d003      	beq.n	800356a <setGyroScale+0x2e>
 8003562:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003566:	d00c      	beq.n	8003582 <setGyroScale+0x46>
 8003568:	e017      	b.n	800359a <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	f043 0308 	orr.w	r3, r3, #8
 8003570:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 8003572:	f640 6334 	movw	r3, #3636	; 0xe34
 8003576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800357a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800357e:	80da      	strh	r2, [r3, #6]
			break;
 8003580:	e013      	b.n	80035aa <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	f043 0318 	orr.w	r3, r3, #24
 8003588:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 800358a:	f640 6334 	movw	r3, #3636	; 0xe34
 800358e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003592:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003596:	80da      	strh	r2, [r3, #6]
			break;
 8003598:	e007      	b.n	80035aa <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 800359a:	f640 6334 	movw	r3, #3636	; 0xe34
 800359e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035a2:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80035a6:	80da      	strh	r2, [r3, #6]
			break;
 80035a8:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	f04f 0010 	mov.w	r0, #16
 80035b0:	4619      	mov	r1, r3
 80035b2:	f7fe fded 	bl	8002190 <xgWriteByte>

	calcgRes();
 80035b6:	f7fe fb89 	bl	8001ccc <calcgRes>
}
 80035ba:	f107 0710 	add.w	r7, r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop

080035c4 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 80035ce:	f04f 0020 	mov.w	r0, #32
 80035d2:	f7fe fced 	bl	8001fb0 <xgReadByte>
 80035d6:	4603      	mov	r3, r0
 80035d8:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 80035da:	7bfb      	ldrb	r3, [r7, #15]
 80035dc:	f023 0318 	bic.w	r3, r3, #24
 80035e0:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d00f      	beq.n	8003608 <setAccelScale+0x44>
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d019      	beq.n	8003620 <setAccelScale+0x5c>
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d123      	bne.n	8003638 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
 80035f2:	f043 0310 	orr.w	r3, r3, #16
 80035f6:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 80035f8:	f640 6334 	movw	r3, #3636	; 0xe34
 80035fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003600:	f04f 0204 	mov.w	r2, #4
 8003604:	75da      	strb	r2, [r3, #23]
			break;
 8003606:	e01f      	b.n	8003648 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	f043 0318 	orr.w	r3, r3, #24
 800360e:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8003610:	f640 6334 	movw	r3, #3636	; 0xe34
 8003614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003618:	f04f 0208 	mov.w	r2, #8
 800361c:	75da      	strb	r2, [r3, #23]
			break;
 800361e:	e013      	b.n	8003648 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	f043 0308 	orr.w	r3, r3, #8
 8003626:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8003628:	f640 6334 	movw	r3, #3636	; 0xe34
 800362c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003630:	f04f 0210 	mov.w	r2, #16
 8003634:	75da      	strb	r2, [r3, #23]
			break;
 8003636:	e007      	b.n	8003648 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8003638:	f640 6334 	movw	r3, #3636	; 0xe34
 800363c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003640:	f04f 0202 	mov.w	r2, #2
 8003644:	75da      	strb	r2, [r3, #23]
			break;
 8003646:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	f04f 0020 	mov.w	r0, #32
 800364e:	4619      	mov	r1, r3
 8003650:	f7fe fd9e 	bl	8002190 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 8003654:	f7fe fb54 	bl	8001d00 <calcaRes>
}
 8003658:	f107 0710 	add.w	r7, r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 800366a:	f04f 0021 	mov.w	r0, #33	; 0x21
 800366e:	f7fe fc81 	bl	8001f74 <mReadByte>
 8003672:	4603      	mov	r3, r0
 8003674:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 8003676:	7bfb      	ldrb	r3, [r7, #15]
 8003678:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800367c:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	d010      	beq.n	80036a6 <setMagScale+0x46>
 8003684:	2b10      	cmp	r3, #16
 8003686:	d01b      	beq.n	80036c0 <setMagScale+0x60>
 8003688:	2b08      	cmp	r3, #8
 800368a:	d126      	bne.n	80036da <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 800368c:	7bfb      	ldrb	r3, [r7, #15]
 800368e:	f043 0320 	orr.w	r3, r3, #32
 8003692:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 8003694:	f640 6334 	movw	r3, #3636	; 0xe34
 8003698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800369c:	f04f 0208 	mov.w	r2, #8
 80036a0:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80036a4:	e022      	b.n	80036ec <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ac:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 80036ae:	f640 6334 	movw	r3, #3636	; 0xe34
 80036b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036b6:	f04f 020c 	mov.w	r2, #12
 80036ba:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80036be:	e015      	b.n	80036ec <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
 80036c2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80036c6:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 80036c8:	f640 6334 	movw	r3, #3636	; 0xe34
 80036cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036d0:	f04f 0210 	mov.w	r2, #16
 80036d4:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80036d8:	e008      	b.n	80036ec <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 80036da:	f640 6334 	movw	r3, #3636	; 0xe34
 80036de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036e2:	f04f 0204 	mov.w	r2, #4
 80036e6:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80036ea:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	f04f 0021 	mov.w	r0, #33	; 0x21
 80036f2:	4619      	mov	r1, r3
 80036f4:	f7fe ff16 	bl	8002524 <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 80036f8:	f7fe fb1c 	bl	8001d34 <calcmRes>
}
 80036fc:	f107 0710 	add.w	r7, r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	4603      	mov	r3, r0
 800370c:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	2b00      	cmp	r3, #0
 8003716:	d020      	beq.n	800375a <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 8003718:	f04f 0010 	mov.w	r0, #16
 800371c:	f7fe fc48 	bl	8001fb0 <xgReadByte>
 8003720:	4603      	mov	r3, r0
 8003722:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 8003724:	7bfb      	ldrb	r3, [r7, #15]
 8003726:	f003 031f 	and.w	r3, r3, #31
 800372a:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8003732:	b2da      	uxtb	r2, r3
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	4313      	orrs	r3, r2
 8003738:	b2db      	uxtb	r3, r3
 800373a:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 800373c:	79fb      	ldrb	r3, [r7, #7]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	b2da      	uxtb	r2, r3
 8003744:	f640 6334 	movw	r3, #3636	; 0xe34
 8003748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800374c:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 800374e:	7bfb      	ldrb	r3, [r7, #15]
 8003750:	f04f 0010 	mov.w	r0, #16
 8003754:	4619      	mov	r1, r3
 8003756:	f7fe fd1b 	bl	8002190 <xgWriteByte>
	}
}
 800375a:	f107 0710 	add.w	r7, r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop

08003764 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	2b00      	cmp	r3, #0
 8003776:	d020      	beq.n	80037ba <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 8003778:	f04f 0020 	mov.w	r0, #32
 800377c:	f7fe fc18 	bl	8001fb0 <xgReadByte>
 8003780:	4603      	mov	r3, r0
 8003782:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	f003 031f 	and.w	r3, r3, #31
 800378a:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8003792:	b2da      	uxtb	r2, r3
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	4313      	orrs	r3, r2
 8003798:	b2db      	uxtb	r3, r3
 800379a:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	b2da      	uxtb	r2, r3
 80037a4:	f640 6334 	movw	r3, #3636	; 0xe34
 80037a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ac:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	f04f 0020 	mov.w	r0, #32
 80037b4:	4619      	mov	r1, r3
 80037b6:	f7fe fceb 	bl	8002190 <xgWriteByte>
	}
}
 80037ba:	f107 0710 	add.w	r7, r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop

080037c4 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 80037ce:	f04f 0020 	mov.w	r0, #32
 80037d2:	f7fe fbcf 	bl	8001f74 <mReadByte>
 80037d6:	4603      	mov	r3, r0
 80037d8:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 80037da:	7bfb      	ldrb	r3, [r7, #15]
 80037dc:	f023 031c 	bic.w	r3, r3, #28
 80037e0:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 80037f6:	79fb      	ldrb	r3, [r7, #7]
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	b2da      	uxtb	r2, r3
 80037fe:	f640 6334 	movw	r3, #3636	; 0xe34
 8003802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003806:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	f04f 0020 	mov.w	r0, #32
 8003810:	4619      	mov	r1, r3
 8003812:	f7fe fe87 	bl	8002524 <mWriteByte>
}
 8003816:	f107 0710 	add.w	r7, r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop

08003820 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	71f8      	strb	r0, [r7, #7]
 8003828:	71b9      	strb	r1, [r7, #6]
 800382a:	717a      	strb	r2, [r7, #5]
 800382c:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 800382e:	79fa      	ldrb	r2, [r7, #7]
 8003830:	79bb      	ldrb	r3, [r7, #6]
 8003832:	4610      	mov	r0, r2
 8003834:	4619      	mov	r1, r3
 8003836:	f7fe fcab 	bl	8002190 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 800383a:	f04f 0022 	mov.w	r0, #34	; 0x22
 800383e:	f7fe fbb7 	bl	8001fb0 <xgReadByte>
 8003842:	4603      	mov	r3, r0
 8003844:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 8003846:	797b      	ldrb	r3, [r7, #5]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d004      	beq.n	8003856 <configInt+0x36>
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	f043 0320 	orr.w	r3, r3, #32
 8003852:	73fb      	strb	r3, [r7, #15]
 8003854:	e003      	b.n	800385e <configInt+0x3e>
	else temp &= ~(1<<5);
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	f023 0320 	bic.w	r3, r3, #32
 800385c:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 800385e:	793b      	ldrb	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <configInt+0x4e>
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	f023 0310 	bic.w	r3, r3, #16
 800386a:	73fb      	strb	r3, [r7, #15]
 800386c:	e003      	b.n	8003876 <configInt+0x56>
	else temp |= (1<<4);
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	f043 0310 	orr.w	r3, r3, #16
 8003874:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	f04f 0022 	mov.w	r0, #34	; 0x22
 800387c:	4619      	mov	r1, r3
 800387e:	f7fe fc87 	bl	8002190 <xgWriteByte>
}
 8003882:	f107 0710 	add.w	r7, r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop

0800388c <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	4613      	mov	r3, r2
 8003894:	4602      	mov	r2, r0
 8003896:	71fa      	strb	r2, [r7, #7]
 8003898:	460a      	mov	r2, r1
 800389a:	71ba      	strb	r2, [r7, #6]
 800389c:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 80038a4:	79bb      	ldrb	r3, [r7, #6]
 80038a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038aa:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 80038ac:	797b      	ldrb	r3, [r7, #5]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <configInactivity+0x2e>
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
 80038b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80038b8:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	f04f 0004 	mov.w	r0, #4
 80038c0:	4619      	mov	r1, r3
 80038c2:	f7fe fc65 	bl	8002190 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	f04f 0005 	mov.w	r0, #5
 80038cc:	4619      	mov	r1, r3
 80038ce:	f7fe fc5f 	bl	8002190 <xgWriteByte>
}
 80038d2:	f107 0710 	add.w	r7, r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop

080038dc <getInactivity>:


uint8_t getInactivity(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 80038e2:	f04f 0017 	mov.w	r0, #23
 80038e6:	f7fe fb63 	bl	8001fb0 <xgReadByte>
 80038ea:	4603      	mov	r3, r0
 80038ec:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 80038ee:	79fb      	ldrb	r3, [r7, #7]
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	71fb      	strb	r3, [r7, #7]
	return temp;
 80038f6:	79fb      	ldrb	r3, [r7, #7]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	f107 0708 	add.w	r7, r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop

08003904 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	71fa      	strb	r2, [r7, #7]
 8003910:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 8003916:	79bb      	ldrb	r3, [r7, #6]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d003      	beq.n	8003924 <configAccelInt+0x20>
 800391c:	7bfb      	ldrb	r3, [r7, #15]
 800391e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003922:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	f04f 0006 	mov.w	r0, #6
 800392a:	4619      	mov	r1, r3
 800392c:	f7fe fc30 	bl	8002190 <xgWriteByte>
}
 8003930:	f107 0710 	add.w	r7, r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	71f8      	strb	r0, [r7, #7]
 8003940:	71b9      	strb	r1, [r7, #6]
 8003942:	717a      	strb	r2, [r7, #5]
 8003944:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 8003946:	79bb      	ldrb	r3, [r7, #6]
 8003948:	f103 0307 	add.w	r3, r3, #7
 800394c:	b2da      	uxtb	r2, r3
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	4610      	mov	r0, r2
 8003952:	4619      	mov	r1, r3
 8003954:	f7fe fc1c 	bl	8002190 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8003958:	797b      	ldrb	r3, [r7, #5]
 800395a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800395e:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8003960:	793b      	ldrb	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <configAccelThs+0x36>
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800396c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 800396e:	7bfb      	ldrb	r3, [r7, #15]
 8003970:	f04f 000a 	mov.w	r0, #10
 8003974:	4619      	mov	r1, r3
 8003976:	f7fe fc0b 	bl	8002190 <xgWriteByte>
}
 800397a:	f107 0710 	add.w	r7, r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop

08003984 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 800398a:	f04f 0026 	mov.w	r0, #38	; 0x26
 800398e:	f7fe fb0f 	bl	8001fb0 <xgReadByte>
 8003992:	4603      	mov	r3, r0
 8003994:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d004      	beq.n	80039aa <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	e001      	b.n	80039ae <getAccelIntSrc+0x2a>
	}

	return 0;
 80039aa:	f04f 0300 	mov.w	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	f107 0708 	add.w	r7, r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4613      	mov	r3, r2
 80039c0:	4602      	mov	r2, r0
 80039c2:	71fa      	strb	r2, [r7, #7]
 80039c4:	460a      	mov	r2, r1
 80039c6:	71ba      	strb	r2, [r7, #6]
 80039c8:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 80039ca:	79fb      	ldrb	r3, [r7, #7]
 80039cc:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 80039ce:	79bb      	ldrb	r3, [r7, #6]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <configGyroInt+0x24>
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80039da:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 80039dc:	797b      	ldrb	r3, [r7, #5]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <configGyroInt+0x32>
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039e8:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	f04f 0030 	mov.w	r0, #48	; 0x30
 80039f0:	4619      	mov	r1, r3
 80039f2:	f7fe fbcd 	bl	8002190 <xgWriteByte>
}
 80039f6:	f107 0710 	add.w	r7, r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop

08003a00 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	80f8      	strh	r0, [r7, #6]
 8003a08:	7179      	strb	r1, [r7, #5]
 8003a0a:	713a      	strb	r2, [r7, #4]
 8003a0c:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003a14:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 8003a1c:	88fb      	ldrh	r3, [r7, #6]
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 8003a22:	797b      	ldrb	r3, [r7, #5]
 8003a24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	f103 0331 	add.w	r3, r3, #49	; 0x31
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	7b3b      	ldrb	r3, [r7, #12]
 8003a32:	4610      	mov	r0, r2
 8003a34:	4619      	mov	r1, r3
 8003a36:	f7fe fbab 	bl	8002190 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 8003a3a:	797b      	ldrb	r3, [r7, #5]
 8003a3c:	f103 0319 	add.w	r3, r3, #25
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	7b7b      	ldrb	r3, [r7, #13]
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	f7fe fb9f 	bl	8002190 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8003a52:	793b      	ldrb	r3, [r7, #4]
 8003a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a58:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8003a5a:	78fb      	ldrb	r3, [r7, #3]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <configGyroThs+0x68>
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a66:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	f04f 0037 	mov.w	r0, #55	; 0x37
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f7fe fb8e 	bl	8002190 <xgWriteByte>
}
 8003a74:	f107 0710 	add.w	r7, r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 8003a82:	f04f 0014 	mov.w	r0, #20
 8003a86:	f7fe fa93 	bl	8001fb0 <xgReadByte>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
 8003a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d004      	beq.n	8003aa2 <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 8003a98:	79fb      	ldrb	r3, [r7, #7]
 8003a9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	e001      	b.n	8003aa6 <getGyroIntSrc+0x2a>
	}

	return 0;
 8003aa2:	f04f 0300 	mov.w	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f107 0708 	add.w	r7, r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	4602      	mov	r2, r0
 8003aba:	71fa      	strb	r2, [r7, #7]
 8003abc:	460a      	mov	r2, r1
 8003abe:	71ba      	strb	r2, [r7, #6]
 8003ac0:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 8003ac2:	79fb      	ldrb	r3, [r7, #7]
 8003ac4:	f023 031f 	bic.w	r3, r3, #31
 8003ac8:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 8003aca:	79bb      	ldrb	r3, [r7, #6]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d103      	bne.n	8003ad8 <configMagInt+0x28>
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	f043 0304 	orr.w	r3, r3, #4
 8003ad6:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8003ad8:	797b      	ldrb	r3, [r7, #5]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d103      	bne.n	8003ae6 <configMagInt+0x36>
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	f043 0302 	orr.w	r3, r3, #2
 8003ae4:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <configMagInt+0x44>
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8003af4:	7bfb      	ldrb	r3, [r7, #15]
 8003af6:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003afa:	4619      	mov	r1, r3
 8003afc:	f7fe fd12 	bl	8002524 <mWriteByte>
}
 8003b00:	f107 0710 	add.w	r7, r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003b18:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	f04f 0033 	mov.w	r0, #51	; 0x33
 8003b22:	4619      	mov	r1, r3
 8003b24:	f7fe fcfe 	bl	8002524 <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 8003b28:	88fb      	ldrh	r3, [r7, #6]
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003b30:	4619      	mov	r1, r3
 8003b32:	f7fe fcf7 	bl	8002524 <mWriteByte>
}
 8003b36:	f107 0708 	add.w	r7, r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop

08003b40 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 8003b46:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003b4a:	f7fe fa13 	bl	8001f74 <mReadByte>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 8003b52:	79fb      	ldrb	r3, [r7, #7]
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d004      	beq.n	8003b66 <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 8003b5c:	79fb      	ldrb	r3, [r7, #7]
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	e001      	b.n	8003b6a <getMagIntSrc+0x2a>
	}

	return 0;
 8003b66:	f04f 0300 	mov.w	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f107 0708 	add.w	r7, r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <sleepGyro>:

void sleepGyro(bool enable)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8003b7e:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003b82:	f7fe fa15 	bl	8001fb0 <xgReadByte>
 8003b86:	4603      	mov	r3, r0
 8003b88:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d004      	beq.n	8003b9a <sleepGyro+0x26>
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
 8003b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b96:	73fb      	strb	r3, [r7, #15]
 8003b98:	e003      	b.n	8003ba2 <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ba0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f7fe faf1 	bl	8002190 <xgWriteByte>
}
 8003bae:	f107 0710 	add.w	r7, r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop

08003bb8 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 8003bbc:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8003bc0:	f7fe f9f6 	bl	8001fb0 <xgReadByte>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bca:	b2db      	uxtb	r3, r3
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <timerHandlerSendMsg>:

void timerHandlerSendMsg(void *T)
{
 8003bd0:	b590      	push	{r4, r7, lr}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
	static int counter = 0;

	send(&accelOsX[counter], strlen(&accelOsX[counter]));
 8003bd8:	f640 1374 	movw	r3, #2420	; 0x974
 8003bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8003be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bea:	18d4      	adds	r4, r2, r3
 8003bec:	f640 1374 	movw	r3, #2420	; 0x974
 8003bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	f640 53cc 	movw	r3, #3532	; 0xdcc
 8003bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bfe:	18d3      	adds	r3, r2, r3
 8003c00:	4618      	mov	r0, r3
 8003c02:	f005 fb51 	bl	80092a8 <strlen>
 8003c06:	4603      	mov	r3, r0
 8003c08:	4620      	mov	r0, r4
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	f7fc ffa8 	bl	8000b60 <send>
	send(&accelOsY[counter], strlen(&accelOsY[counter]));
 8003c10:	f640 1374 	movw	r3, #2420	; 0x974
 8003c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	f640 637c 	movw	r3, #3708	; 0xe7c
 8003c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c22:	18d4      	adds	r4, r2, r3
 8003c24:	f640 1374 	movw	r3, #2420	; 0x974
 8003c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	f640 637c 	movw	r3, #3708	; 0xe7c
 8003c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c36:	18d3      	adds	r3, r2, r3
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f005 fb35 	bl	80092a8 <strlen>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4620      	mov	r0, r4
 8003c42:	4619      	mov	r1, r3
 8003c44:	f7fc ff8c 	bl	8000b60 <send>
	send(&accelOsZ[counter], strlen(&accelOsZ[counter]));
 8003c48:	f640 1374 	movw	r3, #2420	; 0x974
 8003c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	f241 33c8 	movw	r3, #5064	; 0x13c8
 8003c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c5a:	18d4      	adds	r4, r2, r3
 8003c5c:	f640 1374 	movw	r3, #2420	; 0x974
 8003c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f241 33c8 	movw	r3, #5064	; 0x13c8
 8003c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c6e:	18d3      	adds	r3, r2, r3
 8003c70:	4618      	mov	r0, r3
 8003c72:	f005 fb19 	bl	80092a8 <strlen>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4620      	mov	r0, r4
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	f7fc ff70 	bl	8000b60 <send>

	counter++;
 8003c80:	f640 1374 	movw	r3, #2420	; 0x974
 8003c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f103 0201 	add.w	r2, r3, #1
 8003c8e:	f640 1374 	movw	r3, #2420	; 0x974
 8003c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c96:	601a      	str	r2, [r3, #0]

	if(100 == counter)
	{
		;
	}
}
 8003c98:	f107 070c 	add.w	r7, r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd90      	pop	{r4, r7, pc}

08003ca0 <timerHandlerReceiveOneMeasurementEachSensor>:

void timerHandlerReceiveOneMeasurementEachSensor(void *T)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 8003cac:	f240 0314 	movw	r3, #20
 8003cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	f040 80f9 	bne.w	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
	{
		if(0 == whichDevice) //accel
 8003cbe:	f640 136d 	movw	r3, #2413	; 0x96d
 8003cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d147      	bne.n	8003d5c <timerHandlerReceiveOneMeasurementEachSensor+0xbc>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	7c99      	ldrb	r1, [r3, #18]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	7d1a      	ldrb	r2, [r3, #20]
 8003cd4:	f640 136e 	movw	r3, #2414	; 0x96e
 8003cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	18d3      	adds	r3, r2, r3
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	f640 136e 	movw	r3, #2414	; 0x96e
 8003ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	18c3      	adds	r3, r0, r3
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f000 f8df 	bl	8003eb8 <receiveByte>
			whichByte++;
 8003cfa:	f640 136e 	movw	r3, #2414	; 0x96e
 8003cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	f103 0301 	add.w	r3, r3, #1
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	f640 136e 	movw	r3, #2414	; 0x96e
 8003d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d12:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8003d14:	f640 136e 	movw	r3, #2414	; 0x96e
 8003d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b06      	cmp	r3, #6
 8003d20:	f040 80c6 	bne.w	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 8003d24:	f640 136d 	movw	r3, #2413	; 0x96d
 8003d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	f103 0301 	add.w	r3, r3, #1
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	f640 136d 	movw	r3, #2413	; 0x96d
 8003d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d3c:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8003d3e:	f640 136e 	movw	r3, #2414	; 0x96e
 8003d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]
				stageOfReading = 0;
 8003d4c:	f640 1370 	movw	r3, #2416	; 0x970
 8003d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e0a9      	b.n	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(1 == whichDevice) //gyro
 8003d5c:	f640 136d 	movw	r3, #2413	; 0x96d
 8003d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d14d      	bne.n	8003e06 <timerHandlerReceiveOneMeasurementEachSensor+0x166>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	7c99      	ldrb	r1, [r3, #18]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	7d5a      	ldrb	r2, [r3, #21]
 8003d72:	f640 136e 	movw	r3, #2414	; 0x96e
 8003d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	18d3      	adds	r3, r2, r3
 8003d7e:	b2da      	uxtb	r2, r3
 8003d80:	f640 136e 	movw	r3, #2414	; 0x96e
 8003d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	f103 0306 	add.w	r3, r3, #6
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	18c3      	adds	r3, r0, r3
 8003d92:	4608      	mov	r0, r1
 8003d94:	4611      	mov	r1, r2
 8003d96:	461a      	mov	r2, r3
 8003d98:	f000 f88e 	bl	8003eb8 <receiveByte>
			whichByte++;
 8003d9c:	f640 136e 	movw	r3, #2414	; 0x96e
 8003da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	f103 0301 	add.w	r3, r3, #1
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	f640 136e 	movw	r3, #2414	; 0x96e
 8003db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003db4:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8003db6:	f640 136e 	movw	r3, #2414	; 0x96e
 8003dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b06      	cmp	r3, #6
 8003dc2:	d175      	bne.n	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 8003dc4:	f640 136d 	movw	r3, #2413	; 0x96d
 8003dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	f103 0301 	add.w	r3, r3, #1
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	f640 136d 	movw	r3, #2413	; 0x96d
 8003dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ddc:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8003dde:	f640 136e 	movw	r3, #2414	; 0x96e
 8003de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 8003dec:	f640 1370 	movw	r3, #2416	; 0x970
 8003df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f103 0201 	add.w	r2, r3, #1
 8003dfa:	f640 1370 	movw	r3, #2416	; 0x970
 8003dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	e054      	b.n	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(2 == whichDevice)
 8003e06:	f640 136d 	movw	r3, #2413	; 0x96d
 8003e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d14d      	bne.n	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
		{
			receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	7cd9      	ldrb	r1, [r3, #19]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	7d9a      	ldrb	r2, [r3, #22]
 8003e1c:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	18d3      	adds	r3, r2, r3
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	f103 030c 	add.w	r3, r3, #12
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	18c3      	adds	r3, r0, r3
 8003e3c:	4608      	mov	r0, r1
 8003e3e:	4611      	mov	r1, r2
 8003e40:	461a      	mov	r2, r3
 8003e42:	f000 f839 	bl	8003eb8 <receiveByte>
			whichByte++;
 8003e46:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	f103 0301 	add.w	r3, r3, #1
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e5e:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8003e60:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d120      	bne.n	8003eb0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				readingAllowed = FALSE;
 8003e6e:	f240 0314 	movw	r3, #20
 8003e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]

				whichDevice = 0;
 8003e7c:	f640 136d 	movw	r3, #2413	; 0x96d
 8003e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8003e8a:	f640 136e 	movw	r3, #2414	; 0x96e
 8003e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e92:	f04f 0200 	mov.w	r2, #0
 8003e96:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 8003e98:	f640 1370 	movw	r3, #2416	; 0x970
 8003e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f103 0201 	add.w	r2, r3, #1
 8003ea6:	f640 1370 	movw	r3, #2416	; 0x970
 8003eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eae:	601a      	str	r2, [r3, #0]
			}
		}

	}
}
 8003eb0:	f107 0710 	add.w	r7, r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <receiveByte>:

void receiveByte(uint8_t adr, uint8_t subAdr, uint8_t *buffer)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08a      	sub	sp, #40	; 0x28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	603a      	str	r2, [r7, #0]
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	71fa      	strb	r2, [r7, #7]
 8003ec6:	71bb      	strb	r3, [r7, #6]
	clearErrorFlags();
 8003ec8:	f7fc fff6 	bl	8000eb8 <clearErrorFlags>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003ecc:	f04f 0304 	mov.w	r3, #4
 8003ed0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 8003ed4:	79fb      	ldrb	r3, [r7, #7]
 8003ed6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	f887 3020 	strb.w	r3, [r7, #32]
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8003ee0:	e001      	b.n	8003ee6 <receiveByte+0x2e>
	{
		flushFIFO();
 8003ee2:	f7fc ffd3 	bl	8000e8c <flushFIFO>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8003ee6:	f107 0320 	add.w	r3, r7, #32
 8003eea:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003eee:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	f003 fb22 	bl	800753c <I2C001_WriteData>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f1      	beq.n	8003ee2 <receiveByte+0x2a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003efe:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003f02:	f7fd ff71 	bl	8001de8 <delay>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003f06:	f04f 0300 	mov.w	r3, #0
 8003f0a:	777b      	strb	r3, [r7, #29]

	data2.Data1.Data = subAdr;
 8003f0c:	79bb      	ldrb	r3, [r7, #6]
 8003f0e:	773b      	strb	r3, [r7, #28]
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8003f10:	e001      	b.n	8003f16 <receiveByte+0x5e>
	{
		flushFIFO();
 8003f12:	f7fc ffbb 	bl	8000e8c <flushFIFO>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;

	data2.Data1.Data = subAdr;
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8003f16:	f107 031c 	add.w	r3, r7, #28
 8003f1a:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003f1e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003f22:	4619      	mov	r1, r3
 8003f24:	f003 fb0a 	bl	800753c <I2C001_WriteData>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f1      	beq.n	8003f12 <receiveByte+0x5a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003f2e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003f32:	f7fd ff59 	bl	8001de8 <delay>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8003f36:	f04f 0305 	mov.w	r3, #5
 8003f3a:	767b      	strb	r3, [r7, #25]
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	763b      	strb	r3, [r7, #24]
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8003f4c:	e001      	b.n	8003f52 <receiveByte+0x9a>
	{
		flushFIFO();
 8003f4e:	f7fc ff9d 	bl	8000e8c <flushFIFO>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8003f52:	f107 0318 	add.w	r3, r7, #24
 8003f56:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003f5a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003f5e:	4619      	mov	r1, r3
 8003f60:	f003 faec 	bl	800753c <I2C001_WriteData>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0f1      	beq.n	8003f4e <receiveByte+0x96>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003f6a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003f6e:	f7fd ff3b 	bl	8001de8 <delay>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003f72:	f04f 0303 	mov.w	r3, #3
 8003f76:	757b      	strb	r3, [r7, #21]
	data4.Data1.Data = ubyteFF;
 8003f78:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003f7c:	753b      	strb	r3, [r7, #20]
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003f7e:	e001      	b.n	8003f84 <receiveByte+0xcc>
	{
		flushFIFO();
 8003f80:	f7fc ff84 	bl	8000e8c <flushFIFO>
	delay(DELAY);

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
	data4.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003f84:	f107 0314 	add.w	r3, r7, #20
 8003f88:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003f8c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003f90:	4619      	mov	r1, r3
 8003f92:	f003 fad3 	bl	800753c <I2C001_WriteData>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d0f1      	beq.n	8003f80 <receiveByte+0xc8>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003f9c:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003fa0:	f7fd ff22 	bl	8001de8 <delay>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8003fa4:	f04f 0306 	mov.w	r3, #6
 8003fa8:	747b      	strb	r3, [r7, #17]
	data5.Data1.Data = ubyteFF;
 8003faa:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003fae:	743b      	strb	r3, [r7, #16]
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8003fb0:	e001      	b.n	8003fb6 <receiveByte+0xfe>
	{
		flushFIFO();
 8003fb2:	f7fc ff6b 	bl	8000e8c <flushFIFO>
	delay(DELAY);

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
	data5.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8003fb6:	f107 0310 	add.w	r3, r7, #16
 8003fba:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003fbe:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	f003 faba 	bl	800753c <I2C001_WriteData>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0f1      	beq.n	8003fb2 <receiveByte+0xfa>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003fce:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003fd2:	f7fd ff09 	bl	8001de8 <delay>

	int k = 0;
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t bufferToRead = 0;
 8003fdc:	f04f 0300 	mov.w	r3, #0
 8003fe0:	81fb      	strh	r3, [r7, #14]
	if(I2C001_ReadData(&I2C001_Handle0,&bufferToRead))
 8003fe2:	f107 030e 	add.w	r3, r7, #14
 8003fe6:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003fea:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003fee:	4619      	mov	r1, r3
 8003ff0:	f003 fa7a 	bl	80074e8 <I2C001_ReadData>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d014      	beq.n	8004024 <receiveByte+0x16c>
	{
		I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RIF);
 8003ffa:	f643 2004 	movw	r0, #14852	; 0x3a04
 8003ffe:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004002:	f04f 0104 	mov.w	r1, #4
 8004006:	f003 fb33 	bl	8007670 <I2C001_ClearFlag>
		I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RSIF);
 800400a:	f643 2004 	movw	r0, #14852	; 0x3a04
 800400e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004012:	f04f 0100 	mov.w	r1, #0
 8004016:	f003 fb2b 	bl	8007670 <I2C001_ClearFlag>
		k++;
 800401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401c:	f103 0301 	add.w	r3, r3, #1
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
 8004022:	e003      	b.n	800402c <receiveByte+0x174>
	}
	else
	{
		k--;
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	f103 33ff 	add.w	r3, r3, #4294967295
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	delay(DELAY);
 800402c:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004030:	f7fd feda 	bl	8001de8 <delay>
	*buffer = (uint8_t)bufferToRead;
 8004034:	89fb      	ldrh	r3, [r7, #14]
 8004036:	b2da      	uxtb	r2, r3
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	701a      	strb	r2, [r3, #0]

}
 800403c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <check>:

extern char device[20];


void check(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
	if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RSIF))
 8004048:	f643 2004 	movw	r0, #14852	; 0x3a04
 800404c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004050:	f04f 0100 	mov.w	r1, #0
 8004054:	f003 faa8 	bl	80075a8 <I2C001_GetFlagStatus>
 8004058:	4603      	mov	r3, r0
 800405a:	2b03      	cmp	r3, #3
 800405c:	d06a      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_DLIF))
 800405e:	f643 2004 	movw	r0, #14852	; 0x3a04
 8004062:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004066:	f04f 0101 	mov.w	r1, #1
 800406a:	f003 fa9d 	bl	80075a8 <I2C001_GetFlagStatus>
 800406e:	4603      	mov	r3, r0
 8004070:	2b03      	cmp	r3, #3
 8004072:	d05f      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TSIF))
 8004074:	f643 2004 	movw	r0, #14852	; 0x3a04
 8004078:	f6c0 0001 	movt	r0, #2049	; 0x801
 800407c:	f04f 0102 	mov.w	r1, #2
 8004080:	f003 fa92 	bl	80075a8 <I2C001_GetFlagStatus>
 8004084:	4603      	mov	r3, r0
 8004086:	2b03      	cmp	r3, #3
 8004088:	d054      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBIF))
 800408a:	f643 2004 	movw	r0, #14852	; 0x3a04
 800408e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004092:	f04f 0103 	mov.w	r1, #3
 8004096:	f003 fa87 	bl	80075a8 <I2C001_GetFlagStatus>
 800409a:	4603      	mov	r3, r0
 800409c:	2b03      	cmp	r3, #3
 800409e:	d049      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RIF))
 80040a0:	f643 2004 	movw	r0, #14852	; 0x3a04
 80040a4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80040a8:	f04f 0104 	mov.w	r1, #4
 80040ac:	f003 fa7c 	bl	80075a8 <I2C001_GetFlagStatus>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d03e      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_WRONG_TDF))
 80040b6:	f643 2004 	movw	r0, #14852	; 0x3a04
 80040ba:	f6c0 0001 	movt	r0, #2049	; 0x801
 80040be:	f04f 0105 	mov.w	r1, #5
 80040c2:	f003 fa71 	bl	80075a8 <I2C001_GetFlagStatus>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b03      	cmp	r3, #3
 80040ca:	d033      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_NACK_RECEIVED))
 80040cc:	f643 2004 	movw	r0, #14852	; 0x3a04
 80040d0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80040d4:	f04f 0106 	mov.w	r1, #6
 80040d8:	f003 fa66 	bl	80075a8 <I2C001_GetFlagStatus>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b03      	cmp	r3, #3
 80040e0:	d028      	beq.n	8004134 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_SRBI))
 80040e2:	f643 2004 	movw	r0, #14852	; 0x3a04
 80040e6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80040ea:	f04f 0107 	mov.w	r1, #7
 80040ee:	f003 fa5b 	bl	80075a8 <I2C001_GetFlagStatus>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b03      	cmp	r3, #3
 80040f6:	d01d      	beq.n	8004134 <check+0xf0>
	{
		int a;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RBERI))
 80040f8:	f643 2004 	movw	r0, #14852	; 0x3a04
 80040fc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004100:	f04f 0108 	mov.w	r1, #8
 8004104:	f003 fa50 	bl	80075a8 <I2C001_GetFlagStatus>
 8004108:	4603      	mov	r3, r0
 800410a:	2b03      	cmp	r3, #3
 800410c:	d012      	beq.n	8004134 <check+0xf0>
	{
		int b;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_STBI))
 800410e:	f643 2004 	movw	r0, #14852	; 0x3a04
 8004112:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004116:	f04f 0109 	mov.w	r1, #9
 800411a:	f003 fa45 	bl	80075a8 <I2C001_GetFlagStatus>
 800411e:	4603      	mov	r3, r0
 8004120:	2b03      	cmp	r3, #3
 8004122:	d007      	beq.n	8004134 <check+0xf0>
	{
		int c;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBERI))
 8004124:	f643 2004 	movw	r0, #14852	; 0x3a04
 8004128:	f6c0 0001 	movt	r0, #2049	; 0x801
 800412c:	f04f 010a 	mov.w	r1, #10
 8004130:	f003 fa3a 	bl	80075a8 <I2C001_GetFlagStatus>
	{
		int d;
	}
}
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop

08004138 <main>:

int main(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	int siema = 0;
 800413e:	f04f 0300 	mov.w	r3, #0
 8004142:	607b      	str	r3, [r7, #4]

	DAVE_Init();			// Initialization of DAVE Apps
 8004144:	f003 fafe 	bl	8007744 <DAVE_Init>

	initLSM9DS1();
 8004148:	f7fd fb5e 	bl	8001808 <initLSM9DS1>
	calibrate(TRUE);
 800414c:	f04f 0001 	mov.w	r0, #1
 8004150:	f7fe fa4a 	bl	80025e8 <calibrate>
	resetConnectionIndicator();
 8004154:	f7fc f8b8 	bl	80002c8 <resetConnectionIndicator>

	initBluetooth();
 8004158:	f7fc fcf6 	bl	8000b48 <initBluetooth>
	startMeasurements();
 800415c:	f7fc ffbc 	bl	80010d8 <startMeasurements>

	while(1)
	{
		//if(siema == 0 && )
		sendMeasurementsToBt();
 8004160:	f000 f806 	bl	8004170 <sendMeasurementsToBt>
		manageConnection();
 8004164:	f7fc fa10 	bl	8000588 <manageConnection>

		check();
 8004168:	f7ff ff6c 	bl	8004044 <check>


	}
 800416c:	e7f8      	b.n	8004160 <main+0x28>
 800416e:	bf00      	nop

08004170 <sendMeasurementsToBt>:
int turnedOnSentTimer;
char copied;
accel copiedData[100];

void sendMeasurementsToBt(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
	static i = 0;
	if(!strcmp(device, "LSM9DS1"))
 8004174:	f640 50a4 	movw	r0, #3492	; 0xda4
 8004178:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800417c:	f643 116c 	movw	r1, #14700	; 0x396c
 8004180:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004184:	f004 ffa2 	bl	80090cc <strcmp>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	f040 81b7 	bne.w	80044fe <sendMeasurementsToBt+0x38e>
	{
		if(0 == i){
 8004190:	f640 1380 	movw	r3, #2432	; 0x980
 8004194:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10d      	bne.n	80041ba <sendMeasurementsToBt+0x4a>
			startMeasurements();
 800419e:	f7fc ff9b 	bl	80010d8 <startMeasurements>
			++i;
 80041a2:	f640 1380 	movw	r3, #2432	; 0x980
 80041a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f103 0201 	add.w	r2, r3, #1
 80041b0:	f640 1380 	movw	r3, #2432	; 0x980
 80041b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041b8:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80041ba:	f04f 0000 	mov.w	r0, #0
 80041be:	f7fc ffab 	bl	8001118 <readAndSendMeasurements>


		if(getAccelX() >= 0)
 80041c2:	f7fc febd 	bl	8000f40 <getAccelX>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	db2c      	blt.n	8004226 <sendMeasurementsToBt+0xb6>
		{
			xAxis[0] = 'x';
 80041cc:	f641 133c 	movw	r3, #6460	; 0x193c
 80041d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041d4:	f04f 0278 	mov.w	r2, #120	; 0x78
 80041d8:	701a      	strb	r2, [r3, #0]
			xAxis[1] = getAccelX() + 48;
 80041da:	f7fc feb1 	bl	8000f40 <getAccelX>
 80041de:	4603      	mov	r3, r0
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	f641 133c 	movw	r3, #6460	; 0x193c
 80041ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041f0:	705a      	strb	r2, [r3, #1]
			xAxis[2] = '\0';
 80041f2:	f641 133c 	movw	r3, #6460	; 0x193c
 80041f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	709a      	strb	r2, [r3, #2]

			sprintf(xAxisf, "x%.2f", getAccelXf());
 8004200:	f7fc fe92 	bl	8000f28 <getAccelXf>
 8004204:	4603      	mov	r3, r0
 8004206:	4618      	mov	r0, r3
 8004208:	f004 f826 	bl	8008258 <__aeabi_f2d>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	f641 1048 	movw	r0, #6472	; 0x1948
 8004214:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004218:	f643 1174 	movw	r1, #14708	; 0x3974
 800421c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004220:	f004 feae 	bl	8008f80 <sprintf>
 8004224:	e035      	b.n	8004292 <sendMeasurementsToBt+0x122>
		}
		else
		{
			xAxis[0] = 'x';
 8004226:	f641 133c 	movw	r3, #6460	; 0x193c
 800422a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800422e:	f04f 0278 	mov.w	r2, #120	; 0x78
 8004232:	701a      	strb	r2, [r3, #0]
			xAxis[1] = '-';
 8004234:	f641 133c 	movw	r3, #6460	; 0x193c
 8004238:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800423c:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8004240:	705a      	strb	r2, [r3, #1]
			xAxis[2] = abs(getAccelX()) + 48;
 8004242:	f7fc fe7d 	bl	8000f40 <getAccelX>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	bfb8      	it	lt
 800424c:	425b      	neglt	r3, r3
 800424e:	b2db      	uxtb	r3, r3
 8004250:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004254:	b2da      	uxtb	r2, r3
 8004256:	f641 133c 	movw	r3, #6460	; 0x193c
 800425a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800425e:	709a      	strb	r2, [r3, #2]
			xAxis[3] = '\0';
 8004260:	f641 133c 	movw	r3, #6460	; 0x193c
 8004264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	70da      	strb	r2, [r3, #3]

			sprintf(xAxisf, "x%.2f", getAccelXf());
 800426e:	f7fc fe5b 	bl	8000f28 <getAccelXf>
 8004272:	4603      	mov	r3, r0
 8004274:	4618      	mov	r0, r3
 8004276:	f003 ffef 	bl	8008258 <__aeabi_f2d>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	f641 1048 	movw	r0, #6472	; 0x1948
 8004282:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004286:	f643 1174 	movw	r1, #14708	; 0x3974
 800428a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800428e:	f004 fe77 	bl	8008f80 <sprintf>
		}

		if(getAccelY() >= 0)
 8004292:	f7fc fe6d 	bl	8000f70 <getAccelY>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	db2c      	blt.n	80042f6 <sendMeasurementsToBt+0x186>
		{
			yAxis[0] = 'y';
 800429c:	f241 4380 	movw	r3, #5248	; 0x1480
 80042a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042a4:	f04f 0279 	mov.w	r2, #121	; 0x79
 80042a8:	701a      	strb	r2, [r3, #0]
			yAxis[1] = getAccelY() + 48;
 80042aa:	f7fc fe61 	bl	8000f70 <getAccelY>
 80042ae:	4603      	mov	r3, r0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80042b6:	b2da      	uxtb	r2, r3
 80042b8:	f241 4380 	movw	r3, #5248	; 0x1480
 80042bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042c0:	705a      	strb	r2, [r3, #1]
			yAxis[2] = '\0';
 80042c2:	f241 4380 	movw	r3, #5248	; 0x1480
 80042c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042ca:	f04f 0200 	mov.w	r2, #0
 80042ce:	709a      	strb	r2, [r3, #2]

			sprintf(yAxisf, "y%.2f", getAccelYf());
 80042d0:	f7fc fe42 	bl	8000f58 <getAccelYf>
 80042d4:	4603      	mov	r3, r0
 80042d6:	4618      	mov	r0, r3
 80042d8:	f003 ffbe 	bl	8008258 <__aeabi_f2d>
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	f641 1068 	movw	r0, #6504	; 0x1968
 80042e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80042e8:	f643 117c 	movw	r1, #14716	; 0x397c
 80042ec:	f6c0 0101 	movt	r1, #2049	; 0x801
 80042f0:	f004 fe46 	bl	8008f80 <sprintf>
 80042f4:	e035      	b.n	8004362 <sendMeasurementsToBt+0x1f2>
		}
		else
		{
			yAxis[0] = 'y';
 80042f6:	f241 4380 	movw	r3, #5248	; 0x1480
 80042fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042fe:	f04f 0279 	mov.w	r2, #121	; 0x79
 8004302:	701a      	strb	r2, [r3, #0]
			yAxis[1] = '-';
 8004304:	f241 4380 	movw	r3, #5248	; 0x1480
 8004308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800430c:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8004310:	705a      	strb	r2, [r3, #1]
			yAxis[2] = abs(getAccelY()) + 48;
 8004312:	f7fc fe2d 	bl	8000f70 <getAccelY>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	bfb8      	it	lt
 800431c:	425b      	neglt	r3, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004324:	b2da      	uxtb	r2, r3
 8004326:	f241 4380 	movw	r3, #5248	; 0x1480
 800432a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800432e:	709a      	strb	r2, [r3, #2]
			yAxis[3] = '\0';
 8004330:	f241 4380 	movw	r3, #5248	; 0x1480
 8004334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	70da      	strb	r2, [r3, #3]

			sprintf(yAxisf, "y%.2f", getAccelYf());
 800433e:	f7fc fe0b 	bl	8000f58 <getAccelYf>
 8004342:	4603      	mov	r3, r0
 8004344:	4618      	mov	r0, r3
 8004346:	f003 ff87 	bl	8008258 <__aeabi_f2d>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	f641 1068 	movw	r0, #6504	; 0x1968
 8004352:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004356:	f643 117c 	movw	r1, #14716	; 0x397c
 800435a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800435e:	f004 fe0f 	bl	8008f80 <sprintf>
		}

		if(getAccelZ() >= 0)
 8004362:	f7fc fe1d 	bl	8000fa0 <getAccelZ>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	db39      	blt.n	80043e0 <sendMeasurementsToBt+0x270>
		{
			zAxis[0] = 'z';
 800436c:	f641 138c 	movw	r3, #6540	; 0x198c
 8004370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004374:	f04f 027a 	mov.w	r2, #122	; 0x7a
 8004378:	701a      	strb	r2, [r3, #0]
			zAxis[1] = getAccelZ() + 48;
 800437a:	f7fc fe11 	bl	8000fa0 <getAccelZ>
 800437e:	4603      	mov	r3, r0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004386:	b2da      	uxtb	r2, r3
 8004388:	f641 138c 	movw	r3, #6540	; 0x198c
 800438c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004390:	705a      	strb	r2, [r3, #1]
			zAxis[2] = '\0';
 8004392:	f641 138c 	movw	r3, #6540	; 0x198c
 8004396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	709a      	strb	r2, [r3, #2]


			sprintf(zAxisf, "z%.2f", getAccelZf());
 80043a0:	f7fc fdf2 	bl	8000f88 <getAccelZf>
 80043a4:	4603      	mov	r3, r0
 80043a6:	4618      	mov	r0, r3
 80043a8:	f003 ff56 	bl	8008258 <__aeabi_f2d>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	f241 4060 	movw	r0, #5216	; 0x1460
 80043b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80043b8:	f643 1184 	movw	r1, #14724	; 0x3984
 80043bc:	f6c0 0101 	movt	r1, #2049	; 0x801
 80043c0:	f004 fdde 	bl	8008f80 <sprintf>
			if(zAxis[1] == 48)
 80043c4:	f641 138c 	movw	r3, #6540	; 0x198c
 80043c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043cc:	785b      	ldrb	r3, [r3, #1]
 80043ce:	2b30      	cmp	r3, #48	; 0x30
 80043d0:	d13c      	bne.n	800444c <sendMeasurementsToBt+0x2dc>
			{
				printf("Dupa");
 80043d2:	f643 108c 	movw	r0, #14732	; 0x398c
 80043d6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80043da:	f004 fd89 	bl	8008ef0 <printf>
 80043de:	e035      	b.n	800444c <sendMeasurementsToBt+0x2dc>
			}
		}
		else
		{
			zAxis[0] = 'z';
 80043e0:	f641 138c 	movw	r3, #6540	; 0x198c
 80043e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043e8:	f04f 027a 	mov.w	r2, #122	; 0x7a
 80043ec:	701a      	strb	r2, [r3, #0]
			zAxis[1] = '-';
 80043ee:	f641 138c 	movw	r3, #6540	; 0x198c
 80043f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043f6:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80043fa:	705a      	strb	r2, [r3, #1]
			zAxis[2] = abs(getAccelZ()) + 48;
 80043fc:	f7fc fdd0 	bl	8000fa0 <getAccelZ>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	bfb8      	it	lt
 8004406:	425b      	neglt	r3, r3
 8004408:	b2db      	uxtb	r3, r3
 800440a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800440e:	b2da      	uxtb	r2, r3
 8004410:	f641 138c 	movw	r3, #6540	; 0x198c
 8004414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004418:	709a      	strb	r2, [r3, #2]
			zAxis[3] = '\0';
 800441a:	f641 138c 	movw	r3, #6540	; 0x198c
 800441e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	70da      	strb	r2, [r3, #3]

			sprintf(zAxisf, "z%.2f", getAccelZf());
 8004428:	f7fc fdae 	bl	8000f88 <getAccelZf>
 800442c:	4603      	mov	r3, r0
 800442e:	4618      	mov	r0, r3
 8004430:	f003 ff12 	bl	8008258 <__aeabi_f2d>
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	f241 4060 	movw	r0, #5216	; 0x1460
 800443c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004440:	f643 1184 	movw	r1, #14724	; 0x3984
 8004444:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004448:	f004 fd9a 	bl	8008f80 <sprintf>

		/*xAxis = getAccelX() + 48;
		yAxis = getAccelY() + 48;
		zAxis = getAccelZ() + 48;*/

		if(0 == turnedOnSentTimer)
 800444c:	f641 1388 	movw	r3, #6536	; 0x1988
 8004450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d120      	bne.n	800449c <sendMeasurementsToBt+0x32c>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 800445a:	f04f 001e 	mov.w	r0, #30
 800445e:	f04f 0101 	mov.w	r1, #1
 8004462:	f244 72d5 	movw	r2, #18389	; 0x47d5
 8004466:	f6c0 0200 	movt	r2, #2048	; 0x800
 800446a:	f04f 0300 	mov.w	r3, #0
 800446e:	f002 f851 	bl	8006514 <SYSTM001_CreateTimer>
 8004472:	4602      	mov	r2, r0
 8004474:	f241 435c 	movw	r3, #5212	; 0x145c
 8004478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800447c:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 800447e:	f241 435c 	movw	r3, #5212	; 0x145c
 8004482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4618      	mov	r0, r3
 800448a:	f002 f913 	bl	80066b4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 800448e:	f641 1388 	movw	r3, #6536	; 0x1988
 8004492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004496:	f04f 0201 	mov.w	r2, #1
 800449a:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 800449c:	f641 1388 	movw	r3, #6536	; 0x1988
 80044a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	f040 8192 	bne.w	80047d0 <sendMeasurementsToBt+0x660>
		{
			if(TRUE == connectionFailure)
 80044ac:	f640 130c 	movw	r3, #2316	; 0x90c
 80044b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	f040 818a 	bne.w	80047d0 <sendMeasurementsToBt+0x660>
			{
				connectionFailure = FALSE;
 80044bc:	f640 130c 	movw	r3, #2316	; 0x90c
 80044c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 80044ca:	f241 435c 	movw	r3, #5212	; 0x145c
 80044ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 f947 	bl	8006768 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 80044da:	f241 435c 	movw	r3, #5212	; 0x145c
 80044de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f002 f987 	bl	80067f8 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 80044ea:	f241 435c 	movw	r3, #5212	; 0x145c
 80044ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]
				cleanArray();
 80044f8:	f7fc fcac 	bl	8000e54 <cleanArray>
 80044fc:	e168      	b.n	80047d0 <sendMeasurementsToBt+0x660>

			}
		}
	}
	else if(!strcmp(device, "Gyroscope"))
 80044fe:	f640 50a4 	movw	r0, #3492	; 0xda4
 8004502:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004506:	f643 1194 	movw	r1, #14740	; 0x3994
 800450a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800450e:	f004 fddd 	bl	80090cc <strcmp>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	f040 80a8 	bne.w	800466a <sendMeasurementsToBt+0x4fa>
	{
		if(0 == i){
 800451a:	f640 1380 	movw	r3, #2432	; 0x980
 800451e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10d      	bne.n	8004544 <sendMeasurementsToBt+0x3d4>
			startMeasurements();
 8004528:	f7fc fdd6 	bl	80010d8 <startMeasurements>
			++i;
 800452c:	f640 1380 	movw	r3, #2432	; 0x980
 8004530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f103 0201 	add.w	r2, r3, #1
 800453a:	f640 1380 	movw	r3, #2432	; 0x980
 800453e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004542:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 8004544:	f04f 0000 	mov.w	r0, #0
 8004548:	f7fc fde6 	bl	8001118 <readAndSendMeasurements>


		sprintf(xAxisf, "x%.2f", getGyroXf());
 800454c:	f7fc fd34 	bl	8000fb8 <getGyroXf>
 8004550:	4603      	mov	r3, r0
 8004552:	4618      	mov	r0, r3
 8004554:	f003 fe80 	bl	8008258 <__aeabi_f2d>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	f641 1048 	movw	r0, #6472	; 0x1948
 8004560:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004564:	f643 1174 	movw	r1, #14708	; 0x3974
 8004568:	f6c0 0101 	movt	r1, #2049	; 0x801
 800456c:	f004 fd08 	bl	8008f80 <sprintf>

		sprintf(yAxisf, "y%.2f", getGyroYf());
 8004570:	f7fc fd3a 	bl	8000fe8 <getGyroYf>
 8004574:	4603      	mov	r3, r0
 8004576:	4618      	mov	r0, r3
 8004578:	f003 fe6e 	bl	8008258 <__aeabi_f2d>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	f641 1068 	movw	r0, #6504	; 0x1968
 8004584:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004588:	f643 117c 	movw	r1, #14716	; 0x397c
 800458c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004590:	f004 fcf6 	bl	8008f80 <sprintf>

		sprintf(zAxisf, "z%.2f", getGyroZf());
 8004594:	f7fc fd40 	bl	8001018 <getGyroZf>
 8004598:	4603      	mov	r3, r0
 800459a:	4618      	mov	r0, r3
 800459c:	f003 fe5c 	bl	8008258 <__aeabi_f2d>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	f241 4060 	movw	r0, #5216	; 0x1460
 80045a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80045ac:	f643 1184 	movw	r1, #14724	; 0x3984
 80045b0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80045b4:	f004 fce4 	bl	8008f80 <sprintf>

		if(0 == turnedOnSentTimer)
 80045b8:	f641 1388 	movw	r3, #6536	; 0x1988
 80045bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d120      	bne.n	8004608 <sendMeasurementsToBt+0x498>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 80045c6:	f04f 001e 	mov.w	r0, #30
 80045ca:	f04f 0101 	mov.w	r1, #1
 80045ce:	f244 72d5 	movw	r2, #18389	; 0x47d5
 80045d2:	f6c0 0200 	movt	r2, #2048	; 0x800
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	f001 ff9b 	bl	8006514 <SYSTM001_CreateTimer>
 80045de:	4602      	mov	r2, r0
 80045e0:	f241 435c 	movw	r3, #5212	; 0x145c
 80045e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045e8:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80045ea:	f241 435c 	movw	r3, #5212	; 0x145c
 80045ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f002 f85d 	bl	80066b4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80045fa:	f641 1388 	movw	r3, #6536	; 0x1988
 80045fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004602:	f04f 0201 	mov.w	r2, #1
 8004606:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8004608:	f641 1388 	movw	r3, #6536	; 0x1988
 800460c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2b01      	cmp	r3, #1
 8004614:	f040 80dc 	bne.w	80047d0 <sendMeasurementsToBt+0x660>
		{
			if(TRUE == connectionFailure)
 8004618:	f640 130c 	movw	r3, #2316	; 0x90c
 800461c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b01      	cmp	r3, #1
 8004624:	f040 80d4 	bne.w	80047d0 <sendMeasurementsToBt+0x660>
			{
				connectionFailure = FALSE;
 8004628:	f640 130c 	movw	r3, #2316	; 0x90c
 800462c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8004636:	f241 435c 	movw	r3, #5212	; 0x145c
 800463a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f002 f891 	bl	8006768 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8004646:	f241 435c 	movw	r3, #5212	; 0x145c
 800464a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f002 f8d1 	bl	80067f8 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8004656:	f241 435c 	movw	r3, #5212	; 0x145c
 800465a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800465e:	f04f 0200 	mov.w	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
				cleanArray();
 8004664:	f7fc fbf6 	bl	8000e54 <cleanArray>
 8004668:	e0b2      	b.n	80047d0 <sendMeasurementsToBt+0x660>

			}
		}
	}
	else if(!strcmp(device, "Magnetometer"))
 800466a:	f640 50a4 	movw	r0, #3492	; 0xda4
 800466e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004672:	f643 11a0 	movw	r1, #14752	; 0x39a0
 8004676:	f6c0 0101 	movt	r1, #2049	; 0x801
 800467a:	f004 fd27 	bl	80090cc <strcmp>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	f040 80a5 	bne.w	80047d0 <sendMeasurementsToBt+0x660>
	{
		if(0 == i){
 8004686:	f640 1380 	movw	r3, #2432	; 0x980
 800468a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10d      	bne.n	80046b0 <sendMeasurementsToBt+0x540>
			startMeasurements();
 8004694:	f7fc fd20 	bl	80010d8 <startMeasurements>
			++i;
 8004698:	f640 1380 	movw	r3, #2432	; 0x980
 800469c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f103 0201 	add.w	r2, r3, #1
 80046a6:	f640 1380 	movw	r3, #2432	; 0x980
 80046aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ae:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80046b0:	f04f 0000 	mov.w	r0, #0
 80046b4:	f7fc fd30 	bl	8001118 <readAndSendMeasurements>


		sprintf(xAxisf, "x%.2f", getMagnetXf());
 80046b8:	f7fc fcc6 	bl	8001048 <getMagnetXf>
 80046bc:	4603      	mov	r3, r0
 80046be:	4618      	mov	r0, r3
 80046c0:	f003 fdca 	bl	8008258 <__aeabi_f2d>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	f641 1048 	movw	r0, #6472	; 0x1948
 80046cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80046d0:	f643 1174 	movw	r1, #14708	; 0x3974
 80046d4:	f6c0 0101 	movt	r1, #2049	; 0x801
 80046d8:	f004 fc52 	bl	8008f80 <sprintf>

		sprintf(yAxisf, "y%.2f", getMagnetYf());
 80046dc:	f7fc fccc 	bl	8001078 <getMagnetYf>
 80046e0:	4603      	mov	r3, r0
 80046e2:	4618      	mov	r0, r3
 80046e4:	f003 fdb8 	bl	8008258 <__aeabi_f2d>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	f641 1068 	movw	r0, #6504	; 0x1968
 80046f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80046f4:	f643 117c 	movw	r1, #14716	; 0x397c
 80046f8:	f6c0 0101 	movt	r1, #2049	; 0x801
 80046fc:	f004 fc40 	bl	8008f80 <sprintf>

		sprintf(zAxisf, "z%.2f", getMagnetZf());
 8004700:	f7fc fcd2 	bl	80010a8 <getMagnetZf>
 8004704:	4603      	mov	r3, r0
 8004706:	4618      	mov	r0, r3
 8004708:	f003 fda6 	bl	8008258 <__aeabi_f2d>
 800470c:	4602      	mov	r2, r0
 800470e:	460b      	mov	r3, r1
 8004710:	f241 4060 	movw	r0, #5216	; 0x1460
 8004714:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004718:	f643 1184 	movw	r1, #14724	; 0x3984
 800471c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004720:	f004 fc2e 	bl	8008f80 <sprintf>

		if(0 == turnedOnSentTimer)
 8004724:	f641 1388 	movw	r3, #6536	; 0x1988
 8004728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d120      	bne.n	8004774 <sendMeasurementsToBt+0x604>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8004732:	f04f 001e 	mov.w	r0, #30
 8004736:	f04f 0101 	mov.w	r1, #1
 800473a:	f244 72d5 	movw	r2, #18389	; 0x47d5
 800473e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	f001 fee5 	bl	8006514 <SYSTM001_CreateTimer>
 800474a:	4602      	mov	r2, r0
 800474c:	f241 435c 	movw	r3, #5212	; 0x145c
 8004750:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004754:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8004756:	f241 435c 	movw	r3, #5212	; 0x145c
 800475a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4618      	mov	r0, r3
 8004762:	f001 ffa7 	bl	80066b4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8004766:	f641 1388 	movw	r3, #6536	; 0x1988
 800476a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800476e:	f04f 0201 	mov.w	r2, #1
 8004772:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8004774:	f641 1388 	movw	r3, #6536	; 0x1988
 8004778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d126      	bne.n	80047d0 <sendMeasurementsToBt+0x660>
		{
			if(TRUE == connectionFailure)
 8004782:	f640 130c 	movw	r3, #2316	; 0x90c
 8004786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d11f      	bne.n	80047d0 <sendMeasurementsToBt+0x660>
			{
				connectionFailure = FALSE;
 8004790:	f640 130c 	movw	r3, #2316	; 0x90c
 8004794:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004798:	f04f 0200 	mov.w	r2, #0
 800479c:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 800479e:	f241 435c 	movw	r3, #5212	; 0x145c
 80047a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f001 ffdd 	bl	8006768 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 80047ae:	f241 435c 	movw	r3, #5212	; 0x145c
 80047b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f002 f81d 	bl	80067f8 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 80047be:	f241 435c 	movw	r3, #5212	; 0x145c
 80047c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
				cleanArray();
 80047cc:	f7fc fb42 	bl	8000e54 <cleanArray>

			}
		}
	}
}
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop

080047d4 <sendMsgLSM9DS1>:


void sendMsgLSM9DS1(void *T)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(copied == 1){
 80047dc:	f640 136c 	movw	r3, #2412	; 0x96c
 80047e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d15f      	bne.n	80048aa <sendMsgLSM9DS1+0xd6>
		if(0 == i){/*
 80047ea:	f640 137c 	movw	r3, #2428	; 0x97c
 80047ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d11a      	bne.n	800482e <sendMsgLSM9DS1+0x5a>
			}
			xMs[i] = '\0';*/

			//send(xAxis, strlen((const char*)xAxis));

			send(xAxisf, strlen((const char*)xAxisf));
 80047f8:	f641 1048 	movw	r0, #6472	; 0x1948
 80047fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004800:	f004 fd52 	bl	80092a8 <strlen>
 8004804:	4603      	mov	r3, r0
 8004806:	f641 1048 	movw	r0, #6472	; 0x1948
 800480a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800480e:	4619      	mov	r1, r3
 8004810:	f7fc f9a6 	bl	8000b60 <send>

			//send(xMs, strlen(xMs));

			i++;
 8004814:	f640 137c 	movw	r3, #2428	; 0x97c
 8004818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f103 0201 	add.w	r2, r3, #1
 8004822:	f640 137c 	movw	r3, #2428	; 0x97c
 8004826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	e03d      	b.n	80048aa <sendMsgLSM9DS1+0xd6>
		}
		else if(1 == i)
 800482e:	f640 137c 	movw	r3, #2428	; 0x97c
 8004832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d11a      	bne.n	8004872 <sendMsgLSM9DS1+0x9e>
			}
			yMs[i] = '\0';*/

			//send(yAxis, strlen((const char*)yAxis));

			send(yAxisf, strlen((const char*)yAxisf));
 800483c:	f641 1068 	movw	r0, #6504	; 0x1968
 8004840:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004844:	f004 fd30 	bl	80092a8 <strlen>
 8004848:	4603      	mov	r3, r0
 800484a:	f641 1068 	movw	r0, #6504	; 0x1968
 800484e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004852:	4619      	mov	r1, r3
 8004854:	f7fc f984 	bl	8000b60 <send>
			/*send(yMs,strlen(yMs));*/

			i++;
 8004858:	f640 137c 	movw	r3, #2428	; 0x97c
 800485c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f103 0201 	add.w	r2, r3, #1
 8004866:	f640 137c 	movw	r3, #2428	; 0x97c
 800486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800486e:	601a      	str	r2, [r3, #0]
 8004870:	e01b      	b.n	80048aa <sendMsgLSM9DS1+0xd6>
		}
		else if(2 == i)
 8004872:	f640 137c 	movw	r3, #2428	; 0x97c
 8004876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2b02      	cmp	r3, #2
 800487e:	d114      	bne.n	80048aa <sendMsgLSM9DS1+0xd6>
			}
			zMs[i] = '\0';*/

			//send(zAxis, strlen((const char*)zAxis));

			send(zAxisf, strlen((const char*)zAxisf));
 8004880:	f241 4060 	movw	r0, #5216	; 0x1460
 8004884:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004888:	f004 fd0e 	bl	80092a8 <strlen>
 800488c:	4603      	mov	r3, r0
 800488e:	f241 4060 	movw	r0, #5216	; 0x1460
 8004892:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004896:	4619      	mov	r1, r3
 8004898:	f7fc f962 	bl	8000b60 <send>
			//copied = 0;
			i = 0;
 800489c:	f640 137c 	movw	r3, #2428	; 0x97c
 80048a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048a4:	f04f 0200 	mov.w	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
		}
	}
}
 80048aa:	f107 0708 	add.w	r7, r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop

080048b4 <makeTimer>:
 *      Author: Mateusz
 */
#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	607a      	str	r2, [r7, #4]
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	460b      	mov	r3, r1
 80048c2:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 80048c4:	7afb      	ldrb	r3, [r7, #11]
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	4619      	mov	r1, r3
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	f001 fe21 	bl	8006514 <SYSTM001_CreateTimer>
 80048d2:	4602      	mov	r2, r0
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f001 fee5 	bl	80066b4 <SYSTM001_StartTimer>
 80048ea:	4602      	mov	r2, r0
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	601a      	str	r2, [r3, #0]
	}
}
 80048f0:	f107 0710 	add.w	r7, r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d014      	beq.n	8004934 <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f001 ff2a 	bl	8006768 <SYSTM001_StopTimer>
 8004914:	4602      	mov	r2, r0
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d108      	bne.n	8004934 <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f001 ff66 	bl	80067f8 <SYSTM001_DeleteTimer>
			*timerID = 0;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	601a      	str	r2, [r3, #0]
		}
	}
}
 8004934:	f107 0708 	add.w	r7, r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800493c:	e7fe      	b.n	800493c <NMI_Handler>

0800493e <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 800493e:	e7fe      	b.n	800493e <HardFault_Handler>

08004940 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8004940:	e7fe      	b.n	8004940 <MemManage_Handler>

08004942 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8004942:	e7fe      	b.n	8004942 <BusFault_Handler>

08004944 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8004944:	e7fe      	b.n	8004944 <UsageFault_Handler>

08004946 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8004946:	e7fe      	b.n	8004946 <SVC_Handler>

08004948 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8004948:	e7fe      	b.n	8004948 <DebugMon_Handler>

0800494a <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 800494a:	e7fe      	b.n	800494a <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800494c:	e7fe      	b.n	800494c <PendSV_Handler+0x2>

0800494e <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800494e:	e7fe      	b.n	800494e <SCU_0_IRQHandler>

08004950 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8004950:	e7fe      	b.n	8004950 <ERU0_0_IRQHandler>

08004952 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8004952:	e7fe      	b.n	8004952 <ERU0_1_IRQHandler>

08004954 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8004954:	e7fe      	b.n	8004954 <ERU0_2_IRQHandler>

08004956 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8004956:	e7fe      	b.n	8004956 <ERU0_3_IRQHandler>

08004958 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8004958:	e7fe      	b.n	8004958 <ERU1_0_IRQHandler>

0800495a <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 800495a:	e7fe      	b.n	800495a <ERU1_1_IRQHandler>

0800495c <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800495c:	e7fe      	b.n	800495c <ERU1_2_IRQHandler>

0800495e <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800495e:	e7fe      	b.n	800495e <ERU1_3_IRQHandler>

08004960 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8004960:	e7fe      	b.n	8004960 <PMU0_0_IRQHandler>

08004962 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8004962:	e7fe      	b.n	8004962 <VADC0_C0_0_IRQHandler>

08004964 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8004964:	e7fe      	b.n	8004964 <VADC0_C0_1_IRQHandler>

08004966 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8004966:	e7fe      	b.n	8004966 <VADC0_C0_2_IRQHandler>

08004968 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8004968:	e7fe      	b.n	8004968 <VADC0_C0_3_IRQHandler>

0800496a <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 800496a:	e7fe      	b.n	800496a <VADC0_G0_0_IRQHandler>

0800496c <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800496c:	e7fe      	b.n	800496c <VADC0_G0_1_IRQHandler>

0800496e <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800496e:	e7fe      	b.n	800496e <VADC0_G0_2_IRQHandler>

08004970 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8004970:	e7fe      	b.n	8004970 <VADC0_G0_3_IRQHandler>

08004972 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8004972:	e7fe      	b.n	8004972 <VADC0_G1_0_IRQHandler>

08004974 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8004974:	e7fe      	b.n	8004974 <VADC0_G1_1_IRQHandler>

08004976 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8004976:	e7fe      	b.n	8004976 <VADC0_G1_2_IRQHandler>

08004978 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8004978:	e7fe      	b.n	8004978 <VADC0_G1_3_IRQHandler>

0800497a <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800497a:	e7fe      	b.n	800497a <VADC0_G2_0_IRQHandler>

0800497c <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 800497c:	e7fe      	b.n	800497c <VADC0_G2_1_IRQHandler>

0800497e <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800497e:	e7fe      	b.n	800497e <VADC0_G2_2_IRQHandler>

08004980 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8004980:	e7fe      	b.n	8004980 <VADC0_G2_3_IRQHandler>

08004982 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8004982:	e7fe      	b.n	8004982 <VADC0_G3_0_IRQHandler>

08004984 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8004984:	e7fe      	b.n	8004984 <VADC0_G3_1_IRQHandler>

08004986 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8004986:	e7fe      	b.n	8004986 <VADC0_G3_2_IRQHandler>

08004988 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8004988:	e7fe      	b.n	8004988 <VADC0_G3_3_IRQHandler>

0800498a <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800498a:	e7fe      	b.n	800498a <DSD0_0_IRQHandler>

0800498c <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 800498c:	e7fe      	b.n	800498c <DSD0_1_IRQHandler>

0800498e <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800498e:	e7fe      	b.n	800498e <DSD0_2_IRQHandler>

08004990 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8004990:	e7fe      	b.n	8004990 <DSD0_3_IRQHandler>

08004992 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8004992:	e7fe      	b.n	8004992 <DSD0_4_IRQHandler>

08004994 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8004994:	e7fe      	b.n	8004994 <DSD0_5_IRQHandler>

08004996 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8004996:	e7fe      	b.n	8004996 <DSD0_6_IRQHandler>

08004998 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8004998:	e7fe      	b.n	8004998 <DSD0_7_IRQHandler>

0800499a <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800499a:	e7fe      	b.n	800499a <DAC0_0_IRQHandler>

0800499c <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 800499c:	e7fe      	b.n	800499c <DAC0_1_IRQHandler>

0800499e <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800499e:	e7fe      	b.n	800499e <CCU40_0_IRQHandler>

080049a0 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80049a0:	e7fe      	b.n	80049a0 <CCU40_1_IRQHandler>

080049a2 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80049a2:	e7fe      	b.n	80049a2 <CCU40_2_IRQHandler>

080049a4 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80049a4:	e7fe      	b.n	80049a4 <CCU40_3_IRQHandler>

080049a6 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80049a6:	e7fe      	b.n	80049a6 <CCU41_0_IRQHandler>

080049a8 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 80049a8:	e7fe      	b.n	80049a8 <CCU41_1_IRQHandler>

080049aa <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 80049aa:	e7fe      	b.n	80049aa <CCU41_2_IRQHandler>

080049ac <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 80049ac:	e7fe      	b.n	80049ac <CCU41_3_IRQHandler>

080049ae <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 80049ae:	e7fe      	b.n	80049ae <CCU42_0_IRQHandler>

080049b0 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 80049b0:	e7fe      	b.n	80049b0 <CCU42_1_IRQHandler>

080049b2 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 80049b2:	e7fe      	b.n	80049b2 <CCU42_2_IRQHandler>

080049b4 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 80049b4:	e7fe      	b.n	80049b4 <CCU42_3_IRQHandler>

080049b6 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 80049b6:	e7fe      	b.n	80049b6 <CCU43_0_IRQHandler>

080049b8 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 80049b8:	e7fe      	b.n	80049b8 <CCU43_1_IRQHandler>

080049ba <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80049ba:	e7fe      	b.n	80049ba <CCU43_2_IRQHandler>

080049bc <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80049bc:	e7fe      	b.n	80049bc <CCU43_3_IRQHandler>

080049be <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80049be:	e7fe      	b.n	80049be <CCU80_0_IRQHandler>

080049c0 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80049c0:	e7fe      	b.n	80049c0 <CCU80_1_IRQHandler>

080049c2 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80049c2:	e7fe      	b.n	80049c2 <CCU80_2_IRQHandler>

080049c4 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80049c4:	e7fe      	b.n	80049c4 <CCU80_3_IRQHandler>

080049c6 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80049c6:	e7fe      	b.n	80049c6 <CCU81_0_IRQHandler>

080049c8 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80049c8:	e7fe      	b.n	80049c8 <CCU81_1_IRQHandler>

080049ca <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80049ca:	e7fe      	b.n	80049ca <CCU81_2_IRQHandler>

080049cc <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 80049cc:	e7fe      	b.n	80049cc <CCU81_3_IRQHandler>

080049ce <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 80049ce:	e7fe      	b.n	80049ce <POSIF0_0_IRQHandler>

080049d0 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80049d0:	e7fe      	b.n	80049d0 <POSIF0_1_IRQHandler>

080049d2 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 80049d2:	e7fe      	b.n	80049d2 <POSIF1_0_IRQHandler>

080049d4 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 80049d4:	e7fe      	b.n	80049d4 <POSIF1_1_IRQHandler>

080049d6 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 80049d6:	e7fe      	b.n	80049d6 <CAN0_0_IRQHandler>

080049d8 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 80049d8:	e7fe      	b.n	80049d8 <CAN0_1_IRQHandler>

080049da <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 80049da:	e7fe      	b.n	80049da <CAN0_2_IRQHandler>

080049dc <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 80049dc:	e7fe      	b.n	80049dc <CAN0_3_IRQHandler>

080049de <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80049de:	e7fe      	b.n	80049de <CAN0_4_IRQHandler>

080049e0 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80049e0:	e7fe      	b.n	80049e0 <CAN0_5_IRQHandler>

080049e2 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80049e2:	e7fe      	b.n	80049e2 <CAN0_6_IRQHandler>

080049e4 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80049e4:	e7fe      	b.n	80049e4 <CAN0_7_IRQHandler>

080049e6 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80049e6:	e7fe      	b.n	80049e6 <USIC0_0_IRQHandler>

080049e8 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80049e8:	e7fe      	b.n	80049e8 <USIC0_1_IRQHandler>

080049ea <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80049ea:	e7fe      	b.n	80049ea <USIC0_2_IRQHandler>

080049ec <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80049ec:	e7fe      	b.n	80049ec <USIC0_3_IRQHandler>

080049ee <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80049ee:	e7fe      	b.n	80049ee <USIC0_4_IRQHandler>

080049f0 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80049f0:	e7fe      	b.n	80049f0 <USIC0_5_IRQHandler>

080049f2 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 80049f2:	e7fe      	b.n	80049f2 <USIC1_0_IRQHandler>

080049f4 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 80049f4:	e7fe      	b.n	80049f4 <USIC1_1_IRQHandler>

080049f6 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 80049f6:	e7fe      	b.n	80049f6 <USIC1_2_IRQHandler>

080049f8 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 80049f8:	e7fe      	b.n	80049f8 <USIC1_3_IRQHandler>

080049fa <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 80049fa:	e7fe      	b.n	80049fa <USIC1_4_IRQHandler>

080049fc <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 80049fc:	e7fe      	b.n	80049fc <USIC1_5_IRQHandler>

080049fe <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 80049fe:	e7fe      	b.n	80049fe <USIC2_0_IRQHandler>

08004a00 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8004a00:	e7fe      	b.n	8004a00 <USIC2_1_IRQHandler>

08004a02 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8004a02:	e7fe      	b.n	8004a02 <USIC2_2_IRQHandler>

08004a04 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8004a04:	e7fe      	b.n	8004a04 <USIC2_3_IRQHandler>

08004a06 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8004a06:	e7fe      	b.n	8004a06 <USIC2_4_IRQHandler>

08004a08 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8004a08:	e7fe      	b.n	8004a08 <USIC2_5_IRQHandler>

08004a0a <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8004a0a:	e7fe      	b.n	8004a0a <LEDTS0_0_IRQHandler>

08004a0c <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8004a0c:	e7fe      	b.n	8004a0c <FCE0_0_IRQHandler>

08004a0e <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8004a0e:	e7fe      	b.n	8004a0e <GPDMA0_0_IRQHandler>

08004a10 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8004a10:	e7fe      	b.n	8004a10 <SDMMC0_0_IRQHandler>

08004a12 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8004a12:	e7fe      	b.n	8004a12 <USB0_0_IRQHandler>

08004a14 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8004a14:	e7fe      	b.n	8004a14 <ETH0_0_IRQHandler>

08004a16 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8004a16:	e7fe      	b.n	8004a16 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8004a18:	f04f 0001 	mov.w	r0, #1
    BX LR
 8004a1c:	4770      	bx	lr
	...

08004a20 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8004a26:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004a2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a2e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8004a32:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004a36:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004a3a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8004a42:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004a46:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a4a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8004a4e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004a52:	6952      	ldr	r2, [r2, #20]
 8004a54:	f022 0208 	bic.w	r2, r2, #8
 8004a58:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8004a5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004a62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004a66:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004a6a:	6852      	ldr	r2, [r2, #4]
 8004a6c:	f022 0201 	bic.w	r2, r2, #1
 8004a70:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8004a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a76:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8004a7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a7e:	f103 0314 	add.w	r3, r3, #20
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f023 030f 	bic.w	r3, r3, #15
 8004a8c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f043 0303 	orr.w	r3, r3, #3
 8004a94:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8004a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a9a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004aa4:	f103 0314 	add.w	r3, r3, #20
 8004aa8:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8004aaa:	f000 f8ab 	bl	8004c04 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8004aae:	f000 f805 	bl	8004abc <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8004ab2:	f107 0708 	add.w	r7, r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop

08004abc <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8004ac2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004ac6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad0:	f040 8089 	bne.w	8004be6 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8004ad4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ad8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 8088 	beq.w	8004bf8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8004ae8:	f244 7310 	movw	r3, #18192	; 0x4710
 8004aec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004af6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8004afa:	f103 0301 	add.w	r3, r3, #1
 8004afe:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8004b00:	f244 7310 	movw	r3, #18192	; 0x4710
 8004b04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8004b0e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004b12:	f103 0301 	add.w	r3, r3, #1
 8004b16:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8004b18:	f244 7310 	movw	r3, #18192	; 0x4710
 8004b1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004b26:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004b2a:	f103 0301 	add.w	r3, r3, #1
 8004b2e:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8004b30:	f244 7310 	movw	r3, #18192	; 0x4710
 8004b34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d028      	beq.n	8004b94 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8004b42:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8004b46:	f2c0 136e 	movt	r3, #366	; 0x16e
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b60:	f240 032c 	movw	r3, #44	; 0x2c
 8004b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b68:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8004b6a:	f240 032c 	movw	r3, #44	; 0x2c
 8004b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004b78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	f103 0301 	add.w	r3, r3, #1
 8004b84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b88:	f240 032c 	movw	r3, #44	; 0x2c
 8004b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	e031      	b.n	8004bf8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8004b94:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8004b98:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ba2:	68ba      	ldr	r2, [r7, #8]
 8004ba4:	fb02 f303 	mul.w	r3, r2, r3
 8004ba8:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bb2:	f240 032c 	movw	r3, #44	; 0x2c
 8004bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bba:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8004bbc:	f240 032c 	movw	r3, #44	; 0x2c
 8004bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004bca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	f103 0301 	add.w	r3, r3, #1
 8004bd6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bda:	f240 032c 	movw	r3, #44	; 0x2c
 8004bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	e008      	b.n	8004bf8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8004be6:	f240 032c 	movw	r3, #44	; 0x2c
 8004bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bee:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8004bf2:	f2c0 126e 	movt	r2, #366	; 0x16e
 8004bf6:	601a      	str	r2, [r3, #0]
}


}
 8004bf8:	f107 0714 	add.w	r7, r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bc80      	pop	{r7}
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop

08004c04 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8004c0a:	f003 f9b9 	bl	8007f80 <AllowPLLInitByStartup>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 8255 	beq.w	80050c0 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8004c16:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c1e:	685a      	ldr	r2, [r3, #4]
 8004c20:	f04f 0302 	mov.w	r3, #2
 8004c24:	f2c0 0301 	movt	r3, #1
 8004c28:	4013      	ands	r3, r2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8004c2e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c36:	f244 7210 	movw	r2, #18192	; 0x4710
 8004c3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004c3e:	6852      	ldr	r2, [r2, #4]
 8004c40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c44:	f022 0202 	bic.w	r2, r2, #2
 8004c48:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8004c4a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004c4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d072      	beq.n	8004d42 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8004c5c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004c60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c64:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004c68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004c6c:	6852      	ldr	r2, [r2, #4]
 8004c6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004c72:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8004c74:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004c78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c7c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004c80:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004c84:	6852      	ldr	r2, [r2, #4]
 8004c86:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004c8a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8004c8c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004c90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004c94:	f244 7210 	movw	r2, #18192	; 0x4710
 8004c98:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004c9c:	68d2      	ldr	r2, [r2, #12]
 8004c9e:	f022 0201 	bic.w	r2, r2, #1
 8004ca2:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8004ca4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ca8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004cac:	f244 7210 	movw	r2, #18192	; 0x4710
 8004cb0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004cb4:	6852      	ldr	r2, [r2, #4]
 8004cb6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004cba:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004cbc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004cc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004cc4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004cc8:	f2c0 024c 	movt	r2, #76	; 0x4c
 8004ccc:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004cce:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cdc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004ce0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ce4:	f04f 0205 	mov.w	r2, #5
 8004ce8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8004cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8004cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004cf8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004cfc:	d008      	beq.n	8004d10 <SystemClockSetup+0x10c>
 8004cfe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004d02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d8ec      	bhi.n	8004cea <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004d10:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004d14:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004d18:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004d1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004d20:	6812      	ldr	r2, [r2, #0]
 8004d22:	f022 0201 	bic.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8004d28:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004d36:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004d3a:	d002      	beq.n	8004d42 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	e1c0      	b.n	80050c4 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8004d42:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f040 81b5 	bne.w	80050c0 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8004d56:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004d5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00b      	beq.n	8004d80 <SystemClockSetup+0x17c>
 8004d68:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004d6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d70:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004d74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004d78:	68d2      	ldr	r2, [r2, #12]
 8004d7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004d7e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004d80:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004d84:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004d88:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8004d90:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8004d94:	fba3 1302 	umull	r1, r3, r3, r2
 8004d98:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004d9c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004da0:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004da2:	f244 7310 	movw	r3, #18192	; 0x4710
 8004da6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004daa:	f244 7210 	movw	r2, #18192	; 0x4710
 8004dae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004db2:	6852      	ldr	r2, [r2, #4]
 8004db4:	f042 0201 	orr.w	r2, r2, #1
 8004db8:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8004dba:	f244 7310 	movw	r3, #18192	; 0x4710
 8004dbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004dc2:	f244 7210 	movw	r2, #18192	; 0x4710
 8004dc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dca:	6852      	ldr	r2, [r2, #4]
 8004dcc:	f042 0210 	orr.w	r2, r2, #16
 8004dd0:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004dd2:	f244 7210 	movw	r2, #18192	; 0x4710
 8004dd6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004de0:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004de4:	f2c0 1300 	movt	r3, #256	; 0x100
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004dec:	f244 7310 	movw	r3, #18192	; 0x4710
 8004df0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004df4:	f244 7210 	movw	r2, #18192	; 0x4710
 8004df8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dfc:	6852      	ldr	r2, [r2, #4]
 8004dfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e02:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8004e04:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e0c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004e10:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e14:	6852      	ldr	r2, [r2, #4]
 8004e16:	f022 0210 	bic.w	r2, r2, #16
 8004e1a:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8004e1c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e24:	f244 7210 	movw	r2, #18192	; 0x4710
 8004e28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e2c:	6852      	ldr	r2, [r2, #4]
 8004e2e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004e32:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004e34:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e38:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e3c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004e40:	f2c0 024c 	movt	r2, #76	; 0x4c
 8004e44:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004e46:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e54:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e58:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e5c:	f04f 0205 	mov.w	r2, #5
 8004e60:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8004e62:	bf00      	nop
 8004e64:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0304 	and.w	r3, r3, #4
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d108      	bne.n	8004e88 <SystemClockSetup+0x284>
 8004e76:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d8ed      	bhi.n	8004e64 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004e88:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004e8c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004e90:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004e94:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004e98:	6812      	ldr	r2, [r2, #0]
 8004e9a:	f022 0201 	bic.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8004ea0:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ea4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d04e      	beq.n	8004f50 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004eb2:	f244 7310 	movw	r3, #18192	; 0x4710
 8004eb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004eba:	f244 7210 	movw	r2, #18192	; 0x4710
 8004ebe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ec2:	6852      	ldr	r2, [r2, #4]
 8004ec4:	f022 0201 	bic.w	r2, r2, #1
 8004ec8:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8004eca:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004ece:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8004ed8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ee0:	f04f 0200 	mov.w	r2, #0
 8004ee4:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8004ee6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004eea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004eee:	f04f 0200 	mov.w	r2, #0
 8004ef2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8004ef4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004ef8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004efc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004f00:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f04:	68d2      	ldr	r2, [r2, #12]
 8004f06:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004f0a:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004f0c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f14:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f18:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f1c:	6852      	ldr	r2, [r2, #4]
 8004f1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f22:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004f24:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f28:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f2c:	f240 5245 	movw	r2, #1349	; 0x545
 8004f30:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004f32:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f36:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f40:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f44:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f48:	f04f 0205 	mov.w	r2, #5
 8004f4c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8004f4e:	e002      	b.n	8004f56 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	e0b6      	b.n	80050c4 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8004f56:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b63      	cmp	r3, #99	; 0x63
 8004f62:	d8f8      	bhi.n	8004f56 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004f64:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004f68:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004f6c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004f70:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004f74:	6812      	ldr	r2, [r2, #0]
 8004f76:	f022 0201 	bic.w	r2, r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004f7c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004f80:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004f84:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8004f8c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8004f90:	f2c0 131e 	movt	r3, #286	; 0x11e
 8004f94:	fba3 1302 	umull	r1, r3, r3, r2
 8004f98:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8004f9c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fa0:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004fa2:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fa6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004fb0:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004fb4:	f2c0 1300 	movt	r3, #256	; 0x100
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004fbc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fc4:	f640 421b 	movw	r2, #3099	; 0xc1b
 8004fc8:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004fca:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fd2:	f04f 0200 	mov.w	r2, #0
 8004fd6:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004fd8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fdc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004fe0:	f04f 0205 	mov.w	r2, #5
 8004fe4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8004fe6:	bf00      	nop
 8004fe8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004fec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b63      	cmp	r3, #99	; 0x63
 8004ff4:	d8f8      	bhi.n	8004fe8 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004ff6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004ffa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ffe:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005002:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	f022 0201 	bic.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800500e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005012:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8005016:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800501e:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8005022:	f2c0 03be 	movt	r3, #190	; 0xbe
 8005026:	fba3 1302 	umull	r1, r3, r3, r2
 800502a:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800502e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005032:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8005034:	f244 7210 	movw	r2, #18192	; 0x4710
 8005038:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8005042:	f644 7301 	movw	r3, #20225	; 0x4f01
 8005046:	f2c0 1300 	movt	r3, #256	; 0x100
 800504a:	430b      	orrs	r3, r1
 800504c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800504e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005052:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005056:	f241 3223 	movw	r2, #4899	; 0x1323
 800505a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800505c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005060:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800506a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800506e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005072:	f04f 0205 	mov.w	r2, #5
 8005076:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8005078:	bf00      	nop
 800507a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800507e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b63      	cmp	r3, #99	; 0x63
 8005086:	d8f8      	bhi.n	800507a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005088:	f24e 0310 	movw	r3, #57360	; 0xe010
 800508c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005090:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005094:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005098:	6812      	ldr	r2, [r2, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80050a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80050a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050a8:	f644 7201 	movw	r2, #20225	; 0x4f01
 80050ac:	f2c0 1203 	movt	r2, #259	; 0x103
 80050b0:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80050b2:	f244 1360 	movw	r3, #16736	; 0x4160
 80050b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050ba:	f04f 0205 	mov.w	r2, #5
 80050be:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80050c0:	f04f 0301 	mov.w	r3, #1

}
 80050c4:	4618      	mov	r0, r3
 80050c6:	f107 0708 	add.w	r7, r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop

080050d0 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80050dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	f107 0714 	add.w	r7, r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bc80      	pop	{r7}
 80050ea:	4770      	bx	lr

080050ec <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80050f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	f107 0714 	add.w	r7, r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr

08005108 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8005114:	f04f 0300 	mov.w	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	f107 0714 	add.w	r7, r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 return -1;
 8005130:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005134:	4618      	mov	r0, r3
 8005136:	f107 0714 	add.w	r7, r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr

08005140 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8005140:	b480      	push	{r7}
 8005142:	af00      	add	r7, sp, #0
 return -1;
 8005144:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005148:	4618      	mov	r0, r3
 800514a:	46bd      	mov	sp, r7
 800514c:	bc80      	pop	{r7}
 800514e:	4770      	bx	lr

08005150 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <_fstat+0x16>
  return -1;
 8005160:	f04f 33ff 	mov.w	r3, #4294967295
 8005164:	e001      	b.n	800516a <_fstat+0x1a>
 else
  return -2;
 8005166:	f06f 0301 	mvn.w	r3, #1
}
 800516a:	4618      	mov	r0, r3
 800516c:	f107 070c 	add.w	r7, r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	bc80      	pop	{r7}
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop

08005178 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
 if (old == new)
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	429a      	cmp	r2, r3
 8005188:	d102      	bne.n	8005190 <_link+0x18>
  return -1;
 800518a:	f04f 33ff 	mov.w	r3, #4294967295
 800518e:	e001      	b.n	8005194 <_link+0x1c>
 else
  return -2;
 8005190:	f06f 0301 	mvn.w	r3, #1
}
 8005194:	4618      	mov	r0, r3
 8005196:	f107 070c 	add.w	r7, r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr

080051a0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 return -1;
 80051a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	f107 070c 	add.w	r7, r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr

080051b8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80051c0:	f24e 2364 	movw	r3, #57956	; 0xe264
 80051c4:	f2c0 0300 	movt	r3, #0
 80051c8:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80051ca:	f640 1388 	movw	r3, #2440	; 0x988
 80051ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d114      	bne.n	8005202 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80051d8:	f640 1388 	movw	r3, #2440	; 0x988
 80051dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051e0:	f641 529c 	movw	r2, #7580	; 0x1d9c
 80051e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80051e8:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80051ea:	f640 1388 	movw	r3, #2440	; 0x988
 80051ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	18d2      	adds	r2, r2, r3
 80051f8:	f640 138c 	movw	r3, #2444	; 0x98c
 80051fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005200:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8005202:	f640 1388 	movw	r3, #2440	; 0x988
 8005206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800520e:	f640 1388 	movw	r3, #2440	; 0x988
 8005212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	461a      	mov	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	18d3      	adds	r3, r2, r3
 800521e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8005222:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8005226:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8005228:	f640 138c 	movw	r3, #2444	; 0x98c
 800522c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	429a      	cmp	r2, r3
 8005236:	d302      	bcc.n	800523e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	e006      	b.n	800524c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800523e:	f640 1388 	movw	r3, #2440	; 0x988
 8005242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800524a:	693b      	ldr	r3, [r7, #16]
 }
}
 800524c:	4618      	mov	r0, r3
 800524e:	f107 071c 	add.w	r7, r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	bc80      	pop	{r7}
 8005256:	4770      	bx	lr

08005258 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 return -1;
 8005260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005264:	4618      	mov	r0, r3
 8005266:	f107 070c 	add.w	r7, r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr

08005270 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 return -1;
 8005278:	f04f 33ff 	mov.w	r3, #4294967295
}
 800527c:	4618      	mov	r0, r3
 800527e:	f107 070c 	add.w	r7, r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr

08005288 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8005292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005296:	4618      	mov	r0, r3
 8005298:	f107 070c 	add.w	r7, r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop

080052a4 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
 return -1;
 80052a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr

080052b4 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
 return -1;
 80052b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80052bc:	4618      	mov	r0, r3
 80052be:	46bd      	mov	sp, r7
 80052c0:	bc80      	pop	{r7}
 80052c2:	4770      	bx	lr

080052c4 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80052cc:	e7fe      	b.n	80052cc <_exit+0x8>
 80052ce:	bf00      	nop

080052d0 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80052d0:	b480      	push	{r7}
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bc80      	pop	{r7}
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop

080052dc <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80052e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	f107 070c 	add.w	r7, r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr

080052f4 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f023 0202 	bic.w	r2, r3, #2
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	f043 0203 	orr.w	r2, r3, #3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8005332:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8005336:	431a      	orrs	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005346:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800534a:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005352:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8005356:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800535a:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005360:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8005364:	f04f 0300 	mov.w	r3, #0
 8005368:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800536c:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 800536e:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8005370:	431a      	orrs	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	8b9b      	ldrh	r3, [r3, #28]
 800538a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800538e:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	8b9b      	ldrh	r3, [r3, #28]
 8005396:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800539a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 800539e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053aa:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	7d5b      	ldrb	r3, [r3, #21]
 80053ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80053be:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80053ca:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 80053ce:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f043 0201 	orr.w	r2, r3, #1
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d005      	beq.n	80053f0 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e8:	f043 0220 	orr.w	r2, r3, #32
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d005      	beq.n	8005406 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005414:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	7f9b      	ldrb	r3, [r3, #30]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00e      	beq.n	8005442 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005430:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8005434:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8005438:	431a      	orrs	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8005440:	e005      	b.n	800544e <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005446:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	7fdb      	ldrb	r3, [r3, #31]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00f      	beq.n	8005476 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005462:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8005466:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800546a:	4313      	orrs	r3, r2
 800546c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	7d9b      	ldrb	r3, [r3, #22]
 800547e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005482:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8005486:	4313      	orrs	r3, r2
 8005488:	f043 0202 	orr.w	r2, r3, #2
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8005490:	f107 0714 	add.w	r7, r7, #20
 8005494:	46bd      	mov	sp, r7
 8005496:	bc80      	pop	{r7}
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop

0800549c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6852      	ldr	r2, [r2, #4]
 80054ac:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80054b2:	f04f 0001 	mov.w	r0, #1
 80054b6:	fa00 f202 	lsl.w	r2, r0, r2
 80054ba:	430a      	orrs	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	7a1b      	ldrb	r3, [r3, #8]
 80054c2:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2b03      	cmp	r3, #3
 80054c8:	d810      	bhi.n	80054ec <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6852      	ldr	r2, [r2, #4]
 80054d2:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80054da:	f102 0203 	add.w	r2, r2, #3
 80054de:	f04f 0018 	mov.w	r0, #24
 80054e2:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80054e6:	430a      	orrs	r2, r1
 80054e8:	611a      	str	r2, [r3, #16]
 80054ea:	e04f      	b.n	800558c <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d917      	bls.n	8005522 <UART001_lConfigTXPin+0x86>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b07      	cmp	r3, #7
 80054f6:	d814      	bhi.n	8005522 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f1a3 0304 	sub.w	r3, r3, #4
 80054fe:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6852      	ldr	r2, [r2, #4]
 8005508:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8005510:	f102 0203 	add.w	r2, r2, #3
 8005514:	f04f 0018 	mov.w	r0, #24
 8005518:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800551c:	430a      	orrs	r2, r1
 800551e:	615a      	str	r2, [r3, #20]
 8005520:	e034      	b.n	800558c <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2b07      	cmp	r3, #7
 8005526:	d917      	bls.n	8005558 <UART001_lConfigTXPin+0xbc>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2b0b      	cmp	r3, #11
 800552c:	d814      	bhi.n	8005558 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f1a3 0308 	sub.w	r3, r3, #8
 8005534:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	6852      	ldr	r2, [r2, #4]
 800553e:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8005546:	f102 0203 	add.w	r2, r2, #3
 800554a:	f04f 0018 	mov.w	r0, #24
 800554e:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8005552:	430a      	orrs	r2, r1
 8005554:	619a      	str	r2, [r3, #24]
 8005556:	e019      	b.n	800558c <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b0b      	cmp	r3, #11
 800555c:	d916      	bls.n	800558c <UART001_lConfigTXPin+0xf0>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b0f      	cmp	r3, #15
 8005562:	d813      	bhi.n	800558c <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f1a3 030c 	sub.w	r3, r3, #12
 800556a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6852      	ldr	r2, [r2, #4]
 8005574:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800557c:	f102 0203 	add.w	r2, r2, #3
 8005580:	f04f 0018 	mov.w	r0, #24
 8005584:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8005588:	430a      	orrs	r2, r1
 800558a:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800558c:	f107 0714 	add.w	r7, r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	bc80      	pop	{r7}
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop

08005598 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80055a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80055a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ac:	d506      	bpl.n	80055bc <UART001_labsRealType+0x24>
		return_value = -Number;
 80055ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80055b2:	eef1 7a67 	vneg.f32	s15, s15
 80055b6:	edc7 7a03 	vstr	s15, [r7, #12]
 80055ba:	e001      	b.n	80055c0 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 80055c0:	68fb      	ldr	r3, [r7, #12]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	f107 0714 	add.w	r7, r7, #20
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bc80      	pop	{r7}
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop

080055d0 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	ed2d 8b02 	vpush	{d8}
 80055d6:	b0ae      	sub	sp, #184	; 0xb8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 80055e0:	f04f 0300 	mov.w	r3, #0
 80055e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80055fe:	f04f 0300 	mov.w	r3, #0
 8005602:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8005606:	f04f 0300 	mov.w	r3, #0
 800560a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 800560c:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8005610:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8005614:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8005618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800561c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8005620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005624:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005628:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 800562c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8005630:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8005634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800563c:	dd12      	ble.n	8005664 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800563e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005642:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8005646:	f04f 0301 	mov.w	r3, #1
 800564a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800564e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005652:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8005654:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005658:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800565c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800565e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005662:	e007      	b.n	8005674 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800566c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005670:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8005674:	f04f 0300 	mov.w	r3, #0
 8005678:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800567c:	f04f 0300 	mov.w	r3, #0
 8005680:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8005684:	f04f 0300 	mov.w	r3, #0
 8005688:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800568c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005690:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8005692:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005696:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8005698:	f04f 0301 	mov.w	r3, #1
 800569c:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800569e:	f04f 0300 	mov.w	r3, #0
 80056a2:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80056a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056a8:	f103 0301 	add.w	r3, r3, #1
 80056ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80056b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056b4:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80056b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 80056be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 80056ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80056d2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80056d6:	18cb      	adds	r3, r1, r3
 80056d8:	f853 2c58 	ldr.w	r2, [r3, #-88]
 80056dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80056e4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80056e8:	18cb      	adds	r3, r1, r3
 80056ea:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 80056ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80056f6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80056fa:	18d3      	adds	r3, r2, r3
 80056fc:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8005700:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005704:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005708:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800570c:	18cb      	adds	r3, r1, r3
 800570e:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8005712:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005716:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800571a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800571e:	18d3      	adds	r3, r2, r3
 8005720:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8005724:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005728:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800572c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005730:	18cb      	adds	r3, r1, r3
 8005732:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005736:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 800573a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800573e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005742:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005746:	18cb      	adds	r3, r1, r3
 8005748:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 800574c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005750:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005754:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005758:	18d3      	adds	r3, r2, r3
 800575a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800575e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005762:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005766:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800576a:	18cb      	adds	r3, r1, r3
 800576c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005770:	fbb2 f1f3 	udiv	r1, r2, r3
 8005774:	fb03 f301 	mul.w	r3, r3, r1
 8005778:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800577a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800577e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005782:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005786:	18cb      	adds	r3, r1, r3
 8005788:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 800578c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005790:	2b01      	cmp	r3, #1
 8005792:	d105      	bne.n	80057a0 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8005798:	f04f 0301 	mov.w	r3, #1
 800579c:	627b      	str	r3, [r7, #36]	; 0x24
 800579e:	e04b      	b.n	8005838 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80057a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057a8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80057ac:	18d3      	adds	r3, r2, r3
 80057ae:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80057b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057ba:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80057be:	18cb      	adds	r3, r1, r3
 80057c0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80057c4:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 80057c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057ce:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80057d2:	18cb      	adds	r3, r1, r3
 80057d4:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80057d8:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 80057da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057e2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80057e6:	18cb      	adds	r3, r1, r3
 80057e8:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80057ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057f4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80057f8:	18d3      	adds	r3, r2, r3
 80057fa:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80057fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005802:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005806:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800580a:	18cb      	adds	r3, r1, r3
 800580c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005810:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8005814:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005816:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800581a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800581e:	18cb      	adds	r3, r1, r3
 8005820:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8005824:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8005826:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800582a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800582e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005832:	18cb      	adds	r3, r1, r3
 8005834:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8005838:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800583c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005840:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005844:	18d3      	adds	r3, r2, r3
 8005846:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800584a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800584e:	429a      	cmp	r2, r3
 8005850:	f240 80df 	bls.w	8005a12 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8005854:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005858:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800585c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005860:	18cb      	adds	r3, r1, r3
 8005862:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8005866:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800586a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800586e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005872:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005876:	18d3      	adds	r3, r2, r3
 8005878:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800587c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8005880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005882:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005886:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800588a:	18cb      	adds	r3, r1, r3
 800588c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005890:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8005894:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8005896:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800589a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800589e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80058a2:	18cb      	adds	r3, r1, r3
 80058a4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 80058a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ac:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80058ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80058b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058ba:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80058be:	18d3      	adds	r3, r2, r3
 80058c0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80058c4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80058c6:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 80058ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058ce:	f1a3 0302 	sub.w	r3, r3, #2
 80058d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058d6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80058da:	18cb      	adds	r3, r1, r3
 80058dc:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80058e0:	18d3      	adds	r3, r2, r3
 80058e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80058e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80058ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058f2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80058f6:	18d3      	adds	r3, r2, r3
 80058f8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80058fc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80058fe:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8005902:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005904:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005908:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800590c:	18cb      	adds	r3, r1, r3
 800590e:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8005912:	18d3      	adds	r3, r2, r3
 8005914:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8005918:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800591c:	2b00      	cmp	r3, #0
 800591e:	d013      	beq.n	8005948 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8005920:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005924:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8005926:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800592a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 800592e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005930:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8005934:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005938:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 800593a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800593e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8005942:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005944:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8005948:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <UART001_lConfigureBaudRate+0x388>
 8005950:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d108      	bne.n	800596a <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8005958:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800595c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8005960:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005964:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005968:	e04e      	b.n	8005a08 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800596a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <UART001_lConfigureBaudRate+0x3aa>
 8005972:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005976:	2b00      	cmp	r3, #0
 8005978:	d108      	bne.n	800598c <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800597a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800597e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8005982:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005986:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800598a:	e03d      	b.n	8005a08 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 800598c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005990:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005994:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005998:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800599c:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 80059a0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80059a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059a8:	ee17 0a90 	vmov	r0, s15
 80059ac:	f7ff fdf4 	bl	8005598 <UART001_labsRealType>
 80059b0:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 80059b4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80059b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80059bc:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80059c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c4:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 80059c8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80059cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059d0:	ee17 0a90 	vmov	r0, s15
 80059d4:	f7ff fde0 	bl	8005598 <UART001_labsRealType>
 80059d8:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 80059dc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80059e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e4:	dd08      	ble.n	80059f8 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 80059e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80059ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 80059ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80059f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059f6:	e007      	b.n	8005a08 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 80059f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80059fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8005a00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8005a08:	f04f 0305 	mov.w	r3, #5
 8005a0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005a10:	e032      	b.n	8005a78 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8005a12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005a1a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005a1e:	18d3      	adds	r3, r2, r3
 8005a20:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d127      	bne.n	8005a78 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8005a28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005a30:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005a34:	18cb      	adds	r3, r1, r3
 8005a36:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8005a3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8005a3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005a46:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005a4a:	18d3      	adds	r3, r2, r3
 8005a4c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005a50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8005a54:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d009      	beq.n	8005a70 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8005a5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005a60:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8005a62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005a66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8005a6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8005a70:	f04f 0305 	mov.w	r3, #5
 8005a74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8005a78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a7c:	2b05      	cmp	r3, #5
 8005a7e:	f47f ae11 	bne.w	80056a4 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8005a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a86:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d903      	bls.n	8005a96 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8005a8e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005a92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a9c:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8005a9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005aa2:	f103 32ff 	add.w	r2, r3, #4294967295
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	601a      	str	r2, [r3, #0]
}
 8005aaa:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	ecbd 8b02 	vpop	{d8}
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop

08005ab8 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8005abe:	f04f 0080 	mov.w	r0, #128	; 0x80
 8005ac2:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8005ac6:	f000 ff2f 	bl	8006928 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	607b      	str	r3, [r7, #4]
 8005ad0:	e021      	b.n	8005b16 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8005ad2:	f240 0330 	movw	r3, #48	; 0x30
 8005ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ae0:	7d1b      	ldrb	r3, [r3, #20]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d109      	bne.n	8005afa <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8005ae6:	f240 0330 	movw	r3, #48	; 0x30
 8005aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fcd1 	bl	800549c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8005afa:	f240 0330 	movw	r3, #48	; 0x30
 8005afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7ff fbf3 	bl	80052f4 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f103 0301 	add.w	r3, r3, #1
 8005b14:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0da      	beq.n	8005ad2 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8005b1c:	f107 0708 	add.w	r7, r7, #8
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8005b2c:	f107 070c 	add.w	r7, r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop

08005b38 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b08a      	sub	sp, #40	; 0x28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	71fa      	strb	r2, [r7, #7]
 8005b44:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8005b46:	f04f 0300 	mov.w	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8005b58:	f04f 0305 	mov.w	r3, #5
 8005b5c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b6c:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8005b70:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8005b74:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8005b76:	69fa      	ldr	r2, [r7, #28]
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d15b      	bne.n	8005c38 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b84:	f023 0202 	bic.w	r2, r3, #2
 8005b88:	6a3b      	ldr	r3, [r7, #32]
 8005b8a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8005b8c:	f107 0214 	add.w	r2, r7, #20
 8005b90:	f107 0310 	add.w	r3, r7, #16
 8005b94:	68b8      	ldr	r0, [r7, #8]
 8005b96:	4611      	mov	r1, r2
 8005b98:	461a      	mov	r2, r3
 8005b9a:	f7ff fd19 	bl	80055d0 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8005b9e:	6a3b      	ldr	r3, [r7, #32]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ba6:	f023 0303 	bic.w	r3, r3, #3
 8005baa:	6a3a      	ldr	r2, [r7, #32]
 8005bac:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	691a      	ldr	r2, [r3, #16]
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8005bb8:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8005bca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005bce:	6a3a      	ldr	r2, [r7, #32]
 8005bd0:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	695a      	ldr	r2, [r3, #20]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8005bdc:	f04f 0300 	mov.w	r3, #0
 8005be0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8005be4:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8005be6:	431a      	orrs	r2, r3
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf0:	f023 0202 	bic.w	r2, r3, #2
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8005bfc:	79bb      	ldrb	r3, [r7, #6]
 8005bfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005c02:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8005c06:	431a      	orrs	r2, r3
 8005c08:	6a3b      	ldr	r3, [r7, #32]
 8005c0a:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c14:	6a3b      	ldr	r3, [r7, #32]
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8005c1c:	79fb      	ldrb	r3, [r7, #7]
 8005c1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8005c26:	4313      	orrs	r3, r2
 8005c28:	f043 0202 	orr.w	r2, r3, #2
 8005c2c:	6a3b      	ldr	r3, [r7, #32]
 8005c2e:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8005c30:	f04f 0300 	mov.w	r3, #0
 8005c34:	627b      	str	r3, [r7, #36]	; 0x24
 8005c36:	e002      	b.n	8005c3e <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8005c38:	f04f 0303 	mov.w	r3, #3
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop

08005c4c <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8005c58:	f04f 0300 	mov.w	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	7fdb      	ldrb	r3, [r3, #31]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01f      	beq.n	8005cac <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005c6c:	e011      	b.n	8005c92 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	801a      	strh	r2, [r3, #0]
		Count--;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c80:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f103 0301 	add.w	r3, r3, #1
 8005c88:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f103 0302 	add.w	r3, r3, #2
 8005c90:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005c98:	f003 0308 	and.w	r3, r3, #8
 8005c9c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10c      	bne.n	8005cbe <UART001_ReadDataMultiple+0x72>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1e1      	bne.n	8005c6e <UART001_ReadDataMultiple+0x22>
 8005caa:	e008      	b.n	8005cbe <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f103 0301 	add.w	r3, r3, #1
 8005cbc:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8005cbe:	697b      	ldr	r3, [r7, #20]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f107 071c 	add.w	r7, r7, #28
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr

08005ccc <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8005cd8:	f04f 0300 	mov.w	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	7fdb      	ldrb	r3, [r3, #31]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d01f      	beq.n	8005d2c <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005cec:	e011      	b.n	8005d12 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	701a      	strb	r2, [r3, #0]
		Count--;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d00:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	f103 0301 	add.w	r3, r3, #1
 8005d08:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	f103 0301 	add.w	r3, r3, #1
 8005d10:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005d18:	f003 0308 	and.w	r3, r3, #8
 8005d1c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10c      	bne.n	8005d3e <UART001_ReadDataBytes+0x72>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e1      	bne.n	8005cee <UART001_ReadDataBytes+0x22>
 8005d2a:	e008      	b.n	8005d3e <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f103 0301 	add.w	r3, r3, #1
 8005d3c:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8005d3e:	697b      	ldr	r3, [r7, #20]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	f107 071c 	add.w	r7, r7, #28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bc80      	pop	{r7}
 8005d4a:	4770      	bx	lr

08005d4c <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	7f9b      	ldrb	r3, [r3, #30]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d01f      	beq.n	8005dac <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005d6c:	e011      	b.n	8005d92 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	881b      	ldrh	r3, [r3, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d80:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f103 0301 	add.w	r3, r3, #1
 8005d88:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	f103 0302 	add.w	r3, r3, #2
 8005d90:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005d98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d9c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d113      	bne.n	8005dcc <UART001_WriteDataMultiple+0x80>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1e1      	bne.n	8005d6e <UART001_WriteDataMultiple+0x22>
 8005daa:	e00f      	b.n	8005dcc <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d109      	bne.n	8005dcc <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f103 0301 	add.w	r3, r3, #1
 8005dca:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8005dcc:	697b      	ldr	r3, [r7, #20]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f107 071c 	add.w	r7, r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bc80      	pop	{r7}
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop

08005ddc <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8005de8:	f04f 0300 	mov.w	r3, #0
 8005dec:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	7f9b      	ldrb	r3, [r3, #30]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d01f      	beq.n	8005e3c <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005dfc:	e011      	b.n	8005e22 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e10:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f103 0301 	add.w	r3, r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	f103 0301 	add.w	r3, r3, #1
 8005e20:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e2c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d113      	bne.n	8005e5c <UART001_WriteDataBytes+0x80>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1e1      	bne.n	8005dfe <UART001_WriteDataBytes+0x22>
 8005e3a:	e00f      	b.n	8005e5c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d109      	bne.n	8005e5c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f103 0301 	add.w	r3, r3, #1
 8005e5a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8005e5c:	697b      	ldr	r3, [r7, #20]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f107 071c 	add.w	r7, r7, #28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop

08005e6c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8005e78:	f04f 0301 	mov.w	r3, #1
 8005e7c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	2b0f      	cmp	r3, #15
 8005e8e:	d80b      	bhi.n	8005ea8 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e94:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8005e96:	78fb      	ldrb	r3, [r7, #3]
 8005e98:	f04f 0201 	mov.w	r2, #1
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
 8005ea6:	e01f      	b.n	8005ee8 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8005ea8:	78fb      	ldrb	r3, [r7, #3]
 8005eaa:	2b12      	cmp	r3, #18
 8005eac:	d80e      	bhi.n	8005ecc <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005eb4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8005ebc:	f04f 0201 	mov.w	r2, #1
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]
 8005eca:	e00d      	b.n	8005ee8 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005ed2:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8005ed4:	78fb      	ldrb	r3, [r7, #3]
 8005ed6:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8005eda:	f04f 0201 	mov.w	r2, #1
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d002      	beq.n	8005ef4 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8005eee:	f04f 0302 	mov.w	r3, #2
 8005ef2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8005ef4:	697b      	ldr	r3, [r7, #20]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f107 071c 	add.w	r7, r7, #28
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop

08005f04 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8005f16:	78fb      	ldrb	r3, [r7, #3]
 8005f18:	2b0f      	cmp	r3, #15
 8005f1a:	d80a      	bhi.n	8005f32 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f20:	78fb      	ldrb	r3, [r7, #3]
 8005f22:	f04f 0101 	mov.w	r1, #1
 8005f26:	fa01 f303 	lsl.w	r3, r1, r3
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005f30:	e01f      	b.n	8005f72 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8005f32:	78fb      	ldrb	r3, [r7, #3]
 8005f34:	2b12      	cmp	r3, #18
 8005f36:	d80e      	bhi.n	8005f56 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8005f3e:	78fb      	ldrb	r3, [r7, #3]
 8005f40:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005f44:	f04f 0101 	mov.w	r1, #1
 8005f48:	fa01 f303 	lsl.w	r3, r1, r3
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8005f54:	e00d      	b.n	8005f72 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005f62:	f04f 0101 	mov.w	r1, #1
 8005f66:	fa01 f303 	lsl.w	r3, r1, r3
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8005f72:	f107 0714 	add.w	r7, r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr

08005f7c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8005f80:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005f84:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f8e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc80      	pop	{r7}
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop

08005f9c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	6039      	str	r1, [r7, #0]
 8005fa6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	da10      	bge.n	8005fd2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005fb0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005fb4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fb8:	79fa      	ldrb	r2, [r7, #7]
 8005fba:	f002 020f 	and.w	r2, r2, #15
 8005fbe:	f1a2 0104 	sub.w	r1, r2, #4
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	b2d2      	uxtb	r2, r2
 8005fc6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	185b      	adds	r3, r3, r1
 8005fce:	761a      	strb	r2, [r3, #24]
 8005fd0:	e00d      	b.n	8005fee <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005fd2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005fd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fda:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	185b      	adds	r3, r3, r1
 8005fea:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005fee:	f107 070c 	add.w	r7, r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bc80      	pop	{r7}
 8005ff6:	4770      	bx	lr

08005ff8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b089      	sub	sp, #36	; 0x24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	f1c3 0307 	rsb	r3, r3, #7
 8006012:	2b06      	cmp	r3, #6
 8006014:	bf28      	it	cs
 8006016:	2306      	movcs	r3, #6
 8006018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f103 0306 	add.w	r3, r3, #6
 8006020:	2b06      	cmp	r3, #6
 8006022:	d903      	bls.n	800602c <NVIC_EncodePriority+0x34>
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	f103 33ff 	add.w	r3, r3, #4294967295
 800602a:	e001      	b.n	8006030 <NVIC_EncodePriority+0x38>
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	f04f 0201 	mov.w	r2, #1
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006040:	461a      	mov	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	401a      	ands	r2, r3
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f04f 0101 	mov.w	r1, #1
 8006052:	fa01 f303 	lsl.w	r3, r1, r3
 8006056:	f103 33ff 	add.w	r3, r3, #4294967295
 800605a:	4619      	mov	r1, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8006060:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8006062:	4618      	mov	r0, r3
 8006064:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006068:	46bd      	mov	sp, r7
 800606a:	bc80      	pop	{r7}
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop

08006070 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f103 32ff 	add.w	r2, r3, #4294967295
 800607e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8006082:	429a      	cmp	r2, r3
 8006084:	d902      	bls.n	800608c <SysTick_Config+0x1c>
 8006086:	f04f 0301 	mov.w	r3, #1
 800608a:	e01d      	b.n	80060c8 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800608c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006090:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	f102 32ff 	add.w	r2, r2, #4294967295
 800609a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80060a4:	f7ff ff7a 	bl	8005f9c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80060a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060b0:	f04f 0200 	mov.w	r2, #0
 80060b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060be:	f04f 0207 	mov.w	r2, #7
 80060c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80060c4:	f04f 0300 	mov.w	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	f107 0708 	add.w	r7, r7, #8
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop

080060d4 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 80060dc:	f641 1398 	movw	r3, #6552	; 0x1998
 80060e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80060ea:	189b      	adds	r3, r3, r2
 80060ec:	f103 0308 	add.w	r3, r3, #8
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 80060f4:	f640 1390 	movw	r3, #2448	; 0x990
 80060f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d10d      	bne.n	800611e <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8006108:	f641 1398 	movw	r3, #6552	; 0x1998
 800610c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006110:	18d2      	adds	r2, r2, r3
 8006112:	f640 1390 	movw	r3, #2448	; 0x990
 8006116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	e0de      	b.n	80062dc <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800611e:	f640 1390 	movw	r3, #2448	; 0x990
 8006122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800612e:	e0d1      	b.n	80062d4 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	2b00      	cmp	r3, #0
 800613e:	f280 809c 	bge.w	800627a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d02e      	beq.n	80061a8 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	69da      	ldr	r2, [r3, #28]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8006154:	f641 1398 	movw	r3, #6552	; 0x1998
 8006158:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800615c:	18cb      	adds	r3, r1, r3
 800615e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	f641 1398 	movw	r3, #6552	; 0x1998
 8006168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800616c:	6879      	ldr	r1, [r7, #4]
 800616e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8006172:	185b      	adds	r3, r3, r1
 8006174:	f103 031c 	add.w	r3, r3, #28
 8006178:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 800617a:	f641 1398 	movw	r3, #6552	; 0x1998
 800617e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006188:	189b      	adds	r3, r3, r2
 800618a:	f103 0318 	add.w	r3, r3, #24
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8006198:	f641 1398 	movw	r3, #6552	; 0x1998
 800619c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061a0:	18d2      	adds	r2, r2, r3
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	61da      	str	r2, [r3, #28]
 80061a6:	e02a      	b.n	80061fe <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80061a8:	f640 1390 	movw	r3, #2448	; 0x990
 80061ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	f641 1398 	movw	r3, #6552	; 0x1998
 80061b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061ba:	6879      	ldr	r1, [r7, #4]
 80061bc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80061c0:	185b      	adds	r3, r3, r1
 80061c2:	f103 0318 	add.w	r3, r3, #24
 80061c6:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 80061c8:	f640 1390 	movw	r3, #2448	; 0x990
 80061cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80061d8:	f641 1398 	movw	r3, #6552	; 0x1998
 80061dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061e0:	18cb      	adds	r3, r1, r3
 80061e2:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80061ea:	f641 1398 	movw	r3, #6552	; 0x1998
 80061ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061f2:	18d2      	adds	r2, r2, r3
 80061f4:	f640 1390 	movw	r3, #2448	; 0x990
 80061f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061fc:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 80061fe:	f641 1398 	movw	r3, #6552	; 0x1998
 8006202:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800620c:	189b      	adds	r3, r3, r2
 800620e:	f103 0318 	add.w	r3, r3, #24
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689a      	ldr	r2, [r3, #8]
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 800621a:	f641 1398 	movw	r3, #6552	; 0x1998
 800621e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006222:	6879      	ldr	r1, [r7, #4]
 8006224:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8006228:	185b      	adds	r3, r3, r1
 800622a:	f103 0308 	add.w	r3, r3, #8
 800622e:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8006230:	f641 1398 	movw	r3, #6552	; 0x1998
 8006234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800623e:	189b      	adds	r3, r3, r2
 8006240:	f103 0318 	add.w	r3, r3, #24
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	f641 1398 	movw	r3, #6552	; 0x1998
 800624a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8006254:	185b      	adds	r3, r3, r1
 8006256:	f103 0318 	add.w	r3, r3, #24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6899      	ldr	r1, [r3, #8]
 800625e:	f641 1398 	movw	r3, #6552	; 0x1998
 8006262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	ea4f 1040 	mov.w	r0, r0, lsl #5
 800626c:	181b      	adds	r3, r3, r0
 800626e:	f103 0308 	add.w	r3, r3, #8
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	1acb      	subs	r3, r1, r3
 8006276:	6093      	str	r3, [r2, #8]
        break;
 8006278:	e030      	b.n	80062dc <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	db26      	blt.n	80062ce <SYSTM001_lInsertTimerList+0x1fa>
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d122      	bne.n	80062ce <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8006288:	f641 1398 	movw	r3, #6552	; 0x1998
 800628c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006296:	189b      	adds	r3, r3, r2
 8006298:	f103 031c 	add.w	r3, r3, #28
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80062a6:	f641 1398 	movw	r3, #6552	; 0x1998
 80062aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062ae:	18d2      	adds	r2, r2, r3
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	f641 1398 	movw	r3, #6552	; 0x1998
 80062ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80062c4:	185b      	adds	r3, r3, r1
 80062c6:	f103 0308 	add.w	r3, r3, #8
 80062ca:	601a      	str	r2, [r3, #0]
          break;
 80062cc:	e006      	b.n	80062dc <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f47f af2a 	bne.w	8006130 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 80062dc:	f107 071c 	add.w	r7, r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop

080062e8 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80062f6:	f641 1398 	movw	r3, #6552	; 0x1998
 80062fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062fe:	18d3      	adds	r3, r2, r3
 8006300:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10b      	bne.n	8006322 <SYSTM001_lRemoveTimerList+0x3a>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d107      	bne.n	8006322 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8006312:	f640 1390 	movw	r3, #2448	; 0x990
 8006316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	e049      	b.n	80063b6 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d11c      	bne.n	8006364 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	699a      	ldr	r2, [r3, #24]
 800632e:	f640 1390 	movw	r3, #2448	; 0x990
 8006332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006336:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8006338:	f640 1390 	movw	r3, #2448	; 0x990
 800633c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f04f 0200 	mov.w	r2, #0
 8006346:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	6992      	ldr	r2, [r2, #24]
 8006350:	6891      	ldr	r1, [r2, #8]
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	6892      	ldr	r2, [r2, #8]
 8006356:	188a      	adds	r2, r1, r2
 8006358:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	619a      	str	r2, [r3, #24]
 8006362:	e028      	b.n	80063b6 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d109      	bne.n	8006380 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	f04f 0200 	mov.w	r2, #0
 8006374:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	61da      	str	r2, [r3, #28]
 800637e:	e01a      	b.n	80063b6 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	6992      	ldr	r2, [r2, #24]
 8006388:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	69d2      	ldr	r2, [r2, #28]
 8006392:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	6992      	ldr	r2, [r2, #24]
 800639c:	6891      	ldr	r1, [r2, #8]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	6892      	ldr	r2, [r2, #8]
 80063a2:	188a      	adds	r2, r1, r2
 80063a4:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f04f 0200 	mov.w	r2, #0
 80063ac:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	61da      	str	r2, [r3, #28]
  }
}
 80063b6:	f107 0714 	add.w	r7, r7, #20
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bc80      	pop	{r7}
 80063be:	4770      	bx	lr

080063c0 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 80063c6:	f640 1390 	movw	r3, #2448	; 0x990
 80063ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80063d2:	e031      	b.n	8006438 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	791b      	ldrb	r3, [r3, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10f      	bne.n	80063fc <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7ff ff81 	bl	80062e8 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f04f 0201 	mov.w	r2, #1
 80063ec:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	6952      	ldr	r2, [r2, #20]
 80063f6:	4610      	mov	r0, r2
 80063f8:	4798      	blx	r3
 80063fa:	e017      	b.n	800642c <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	791b      	ldrb	r3, [r3, #4]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d121      	bne.n	8006448 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff ff6d 	bl	80062e8 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68da      	ldr	r2, [r3, #12]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff fe5a 	bl	80060d4 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	6952      	ldr	r2, [r2, #20]
 8006428:	4610      	mov	r0, r2
 800642a:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 800642c:	f640 1390 	movw	r3, #2448	; 0x990
 8006430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d005      	beq.n	800644a <SYSTM001_lTimerHandler+0x8a>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0c6      	beq.n	80063d4 <SYSTM001_lTimerHandler+0x14>
 8006446:	e000      	b.n	800644a <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8006448:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 800644a:	f107 0708 	add.w	r7, r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop

08006454 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 800645a:	f640 1390 	movw	r3, #2448	; 0x990
 800645e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8006466:	f640 1398 	movw	r3, #2456	; 0x998
 800646a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f103 0201 	add.w	r2, r3, #1
 8006474:	f640 1398 	movw	r3, #2456	; 0x998
 8006478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800647c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d010      	beq.n	80064a6 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d906      	bls.n	800649a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f103 32ff 	add.w	r2, r3, #4294967295
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	609a      	str	r2, [r3, #8]
 8006498:	e005      	b.n	80064a6 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f04f 0200 	mov.w	r2, #0
 80064a0:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 80064a2:	f7ff ff8d 	bl	80063c0 <SYSTM001_lTimerHandler>
    }
  }
}
 80064a6:	f107 0708 	add.w	r7, r7, #8
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop

080064b0 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 80064bc:	f640 1390 	movw	r3, #2448	; 0x990
 80064c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 80064ca:	f001 fd41 	bl	8007f50 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 80064ce:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 80064d2:	f2c0 0001 	movt	r0, #1
 80064d6:	f7ff fdcb 	bl	8006070 <SysTick_Config>
 80064da:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 80064dc:	f7ff fd4e 	bl	8005f7c <NVIC_GetPriorityGrouping>
 80064e0:	4603      	mov	r3, r0
 80064e2:	4618      	mov	r0, r3
 80064e4:	f04f 010a 	mov.w	r1, #10
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	f7ff fd84 	bl	8005ff8 <NVIC_EncodePriority>
 80064f0:	4603      	mov	r3, r0
 80064f2:	f04f 30ff 	mov.w	r0, #4294967295
 80064f6:	4619      	mov	r1, r3
 80064f8:	f7ff fd50 	bl	8005f9c <NVIC_SetPriority>
  TimerTracker = 0UL;
 80064fc:	f640 1394 	movw	r3, #2452	; 0x994
 8006500:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006504:	f04f 0200 	mov.w	r2, #0
 8006508:	601a      	str	r2, [r3, #0]

}
 800650a:	f107 0708 	add.w	r7, r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop

08006514 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8006514:	b480      	push	{r7}
 8006516:	b089      	sub	sp, #36	; 0x24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	607a      	str	r2, [r7, #4]
 800651e:	603b      	str	r3, [r7, #0]
 8006520:	460b      	mov	r3, r1
 8006522:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8006524:	f04f 0300 	mov.w	r3, #0
 8006528:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 800652a:	f04f 0300 	mov.w	r3, #0
 800652e:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8006536:	7afb      	ldrb	r3, [r7, #11]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d005      	beq.n	8006548 <SYSTM001_CreateTimer+0x34>
 800653c:	7afb      	ldrb	r3, [r7, #11]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d002      	beq.n	8006548 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8006542:	f04f 0301 	mov.w	r3, #1
 8006546:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d102      	bne.n	8006554 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800654e:	f04f 0301 	mov.w	r3, #1
 8006552:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d102      	bne.n	8006560 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 800655a:	f04f 0301 	mov.w	r3, #1
 800655e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d102      	bne.n	800656c <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8006566:	f04f 0301 	mov.w	r3, #1
 800656a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f040 8098 	bne.w	80066a4 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8006574:	f04f 0300 	mov.w	r3, #0
 8006578:	61bb      	str	r3, [r7, #24]
 800657a:	e08f      	b.n	800669c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 800657c:	f640 1394 	movw	r3, #2452	; 0x994
 8006580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	fa22 f303 	lsr.w	r3, r2, r3
 800658c:	f003 0301 	and.w	r3, r3, #1
 8006590:	2b00      	cmp	r3, #0
 8006592:	d17f      	bne.n	8006694 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	f04f 0201 	mov.w	r2, #1
 800659a:	fa02 f203 	lsl.w	r2, r2, r3
 800659e:	f640 1394 	movw	r3, #2452	; 0x994
 80065a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	431a      	orrs	r2, r3
 80065aa:	f640 1394 	movw	r3, #2452	; 0x994
 80065ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065b2:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80065b4:	f641 1398 	movw	r3, #6552	; 0x1998
 80065b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80065c2:	189b      	adds	r3, r3, r2
 80065c4:	69ba      	ldr	r2, [r7, #24]
 80065c6:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 80065c8:	f641 1398 	movw	r3, #6552	; 0x1998
 80065cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80065d6:	189b      	adds	r3, r3, r2
 80065d8:	7afa      	ldrb	r2, [r7, #11]
 80065da:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 80065dc:	f641 1398 	movw	r3, #6552	; 0x1998
 80065e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80065ea:	189b      	adds	r3, r3, r2
 80065ec:	f04f 0201 	mov.w	r2, #1
 80065f0:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 80065f8:	f641 1398 	movw	r3, #6552	; 0x1998
 80065fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006600:	69b9      	ldr	r1, [r7, #24]
 8006602:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8006606:	185b      	adds	r3, r3, r1
 8006608:	f103 0308 	add.w	r3, r3, #8
 800660c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800660e:	f641 1398 	movw	r3, #6552	; 0x1998
 8006612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006616:	69ba      	ldr	r2, [r7, #24]
 8006618:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800661c:	189b      	adds	r3, r3, r2
 800661e:	f103 030c 	add.w	r3, r3, #12
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8006626:	f641 1398 	movw	r3, #6552	; 0x1998
 800662a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006634:	189b      	adds	r3, r3, r2
 8006636:	f103 0310 	add.w	r3, r3, #16
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800663e:	f641 1398 	movw	r3, #6552	; 0x1998
 8006642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800664c:	189b      	adds	r3, r3, r2
 800664e:	f103 0314 	add.w	r3, r3, #20
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8006656:	f641 1398 	movw	r3, #6552	; 0x1998
 800665a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800665e:	69ba      	ldr	r2, [r7, #24]
 8006660:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006664:	189b      	adds	r3, r3, r2
 8006666:	f103 031c 	add.w	r3, r3, #28
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8006670:	f641 1398 	movw	r3, #6552	; 0x1998
 8006674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800667e:	189b      	adds	r3, r3, r2
 8006680:	f103 0318 	add.w	r3, r3, #24
 8006684:	f04f 0200 	mov.w	r2, #0
 8006688:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	f103 0301 	add.w	r3, r3, #1
 8006690:	61fb      	str	r3, [r7, #28]
               break;
 8006692:	e007      	b.n	80066a4 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	f103 0301 	add.w	r3, r3, #1
 800669a:	61bb      	str	r3, [r7, #24]
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	2b1f      	cmp	r3, #31
 80066a0:	f67f af6c 	bls.w	800657c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80066a4:	69fb      	ldr	r3, [r7, #28]
}  
 80066a6:	4618      	mov	r0, r3
 80066a8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bc80      	pop	{r7}
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop

080066b4 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80066bc:	f04f 0300 	mov.w	r3, #0
 80066c0:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b20      	cmp	r3, #32
 80066c6:	d902      	bls.n	80066ce <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 80066c8:	f04f 0301 	mov.w	r3, #1
 80066cc:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80066ce:	f640 1394 	movw	r3, #2452	; 0x994
 80066d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f103 33ff 	add.w	r3, r3, #4294967295
 80066de:	fa22 f303 	lsr.w	r3, r2, r3
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d102      	bne.n	80066f0 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80066ea:	f04f 0301 	mov.w	r3, #1
 80066ee:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f103 32ff 	add.w	r2, r3, #4294967295
 80066f6:	f641 1398 	movw	r3, #6552	; 0x1998
 80066fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066fe:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006702:	189b      	adds	r3, r3, r2
 8006704:	f103 0308 	add.w	r3, r3, #8
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d102      	bne.n	8006714 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800670e:	f04f 0301 	mov.w	r3, #1
 8006712:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d11f      	bne.n	800675a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f103 32ff 	add.w	r2, r3, #4294967295
 8006720:	f641 1398 	movw	r3, #6552	; 0x1998
 8006724:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006728:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800672c:	189b      	adds	r3, r3, r2
 800672e:	795b      	ldrb	r3, [r3, #5]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d012      	beq.n	800675a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f103 32ff 	add.w	r2, r3, #4294967295
 800673a:	f641 1398 	movw	r3, #6552	; 0x1998
 800673e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006742:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006746:	189b      	adds	r3, r3, r2
 8006748:	f04f 0200 	mov.w	r2, #0
 800674c:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f103 33ff 	add.w	r3, r3, #4294967295
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff fcbd 	bl	80060d4 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800675a:	68fb      	ldr	r3, [r7, #12]
}
 800675c:	4618      	mov	r0, r3
 800675e:	f107 0710 	add.w	r7, r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop

08006768 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8006770:	f04f 0300 	mov.w	r3, #0
 8006774:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b20      	cmp	r3, #32
 800677a:	d902      	bls.n	8006782 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800677c:	f04f 0301 	mov.w	r3, #1
 8006780:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8006782:	f640 1394 	movw	r3, #2452	; 0x994
 8006786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006792:	fa22 f303 	lsr.w	r3, r2, r3
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b00      	cmp	r3, #0
 800679c:	d102      	bne.n	80067a4 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800679e:	f04f 0301 	mov.w	r3, #1
 80067a2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d11f      	bne.n	80067ea <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f103 32ff 	add.w	r2, r3, #4294967295
 80067b0:	f641 1398 	movw	r3, #6552	; 0x1998
 80067b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067b8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80067bc:	189b      	adds	r3, r3, r2
 80067be:	795b      	ldrb	r3, [r3, #5]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d012      	beq.n	80067ea <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fd8c 	bl	80062e8 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f103 32ff 	add.w	r2, r3, #4294967295
 80067d6:	f641 1398 	movw	r3, #6552	; 0x1998
 80067da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067de:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80067e2:	189b      	adds	r3, r3, r2
 80067e4:	f04f 0201 	mov.w	r2, #1
 80067e8:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 80067ea:	68fb      	ldr	r3, [r7, #12]
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	f107 0710 	add.w	r7, r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop

080067f8 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b20      	cmp	r3, #32
 800680a:	d902      	bls.n	8006812 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800680c:	f04f 0301 	mov.w	r3, #1
 8006810:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8006812:	f640 1394 	movw	r3, #2452	; 0x994
 8006816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006822:	fa22 f303 	lsr.w	r3, r2, r3
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d102      	bne.n	8006834 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800682e:	f04f 0301 	mov.w	r3, #1
 8006832:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d126      	bne.n	8006888 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f103 32ff 	add.w	r2, r3, #4294967295
 8006840:	f641 1398 	movw	r3, #6552	; 0x1998
 8006844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006848:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800684c:	189b      	adds	r3, r3, r2
 800684e:	795b      	ldrb	r3, [r3, #5]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d105      	bne.n	8006860 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f103 33ff 	add.w	r3, r3, #4294967295
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff fd44 	bl	80062e8 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f103 33ff 	add.w	r3, r3, #4294967295
 8006866:	f04f 0201 	mov.w	r2, #1
 800686a:	fa02 f303 	lsl.w	r3, r2, r3
 800686e:	ea6f 0203 	mvn.w	r2, r3
 8006872:	f640 1394 	movw	r3, #2452	; 0x994
 8006876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	401a      	ands	r2, r3
 800687e:	f640 1394 	movw	r3, #2452	; 0x994
 8006882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006886:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8006888:	68fb      	ldr	r3, [r7, #12]

}
 800688a:	4618      	mov	r0, r3
 800688c:	f107 0710 	add.w	r7, r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8006894:	b480      	push	{r7}
 8006896:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8006898:	f640 1398 	movw	r3, #2456	; 0x998
 800689c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068a0:	681b      	ldr	r3, [r3, #0]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop

080068ac <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 80068ba:	f2c0 0301 	movt	r3, #1
 80068be:	fb03 f302 	mul.w	r3, r3, r2
 80068c2:	60fb      	str	r3, [r7, #12]
  return Count;
 80068c4:	68fb      	ldr	r3, [r7, #12]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	f107 0714 	add.w	r7, r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop

080068d4 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 80068d4:	b480      	push	{r7}
 80068d6:	b087      	sub	sp, #28
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 80068dc:	f04f 0300 	mov.w	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 80068e2:	f04f 0300 	mov.w	r3, #0
 80068e6:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80068e8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80068ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80068f0:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80068f8:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f103 0310 	add.w	r3, r3, #16
 8006900:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	4613      	mov	r3, r2
 8006906:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800690a:	189b      	adds	r3, r3, r2
 800690c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8006910:	18cb      	adds	r3, r1, r3
 8006912:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	601a      	str	r2, [r3, #0]
}
 800691e:	f107 071c 	add.w	r7, r7, #28
 8006922:	46bd      	mov	sp, r7
 8006924:	bc80      	pop	{r7}
 8006926:	4770      	bx	lr

08006928 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8006936:	f04f 0300 	mov.w	r3, #0
 800693a:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 800693c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006940:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006944:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800694c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f103 0314 	add.w	r3, r3, #20
 8006954:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	4613      	mov	r3, r2
 800695a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800695e:	189b      	adds	r3, r3, r2
 8006960:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8006964:	18cb      	adds	r3, r1, r3
 8006966:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	601a      	str	r2, [r3, #0]
}
 8006972:	f107 071c 	add.w	r7, r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	bc80      	pop	{r7}
 800697a:	4770      	bx	lr

0800697c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8006982:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006986:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800698a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800698c:	f04f 0300 	mov.w	r3, #0
 8006990:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8006998:	78fb      	ldrb	r3, [r7, #3]
}
 800699a:	4618      	mov	r0, r3
 800699c:	f107 070c 	add.w	r7, r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc80      	pop	{r7}
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop

080069a8 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b089      	sub	sp, #36	; 0x24
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 80069b0:	f04f 030f 	mov.w	r3, #15
 80069b4:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 80069b6:	f04f 0300 	mov.w	r3, #0
 80069ba:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 80069bc:	f04f 0300 	mov.w	r3, #0
 80069c0:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 80069c2:	f04f 0300 	mov.w	r3, #0
 80069c6:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80069c8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80069cc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80069d0:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80069d8:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f103 030c 	add.w	r3, r3, #12
 80069e0:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80069e2:	69ba      	ldr	r2, [r7, #24]
 80069e4:	4613      	mov	r3, r2
 80069e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069ea:	189b      	adds	r3, r3, r2
 80069ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80069f0:	18cb      	adds	r3, r1, r3
 80069f2:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4013      	ands	r3, r2
 80069fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006a00:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8006a08:	f04f 0301 	mov.w	r3, #1
 8006a0c:	61fb      	str	r3, [r7, #28]
 8006a0e:	e002      	b.n	8006a16 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8006a10:	f04f 0300 	mov.w	r3, #0
 8006a14:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8006a16:	69fb      	ldr	r3, [r7, #28]
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bc80      	pop	{r7}
 8006a22:	4770      	bx	lr

08006a24 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8006a2a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006a2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006a32:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f043 0201 	orr.w	r2, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	609a      	str	r2, [r3, #8]

}
 8006a40:	f107 070c 	add.w	r7, r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bc80      	pop	{r7}
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop

08006a4c <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 7;
 8006a50:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a54:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f04f 0200 	mov.w	r2, #0
 8006a5e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8006a60:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a64:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a6e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a76:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8006a7a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8006a7c:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a80:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006a84:	685a      	ldr	r2, [r3, #4]
 8006a86:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a8a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a96:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
 8006a98:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006a9c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	f643 13e4 	movw	r3, #14820	; 0x39e4
 8006aa6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ab2:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 15;
 8006ab4:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006ab8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8006ac4:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006ac8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006ad2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ada:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8006ade:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8006ae0:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006ae4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006ae8:	685a      	ldr	r2, [r3, #4]
 8006aea:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006aee:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006af6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006afa:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 8006afc:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006b00:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	f643 13ec 	movw	r3, #14828	; 0x39ec
 8006b0a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 13;
 8006b14:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b18:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f04f 0200 	mov.w	r2, #0
 8006b22:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8006b24:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b28:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b2c:	685a      	ldr	r2, [r3, #4]
 8006b2e:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b32:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b3a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006b3e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8006b40:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b44:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b4e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006b5a:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);   
 8006b5c:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b60:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b64:	685a      	ldr	r2, [r3, #4]
 8006b66:	f643 13f4 	movw	r3, #14836	; 0x39f4
 8006b6a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 0;
 8006b74:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006b78:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	f04f 0200 	mov.w	r2, #0
 8006b82:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8006b84:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006b88:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006b92:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	f023 0307 	bic.w	r3, r3, #7
 8006b9e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle3.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8006ba0:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006ba4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006bae:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb6:	f043 0304 	orr.w	r3, r3, #4
 8006bba:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle3.PortRegs->IOCR0 |= (0U << 3);
 8006bbc:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006bc0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	f643 13fc 	movw	r3, #14844	; 0x39fc
 8006bca:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	6113      	str	r3, [r2, #16]
}
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc80      	pop	{r7}
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop

08006bdc <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
 8006bf0:	2b03      	cmp	r3, #3
 8006bf2:	d823      	bhi.n	8006c3c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6852      	ldr	r2, [r2, #4]
 8006bfc:	6911      	ldr	r1, [r2, #16]
 8006bfe:	7bfa      	ldrb	r2, [r7, #15]
 8006c00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006c04:	f102 0203 	add.w	r2, r2, #3
 8006c08:	f04f 001f 	mov.w	r0, #31
 8006c0c:	fa00 f202 	lsl.w	r2, r0, r2
 8006c10:	ea6f 0202 	mvn.w	r2, r2
 8006c14:	400a      	ands	r2, r1
 8006c16:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	6852      	ldr	r2, [r2, #4]
 8006c20:	6911      	ldr	r1, [r2, #16]
 8006c22:	78fa      	ldrb	r2, [r7, #3]
 8006c24:	f002 001f 	and.w	r0, r2, #31
 8006c28:	7bfa      	ldrb	r2, [r7, #15]
 8006c2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006c2e:	f102 0203 	add.w	r2, r2, #3
 8006c32:	fa00 f202 	lsl.w	r2, r0, r2
 8006c36:	430a      	orrs	r2, r1
 8006c38:	611a      	str	r2, [r3, #16]
 8006c3a:	e088      	b.n	8006d4e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d92a      	bls.n	8006c98 <IO004_DisableOutputDriver+0xbc>
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	2b07      	cmp	r3, #7
 8006c46:	d827      	bhi.n	8006c98 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8006c48:	7bfb      	ldrb	r3, [r7, #15]
 8006c4a:	f1a3 0304 	sub.w	r3, r3, #4
 8006c4e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6852      	ldr	r2, [r2, #4]
 8006c58:	6951      	ldr	r1, [r2, #20]
 8006c5a:	7bfa      	ldrb	r2, [r7, #15]
 8006c5c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006c60:	f102 0203 	add.w	r2, r2, #3
 8006c64:	f04f 001f 	mov.w	r0, #31
 8006c68:	fa00 f202 	lsl.w	r2, r0, r2
 8006c6c:	ea6f 0202 	mvn.w	r2, r2
 8006c70:	400a      	ands	r2, r1
 8006c72:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	6852      	ldr	r2, [r2, #4]
 8006c7c:	6951      	ldr	r1, [r2, #20]
 8006c7e:	78fa      	ldrb	r2, [r7, #3]
 8006c80:	f002 001f 	and.w	r0, r2, #31
 8006c84:	7bfa      	ldrb	r2, [r7, #15]
 8006c86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006c8a:	f102 0203 	add.w	r2, r2, #3
 8006c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8006c92:	430a      	orrs	r2, r1
 8006c94:	615a      	str	r2, [r3, #20]
 8006c96:	e05a      	b.n	8006d4e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8006c98:	7bfb      	ldrb	r3, [r7, #15]
 8006c9a:	2b07      	cmp	r3, #7
 8006c9c:	d92a      	bls.n	8006cf4 <IO004_DisableOutputDriver+0x118>
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ca0:	2b0b      	cmp	r3, #11
 8006ca2:	d827      	bhi.n	8006cf4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
 8006ca6:	f1a3 0308 	sub.w	r3, r3, #8
 8006caa:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6852      	ldr	r2, [r2, #4]
 8006cb4:	6991      	ldr	r1, [r2, #24]
 8006cb6:	7bfa      	ldrb	r2, [r7, #15]
 8006cb8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006cbc:	f102 0203 	add.w	r2, r2, #3
 8006cc0:	f04f 001f 	mov.w	r0, #31
 8006cc4:	fa00 f202 	lsl.w	r2, r0, r2
 8006cc8:	ea6f 0202 	mvn.w	r2, r2
 8006ccc:	400a      	ands	r2, r1
 8006cce:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6852      	ldr	r2, [r2, #4]
 8006cd8:	6991      	ldr	r1, [r2, #24]
 8006cda:	78fa      	ldrb	r2, [r7, #3]
 8006cdc:	f002 001f 	and.w	r0, r2, #31
 8006ce0:	7bfa      	ldrb	r2, [r7, #15]
 8006ce2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006ce6:	f102 0203 	add.w	r2, r2, #3
 8006cea:	fa00 f202 	lsl.w	r2, r0, r2
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	619a      	str	r2, [r3, #24]
 8006cf2:	e02c      	b.n	8006d4e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8006cf4:	7bfb      	ldrb	r3, [r7, #15]
 8006cf6:	2b0b      	cmp	r3, #11
 8006cf8:	d929      	bls.n	8006d4e <IO004_DisableOutputDriver+0x172>
 8006cfa:	7bfb      	ldrb	r3, [r7, #15]
 8006cfc:	2b0f      	cmp	r3, #15
 8006cfe:	d826      	bhi.n	8006d4e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006d00:	7bfb      	ldrb	r3, [r7, #15]
 8006d02:	f1a3 030c 	sub.w	r3, r3, #12
 8006d06:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6852      	ldr	r2, [r2, #4]
 8006d10:	69d1      	ldr	r1, [r2, #28]
 8006d12:	7bfa      	ldrb	r2, [r7, #15]
 8006d14:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006d18:	f102 0203 	add.w	r2, r2, #3
 8006d1c:	f04f 001f 	mov.w	r0, #31
 8006d20:	fa00 f202 	lsl.w	r2, r0, r2
 8006d24:	ea6f 0202 	mvn.w	r2, r2
 8006d28:	400a      	ands	r2, r1
 8006d2a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	6852      	ldr	r2, [r2, #4]
 8006d34:	69d1      	ldr	r1, [r2, #28]
 8006d36:	78fa      	ldrb	r2, [r7, #3]
 8006d38:	f002 001f 	and.w	r0, r2, #31
 8006d3c:	7bfa      	ldrb	r2, [r7, #15]
 8006d3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006d42:	f102 0203 	add.w	r2, r2, #3
 8006d46:	fa00 f202 	lsl.w	r2, r0, r2
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8006d4e:	f107 0714 	add.w	r7, r7, #20
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	460b      	mov	r3, r1
 8006d62:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	785b      	ldrb	r3, [r3, #1]
 8006d68:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8006d6a:	7bfb      	ldrb	r3, [r7, #15]
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d823      	bhi.n	8006db8 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6852      	ldr	r2, [r2, #4]
 8006d78:	6911      	ldr	r1, [r2, #16]
 8006d7a:	7bfa      	ldrb	r2, [r7, #15]
 8006d7c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006d80:	f102 0203 	add.w	r2, r2, #3
 8006d84:	f04f 001f 	mov.w	r0, #31
 8006d88:	fa00 f202 	lsl.w	r2, r0, r2
 8006d8c:	ea6f 0202 	mvn.w	r2, r2
 8006d90:	400a      	ands	r2, r1
 8006d92:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	6852      	ldr	r2, [r2, #4]
 8006d9c:	6911      	ldr	r1, [r2, #16]
 8006d9e:	78fa      	ldrb	r2, [r7, #3]
 8006da0:	f002 001f 	and.w	r0, r2, #31
 8006da4:	7bfa      	ldrb	r2, [r7, #15]
 8006da6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006daa:	f102 0203 	add.w	r2, r2, #3
 8006dae:	fa00 f202 	lsl.w	r2, r0, r2
 8006db2:	430a      	orrs	r2, r1
 8006db4:	611a      	str	r2, [r3, #16]
 8006db6:	e088      	b.n	8006eca <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	d92a      	bls.n	8006e14 <IO004_EnableOutputDriver+0xbc>
 8006dbe:	7bfb      	ldrb	r3, [r7, #15]
 8006dc0:	2b07      	cmp	r3, #7
 8006dc2:	d827      	bhi.n	8006e14 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8006dc4:	7bfb      	ldrb	r3, [r7, #15]
 8006dc6:	f1a3 0304 	sub.w	r3, r3, #4
 8006dca:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	6852      	ldr	r2, [r2, #4]
 8006dd4:	6951      	ldr	r1, [r2, #20]
 8006dd6:	7bfa      	ldrb	r2, [r7, #15]
 8006dd8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006ddc:	f102 0203 	add.w	r2, r2, #3
 8006de0:	f04f 001f 	mov.w	r0, #31
 8006de4:	fa00 f202 	lsl.w	r2, r0, r2
 8006de8:	ea6f 0202 	mvn.w	r2, r2
 8006dec:	400a      	ands	r2, r1
 8006dee:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	6852      	ldr	r2, [r2, #4]
 8006df8:	6951      	ldr	r1, [r2, #20]
 8006dfa:	78fa      	ldrb	r2, [r7, #3]
 8006dfc:	f002 001f 	and.w	r0, r2, #31
 8006e00:	7bfa      	ldrb	r2, [r7, #15]
 8006e02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006e06:	f102 0203 	add.w	r2, r2, #3
 8006e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8006e0e:	430a      	orrs	r2, r1
 8006e10:	615a      	str	r2, [r3, #20]
 8006e12:	e05a      	b.n	8006eca <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
 8006e16:	2b07      	cmp	r3, #7
 8006e18:	d92a      	bls.n	8006e70 <IO004_EnableOutputDriver+0x118>
 8006e1a:	7bfb      	ldrb	r3, [r7, #15]
 8006e1c:	2b0b      	cmp	r3, #11
 8006e1e:	d827      	bhi.n	8006e70 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8006e20:	7bfb      	ldrb	r3, [r7, #15]
 8006e22:	f1a3 0308 	sub.w	r3, r3, #8
 8006e26:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	6852      	ldr	r2, [r2, #4]
 8006e30:	6991      	ldr	r1, [r2, #24]
 8006e32:	7bfa      	ldrb	r2, [r7, #15]
 8006e34:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006e38:	f102 0203 	add.w	r2, r2, #3
 8006e3c:	f04f 001f 	mov.w	r0, #31
 8006e40:	fa00 f202 	lsl.w	r2, r0, r2
 8006e44:	ea6f 0202 	mvn.w	r2, r2
 8006e48:	400a      	ands	r2, r1
 8006e4a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	6852      	ldr	r2, [r2, #4]
 8006e54:	6991      	ldr	r1, [r2, #24]
 8006e56:	78fa      	ldrb	r2, [r7, #3]
 8006e58:	f002 001f 	and.w	r0, r2, #31
 8006e5c:	7bfa      	ldrb	r2, [r7, #15]
 8006e5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006e62:	f102 0203 	add.w	r2, r2, #3
 8006e66:	fa00 f202 	lsl.w	r2, r0, r2
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	619a      	str	r2, [r3, #24]
 8006e6e:	e02c      	b.n	8006eca <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
 8006e72:	2b0b      	cmp	r3, #11
 8006e74:	d929      	bls.n	8006eca <IO004_EnableOutputDriver+0x172>
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
 8006e78:	2b0f      	cmp	r3, #15
 8006e7a:	d826      	bhi.n	8006eca <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006e7c:	7bfb      	ldrb	r3, [r7, #15]
 8006e7e:	f1a3 030c 	sub.w	r3, r3, #12
 8006e82:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6852      	ldr	r2, [r2, #4]
 8006e8c:	69d1      	ldr	r1, [r2, #28]
 8006e8e:	7bfa      	ldrb	r2, [r7, #15]
 8006e90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006e94:	f102 0203 	add.w	r2, r2, #3
 8006e98:	f04f 001f 	mov.w	r0, #31
 8006e9c:	fa00 f202 	lsl.w	r2, r0, r2
 8006ea0:	ea6f 0202 	mvn.w	r2, r2
 8006ea4:	400a      	ands	r2, r1
 8006ea6:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	6852      	ldr	r2, [r2, #4]
 8006eb0:	69d1      	ldr	r1, [r2, #28]
 8006eb2:	78fa      	ldrb	r2, [r7, #3]
 8006eb4:	f002 001f 	and.w	r0, r2, #31
 8006eb8:	7bfa      	ldrb	r2, [r7, #15]
 8006eba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006ebe:	f102 0203 	add.w	r2, r2, #3
 8006ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8006eca:	f107 0714 	add.w	r7, r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bc80      	pop	{r7}
 8006ed2:	4770      	bx	lr

08006ed4 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 8006edc:	f04f 0300 	mov.w	r3, #0
 8006ee0:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	f023 0204 	bic.w	r2, r3, #4
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f043 0203 	orr.w	r2, r3, #3
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6899      	ldr	r1, [r3, #8]
 8006f0a:	f107 0210 	add.w	r2, r7, #16
 8006f0e:	f107 030c 	add.w	r3, r7, #12
 8006f12:	4608      	mov	r0, r1
 8006f14:	4611      	mov	r1, r2
 8006f16:	461a      	mov	r2, r3
 8006f18:	f000 f8ba 	bl	8007090 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006f26:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	2b64      	cmp	r3, #100	; 0x64
 8006f3a:	d80f      	bhi.n	8006f5c <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006f4e:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006f50:	4313      	orrs	r3, r2
 8006f52:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	615a      	str	r2, [r3, #20]
 8006f5a:	e00e      	b.n	8006f7a <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006f66:	f04f 0300 	mov.w	r3, #0
 8006f6a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006f6e:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f7e:	f240 3303 	movw	r3, #771	; 0x303
 8006f82:	f2c0 733f 	movt	r3, #1855	; 0x73f
 8006f86:	4313      	orrs	r3, r2
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f90:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	2b64      	cmp	r3, #100	; 0x64
 8006f9e:	d804      	bhi.n	8006faa <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	63da      	str	r2, [r3, #60]	; 0x3c
 8006fa8:	e005      	b.n	8006fb6 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	7c1b      	ldrb	r3, [r3, #16]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d005      	beq.n	8006fca <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	7c5b      	ldrb	r3, [r3, #17]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d005      	beq.n	8006fde <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	7c9b      	ldrb	r3, [r3, #18]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d005      	beq.n	8006ff2 <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	7cdb      	ldrb	r3, [r3, #19]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d005      	beq.n	8007006 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ffe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	7d1b      	ldrb	r3, [r3, #20]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007012:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	7d5b      	ldrb	r3, [r3, #21]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d005      	beq.n	800702e <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007026:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	7d9b      	ldrb	r3, [r3, #22]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d005      	beq.n	8007042 <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	7b1b      	ldrb	r3, [r3, #12]
 800704c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007050:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8007054:	431a      	orrs	r2, r3
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	7b5b      	ldrb	r3, [r3, #13]
 8007066:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800706a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800706e:	4313      	orrs	r3, r2
 8007070:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707e:	f043 0204 	orr.w	r2, r3, #4
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007086:	f107 0718 	add.w	r7, r7, #24
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop

08007090 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8007090:	b480      	push	{r7}
 8007092:	b089      	sub	sp, #36	; 0x24
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 800709c:	f04f 0300 	mov.w	r3, #0
 80070a0:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 80070a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80070a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070aa:	eddf 7a59 	vldr	s15, [pc, #356]	; 8007210 <I2C001_lConfigureBitRate+0x180>
 80070ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070b2:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 80070b6:	f04f 0300 	mov.w	r3, #0
 80070ba:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 80070bc:	f04f 0300 	mov.w	r3, #0
 80070c0:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 80070c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80070c6:	eddf 7a53 	vldr	s15, [pc, #332]	; 8007214 <I2C001_lConfigureBitRate+0x184>
 80070ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070d2:	d808      	bhi.n	80070e6 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80070d4:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8007218 <I2C001_lConfigureBitRate+0x188>
 80070d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80070dc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80070e0:	edc7 7a07 	vstr	s15, [r7, #28]
 80070e4:	e007      	b.n	80070f6 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80070e6:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800721c <I2C001_lConfigureBitRate+0x18c>
 80070ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80070ee:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80070f2:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 80070f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80070fa:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80070fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007106:	d803      	bhi.n	8007110 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8007108:	f04f 0300 	mov.w	r3, #0
 800710c:	61bb      	str	r3, [r7, #24]
 800710e:	e015      	b.n	800713c <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 8007110:	ed97 7a07 	vldr	s14, [r7, #28]
 8007114:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8007118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800711c:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 8007120:	ed97 7a06 	vldr	s14, [r7, #24]
 8007124:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8007220 <I2C001_lConfigureBitRate+0x190>
 8007128:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800712c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007130:	dd04      	ble.n	800713c <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 8007132:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007136:	f2c4 437f 	movt	r3, #17535	; 0x447f
 800713a:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 800713c:	edd7 7a06 	vldr	s15, [r7, #24]
 8007140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 800714a:	ed97 7a04 	vldr	s14, [r7, #16]
 800714e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007214 <I2C001_lConfigureBitRate+0x184>
 8007152:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800715a:	d81f      	bhi.n	800719c <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 800715c:	ed97 7a04 	vldr	s14, [r7, #16]
 8007160:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8007164:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007168:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8007224 <I2C001_lConfigureBitRate+0x194>
 800716c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8007170:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8007228 <I2C001_lConfigureBitRate+0x198>
 8007174:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	edd3 7a00 	vldr	s15, [r3]
 800717e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007182:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8007186:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 800718a:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 800718e:	eddf 7a27 	vldr	s15, [pc, #156]	; 800722c <I2C001_lConfigureBitRate+0x19c>
 8007192:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8007196:	edc7 7a05 	vstr	s15, [r7, #20]
 800719a:	e01e      	b.n	80071da <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 800719c:	ed97 7a04 	vldr	s14, [r7, #16]
 80071a0:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80071a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80071a8:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8007224 <I2C001_lConfigureBitRate+0x194>
 80071ac:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80071b0:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8007228 <I2C001_lConfigureBitRate+0x198>
 80071b4:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	edd3 7a00 	vldr	s15, [r3]
 80071be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071c2:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80071c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80071ca:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80071ce:	eddf 7a17 	vldr	s15, [pc, #92]	; 800722c <I2C001_lConfigureBitRate+0x19c>
 80071d2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80071d6:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 80071da:	ed97 7a05 	vldr	s14, [r7, #20]
 80071de:	eddf 7a10 	vldr	s15, [pc, #64]	; 8007220 <I2C001_lConfigureBitRate+0x190>
 80071e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80071e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ea:	dd04      	ble.n	80071f6 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 80071ec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80071f0:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80071f4:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 80071f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80071fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	edc3 7a00 	vstr	s15, [r3]
}
 8007204:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8007208:	46bd      	mov	sp, r7
 800720a:	bc80      	pop	{r7}
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	447a0000 	.word	0x447a0000
 8007214:	47c35000 	.word	0x47c35000
 8007218:	4ab2d05e 	.word	0x4ab2d05e
 800721c:	4a0f0d18 	.word	0x4a0f0d18
 8007220:	447fc000 	.word	0x447fc000
 8007224:	44800000 	.word	0x44800000
 8007228:	49742400 	.word	0x49742400
 800722c:	42f00000 	.word	0x42f00000

08007230 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 8007234:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007238:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800723c:	f7ff fb74 	bl	8006928 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8007240:	f643 2004 	movw	r0, #14852	; 0x3a04
 8007244:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007248:	f7ff fe44 	bl	8006ed4 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 800724c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007250:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007254:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007258:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800725c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800725e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007262:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 8007264:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007268:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800726c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007270:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007274:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007276:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800727a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 800727c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007280:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007284:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007288:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800728c:	6912      	ldr	r2, [r2, #16]
 800728e:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8007292:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8007294:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007298:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800729c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80072a0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072a4:	6852      	ldr	r2, [r2, #4]
 80072a6:	f042 0204 	orr.w	r2, r2, #4
 80072aa:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 80072ac:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80072b0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072b4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80072b8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80072be:	f022 0207 	bic.w	r2, r2, #7
 80072c2:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 80072c4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80072c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072cc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80072d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80072d6:	f042 0204 	orr.w	r2, r2, #4
 80072da:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 80072dc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80072e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072e4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80072e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072ec:	6912      	ldr	r2, [r2, #16]
 80072ee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80072f2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 80072f4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80072f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072fc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007300:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007304:	6852      	ldr	r2, [r2, #4]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 800730c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007310:	f7ff fb0a 	bl	8006928 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 8007314:	f643 201c 	movw	r0, #14876	; 0x3a1c
 8007318:	f6c0 0001 	movt	r0, #2049	; 0x801
 800731c:	f7ff fdda 	bl	8006ed4 <I2C001_lInit>
     /* Configuration of SCL Pin 1.1 based on User configuration */
  PORT1->PDR0  &= (~(PORT1_PDR0_PD1_Msk));
 8007320:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007324:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007328:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800732c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007330:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007332:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007336:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->PDR0  |= (((uint32_t)0 << PORT1_PDR0_PD1_Pos) & PORT1_PDR0_PD1_Msk);       
 8007338:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800733c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007340:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007344:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007348:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800734a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->IOCR0 |= ((uint32_t)24 << 11);
 800734c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007350:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007354:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007358:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800735c:	6912      	ldr	r2, [r2, #16]
 800735e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8007362:	611a      	str	r2, [r3, #16]
 	 
  PORT1->OMR |= ((uint32_t)0x01 << 1);          
 8007364:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007368:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800736c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007370:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007374:	6852      	ldr	r2, [r2, #4]
 8007376:	f042 0202 	orr.w	r2, r2, #2
 800737a:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 1.5 based on User configuration */
  PORT1->PDR0  &= (~(PORT1_PDR0_PD5_Msk));
 800737c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007380:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007384:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007388:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800738c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800738e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8007392:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->PDR0  |= (((uint32_t)0 << PORT1_PDR0_PD5_Pos) & PORT1_PDR0_PD5_Msk);
 8007394:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007398:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800739c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80073a0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80073a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80073a6:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT1->IOCR4 |= ((uint32_t)24 << 11);
 80073a8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80073ac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80073b0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80073b4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80073b8:	6952      	ldr	r2, [r2, #20]
 80073ba:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80073be:	615a      	str	r2, [r3, #20]
 	 
  PORT1->OMR |= ((uint32_t)0x01 << 5);
 80073c0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80073c4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80073c8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80073cc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80073d0:	6852      	ldr	r2, [r2, #4]
 80073d2:	f042 0220 	orr.w	r2, r2, #32
 80073d6:	605a      	str	r2, [r3, #4]

}
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop

080073dc <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 80073dc:	b480      	push	{r7}
 80073de:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bc80      	pop	{r7}
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop

080073e8 <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 80073f2:	f04f 0300 	mov.w	r3, #0
 80073f6:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8007404:	f04f 0304 	mov.w	r3, #4
 8007408:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740e:	f023 0204 	bic.w	r2, r3, #4
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 8007416:	f107 020c 	add.w	r2, r7, #12
 800741a:	f107 0308 	add.w	r3, r7, #8
 800741e:	6838      	ldr	r0, [r7, #0]
 8007420:	4611      	mov	r1, r2
 8007422:	461a      	mov	r2, r3
 8007424:	f7ff fe34 	bl	8007090 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007430:	f023 0303 	bic.w	r3, r3, #3
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	691a      	ldr	r2, [r3, #16]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8007442:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8007446:	431a      	orrs	r2, r3
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	695a      	ldr	r2, [r3, #20]
 8007450:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8007454:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 8007458:	4013      	ands	r3, r2
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b64      	cmp	r3, #100	; 0x64
 8007462:	d80f      	bhi.n	8007484 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800746e:	f04f 0300 	mov.w	r3, #0
 8007472:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8007476:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8007478:	4313      	orrs	r3, r2
 800747a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	615a      	str	r2, [r3, #20]
 8007482:	e00e      	b.n	80074a2 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8007496:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8007498:	4313      	orrs	r3, r2
 800749a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b64      	cmp	r3, #100	; 0x64
 80074b2:	d804      	bhi.n	80074be <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80074bc:	e005      	b.n	80074ca <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074c2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 80074ca:	f04f 0300 	mov.w	r3, #0
 80074ce:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	f043 0204 	orr.w	r2, r3, #4
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 80074dc:	693b      	ldr	r3, [r7, #16]
}
 80074de:	4618      	mov	r0, r3
 80074e0:	f107 0718 	add.w	r7, r7, #24
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 80074f2:	f04f 0300 	mov.w	r3, #0
 80074f6:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007504:	f003 0308 	and.w	r3, r3, #8
 8007508:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800750c:	2b00      	cmp	r3, #0
 800750e:	d003      	beq.n	8007518 <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8007510:	f04f 0300 	mov.w	r3, #0
 8007514:	73fb      	strb	r3, [r7, #15]
 8007516:	e009      	b.n	800752c <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800751e:	b2db      	uxtb	r3, r3
 8007520:	461a      	mov	r2, r3
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 8007526:	f04f 0301 	mov.w	r3, #1
 800752a:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 800752c:	7bfb      	ldrb	r3, [r7, #15]
}
 800752e:	4618      	mov	r0, r3
 8007530:	f107 0714 	add.w	r7, r7, #20
 8007534:	46bd      	mov	sp, r7
 8007536:	bc80      	pop	{r7}
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop

0800753c <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8007546:	f04f 0300 	mov.w	r3, #0
 800754a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007556:	f003 0302 	and.w	r3, r3, #2
 800755a:	2b00      	cmp	r3, #0
 800755c:	d003      	beq.n	8007566 <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 800755e:	f04f 0300 	mov.w	r3, #0
 8007562:	73fb      	strb	r3, [r7, #15]
       break;
 8007564:	e019      	b.n	800759a <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800756c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007570:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8007574:	2b00      	cmp	r3, #0
 8007576:	d003      	beq.n	8007580 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	73fb      	strb	r3, [r7, #15]
 800757e:	e00c      	b.n	800759a <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	785b      	ldrb	r3, [r3, #1]
 8007584:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8007594:	f04f 0301 	mov.w	r3, #1
 8007598:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 800759a:	7bfb      	ldrb	r3, [r7, #15]

}
 800759c:	4618      	mov	r0, r3
 800759e:	f107 0714 	add.w	r7, r7, #20
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bc80      	pop	{r7}
 80075a6:	4770      	bx	lr

080075a8 <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 80075b4:	f04f 0302 	mov.w	r3, #2
 80075b8:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 80075ba:	f04f 0300 	mov.w	r3, #0
 80075be:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80075c6:	78fb      	ldrb	r3, [r7, #3]
 80075c8:	2b04      	cmp	r3, #4
 80075ca:	d80d      	bhi.n	80075e8 <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d0:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 80075d2:	78fb      	ldrb	r3, [r7, #3]
 80075d4:	f103 030a 	add.w	r3, r3, #10
 80075d8:	f04f 0201 	mov.w	r2, #1
 80075dc:	fa02 f303 	lsl.w	r3, r2, r3
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	4013      	ands	r3, r2
 80075e4:	613b      	str	r3, [r7, #16]
 80075e6:	e035      	b.n	8007654 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 80075e8:	78fb      	ldrb	r3, [r7, #3]
 80075ea:	2b06      	cmp	r3, #6
 80075ec:	d107      	bne.n	80075fe <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f2:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	e02a      	b.n	8007654 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	2b05      	cmp	r3, #5
 8007602:	d107      	bne.n	8007614 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007608:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	f003 0302 	and.w	r3, r3, #2
 8007610:	613b      	str	r3, [r7, #16]
 8007612:	e01f      	b.n	8007654 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8007614:	78fb      	ldrb	r3, [r7, #3]
 8007616:	2b08      	cmp	r3, #8
 8007618:	d80e      	bhi.n	8007638 <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007620:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 8007622:	78fb      	ldrb	r3, [r7, #3]
 8007624:	f1a3 0307 	sub.w	r3, r3, #7
 8007628:	f04f 0201 	mov.w	r2, #1
 800762c:	fa02 f303 	lsl.w	r3, r2, r3
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	4013      	ands	r3, r2
 8007634:	613b      	str	r3, [r7, #16]
 8007636:	e00d      	b.n	8007654 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800763e:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8007640:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8007642:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8007646:	f04f 0201 	mov.w	r2, #1
 800764a:	fa02 f303 	lsl.w	r3, r2, r3
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	4013      	ands	r3, r2
 8007652:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 800765a:	f04f 0303 	mov.w	r3, #3
 800765e:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8007660:	697b      	ldr	r3, [r7, #20]
}
 8007662:	4618      	mov	r0, r3
 8007664:	f107 071c 	add.w	r7, r7, #28
 8007668:	46bd      	mov	sp, r7
 800766a:	bc80      	pop	{r7}
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop

08007670 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	460b      	mov	r3, r1
 800767a:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8007682:	78fb      	ldrb	r3, [r7, #3]
 8007684:	2b04      	cmp	r3, #4
 8007686:	d809      	bhi.n	800769c <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8007688:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 800768a:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 800768e:	f04f 0201 	mov.w	r2, #1
 8007692:	fa02 f203 	lsl.w	r2, r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	64da      	str	r2, [r3, #76]	; 0x4c
 800769a:	e025      	b.n	80076e8 <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 800769c:	78fb      	ldrb	r3, [r7, #3]
 800769e:	2b06      	cmp	r3, #6
 80076a0:	d104      	bne.n	80076ac <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f04f 0220 	mov.w	r2, #32
 80076a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80076aa:	e01d      	b.n	80076e8 <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80076ac:	78fb      	ldrb	r3, [r7, #3]
 80076ae:	2b05      	cmp	r3, #5
 80076b0:	d104      	bne.n	80076bc <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f04f 0202 	mov.w	r2, #2
 80076b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80076ba:	e015      	b.n	80076e8 <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80076bc:	78fb      	ldrb	r3, [r7, #3]
 80076be:	2b08      	cmp	r3, #8
 80076c0:	d809      	bhi.n	80076d6 <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 80076c2:	78fb      	ldrb	r3, [r7, #3]
 80076c4:	f1a3 0307 	sub.w	r3, r3, #7
 80076c8:	f04f 0201 	mov.w	r2, #1
 80076cc:	fa02 f203 	lsl.w	r2, r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80076d4:	e008      	b.n	80076e8 <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80076d6:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 80076d8:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80076dc:	f04f 0201 	mov.w	r2, #1
 80076e0:	fa02 f203 	lsl.w	r2, r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 80076e8:	f107 0714 	add.w	r7, r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bc80      	pop	{r7}
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop

080076f4 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f003 0307 	and.w	r3, r3, #7
 8007702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007704:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8007708:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007716:	4013      	ands	r3, r2
 8007718:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8007724:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800772c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800772e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8007732:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	60da      	str	r2, [r3, #12]
}
 800773a:	f107 0714 	add.w	r7, r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	bc80      	pop	{r7}
 8007742:	4770      	bx	lr

08007744 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8007748:	f04f 0001 	mov.w	r0, #1
 800774c:	f7ff ffd2 	bl	80076f4 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8007750:	f000 f978 	bl	8007a44 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8007754:	f7ff f97a 	bl	8006a4c <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8007758:	f000 fbfa 	bl	8007f50 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 800775c:	f7fe f9ac 	bl	8005ab8 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8007760:	f7fe fea6 	bl	80064b0 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8007764:	f7ff fd64 	bl	8007230 <I2C001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8007768:	f000 f808 	bl	800777c <DAVE_MUX_Init>
} //  End of function DAVE_Init
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop

08007770 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8007774:	f000 fbec 	bl	8007f50 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop

0800777c <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8007782:	463b      	mov	r3, r7
 8007784:	f04f 0200 	mov.w	r2, #0
 8007788:	601a      	str	r2, [r3, #0]
 800778a:	f103 0304 	add.w	r3, r3, #4
 800778e:	f04f 0200 	mov.w	r2, #0
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	f103 0304 	add.w	r3, r3, #4
 8007798:	f04f 0200 	mov.w	r2, #0
 800779c:	601a      	str	r2, [r3, #0]
 800779e:	f103 0304 	add.w	r3, r3, #4
 80077a2:	f04f 0200 	mov.w	r2, #0
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	f103 0304 	add.w	r3, r3, #4
 80077ac:	f04f 0200 	mov.w	r2, #0
 80077b0:	601a      	str	r2, [r3, #0]
 80077b2:	f103 0304 	add.w	r3, r3, #4
 80077b6:	f04f 0200 	mov.w	r2, #0
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 80077c0:	683a      	ldr	r2, [r7, #0]
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80077ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077cc:	f003 030f 	and.w	r3, r3, #15
 80077d0:	4313      	orrs	r3, r2
 80077d2:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 80077d4:	f04f 0300 	mov.w	r3, #0
 80077d8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80077e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80077e6:	f022 020f 	bic.w	r2, r2, #15
 80077ea:	641a      	str	r2, [r3, #64]	; 0x40
                         
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 80077ec:	68ba      	ldr	r2, [r7, #8]
 80077ee:	f04f 0300 	mov.w	r3, #0
 80077f2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80077f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f8:	f003 030f 	and.w	r3, r3, #15
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8007800:	f04f 0300 	mov.w	r3, #0
 8007804:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007808:	f04f 0200 	mov.w	r2, #0
 800780c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007810:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007812:	f022 020f 	bic.w	r2, r2, #15
 8007816:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8007818:	693a      	ldr	r2, [r7, #16]
 800781a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800781e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	4313      	orrs	r3, r2
 800782a:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 800782c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007830:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007834:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007838:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800783c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800783e:	f022 020f 	bic.w	r2, r2, #15
 8007842:	641a      	str	r2, [r3, #64]	; 0x40
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 8007844:	f04f 0300 	mov.w	r3, #0
 8007848:	f2c4 0303 	movt	r3, #16387	; 0x4003
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8007854:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8007858:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800785c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007860:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007864:	f042 0202 	orr.w	r2, r2, #2
 8007868:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 800786c:	f04f 0300 	mov.w	r3, #0
 8007870:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8007874:	f04f 0200 	mov.w	r2, #0
 8007878:	f2c4 0203 	movt	r2, #16387	; 0x4003
 800787c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8007880:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8007884:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007888:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800788c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8007890:	f04f 0300 	mov.w	r3, #0
 8007894:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007898:	f04f 0200 	mov.w	r2, #0
 800789c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80078a0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80078a4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80078a8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80078ac:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80078b0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 80078b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80078bc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80078c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80078c4:	69d2      	ldr	r2, [r2, #28]
 80078c6:	f022 0207 	bic.w	r2, r2, #7
 80078ca:	f042 0201 	orr.w	r2, r2, #1
 80078ce:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x02000004);		/*    DPTR = 4,  SIZE = 2 */ 
 80078d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80078d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80078dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80078e0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80078e4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80078e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80078ec:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80078f0:	f042 0204 	orr.w	r2, r2, #4
 80078f4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x02000000);		/*    DPTR = 0,  SIZE = 2 */ 
 80078f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007900:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007904:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007908:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 800790c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8007910:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007914:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8007918:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 800791c:	f04f 0300 	mov.w	r3, #0
 8007920:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8007924:	683a      	ldr	r2, [r7, #0]
 8007926:	f002 010f 	and.w	r1, r2, #15
 800792a:	f04f 0200 	mov.w	r2, #0
 800792e:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8007932:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007934:	f022 020f 	bic.w	r2, r2, #15
 8007938:	430a      	orrs	r2, r1
 800793a:	641a      	str	r2, [r3, #64]	; 0x40
          
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 800793c:	f04f 0300 	mov.w	r3, #0
 8007940:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	f002 010f 	and.w	r1, r2, #15
 800794a:	f04f 0200 	mov.w	r2, #0
 800794e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007952:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007954:	f022 020f 	bic.w	r2, r2, #15
 8007958:	430a      	orrs	r2, r1
 800795a:	641a      	str	r2, [r3, #64]	; 0x40
                 
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 800795c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007960:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	f002 010f 	and.w	r1, r2, #15
 800796a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800796e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007972:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007974:	f022 020f 	bic.w	r2, r2, #15
 8007978:	430a      	orrs	r2, r1
 800797a:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 800797c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007980:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007984:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007988:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800798c:	6952      	ldr	r2, [r2, #20]
 800798e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8007992:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8007996:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8007998:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800799c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80079a0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80079a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80079a8:	6912      	ldr	r2, [r2, #16]
 80079aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80079ae:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.1 : PORT1_IOCR0_PC1_PCR and PORT1_IOCR0_PC1_OE */					   
 80079b0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80079b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80079b8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80079bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80079c0:	6912      	ldr	r2, [r2, #16]
 80079c2:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80079c6:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 80079ca:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
 80079cc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80079d0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80079d4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80079d8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80079dc:	6952      	ldr	r2, [r2, #20]
 80079de:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80079e2:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 80079e6:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 80079e8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80079ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80079f0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80079f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80079f8:	6912      	ldr	r2, [r2, #16]
 80079fa:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80079fe:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8007a02:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8007a04:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007a08:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007a0c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007a10:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007a14:	6912      	ldr	r2, [r2, #16]
 8007a16:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8007a1a:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8007a1e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8007a20:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007a24:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007a28:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007a2c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007a30:	6952      	ldr	r2, [r2, #20]
 8007a32:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007a36:	615a      	str	r2, [r3, #20]
					      
}
 8007a38:	f107 071c 	add.w	r7, r7, #28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bc80      	pop	{r7}
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop

08007a44 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8007a44:	b480      	push	{r7}
 8007a46:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bc80      	pop	{r7}
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop

08007a50 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8007a58:	f04f 0300 	mov.w	r3, #0
 8007a5c:	60fb      	str	r3, [r7, #12]
 8007a5e:	e007      	b.n	8007a70 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	bf00      	nop
 8007a66:	bf00      	nop
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f103 0301 	add.w	r3, r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d3f3      	bcc.n	8007a60 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8007a78:	f107 0714 	add.w	r7, r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bc80      	pop	{r7}
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop

08007a84 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8007a8a:	f04f 0301 	mov.w	r3, #1
 8007a8e:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8007a90:	f244 7310 	movw	r3, #18192	; 0x4710
 8007a94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	f04f 0302 	mov.w	r3, #2
 8007a9e:	f2c0 0301 	movt	r3, #1
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d002      	beq.n	8007aae <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8007aa8:	f04f 0300 	mov.w	r3, #0
 8007aac:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8007aae:	687b      	ldr	r3, [r7, #4]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f107 070c 	add.w	r7, r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8007ac0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8007ac4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0301 	and.w	r3, r3, #1
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10b      	bne.n	8007aea <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8007ad2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8007ad6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007ada:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8007ade:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007ae2:	6852      	ldr	r2, [r2, #4]
 8007ae4:	f042 0201 	orr.w	r2, r2, #1
 8007ae8:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8007aea:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007aee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8007afc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007b00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b04:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8007b08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007b0c:	6892      	ldr	r2, [r2, #8]
 8007b0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b12:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8007b14:	f244 7310 	movw	r3, #18192	; 0x4710
 8007b18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b1c:	f244 7210 	movw	r2, #18192	; 0x4710
 8007b20:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007b24:	6852      	ldr	r2, [r2, #4]
 8007b26:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007b2a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8007b2c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007b30:	f7ff ff8e 	bl	8007a50 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8007b34:	f244 7310 	movw	r3, #18192	; 0x4710
 8007b38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b3c:	f244 7210 	movw	r2, #18192	; 0x4710
 8007b40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007b44:	6852      	ldr	r2, [r2, #4]
 8007b46:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8007b4a:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop

08007b50 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8007b56:	f04f 0301 	mov.w	r3, #1
 8007b5a:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8007b5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8007b60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b64:	f244 7210 	movw	r2, #18192	; 0x4710
 8007b68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007b6c:	6852      	ldr	r2, [r2, #4]
 8007b6e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b72:	f022 0202 	bic.w	r2, r2, #2
 8007b76:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8007b78:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8007b7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d054      	beq.n	8007c34 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8007b8a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8007b8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b92:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8007b96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007b9a:	6852      	ldr	r2, [r2, #4]
 8007b9c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007ba0:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8007ba2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8007ba6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007baa:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8007bae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007bb2:	6852      	ldr	r2, [r2, #4]
 8007bb4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8007bb8:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8007bba:	f244 7310 	movw	r3, #18192	; 0x4710
 8007bbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007bc2:	f244 7210 	movw	r2, #18192	; 0x4710
 8007bc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007bca:	68d2      	ldr	r2, [r2, #12]
 8007bcc:	f022 0201 	bic.w	r2, r2, #1
 8007bd0:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8007bd2:	f244 7310 	movw	r3, #18192	; 0x4710
 8007bd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007bda:	f244 7210 	movw	r2, #18192	; 0x4710
 8007bde:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007be2:	6852      	ldr	r2, [r2, #4]
 8007be4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007be8:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8007bea:	f244 6350 	movw	r3, #18000	; 0x4650
 8007bee:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8007bf0:	f04f 000a 	mov.w	r0, #10
 8007bf4:	f7ff ff2c 	bl	8007a50 <CLK001_Delay>
        timeout_count--;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8007bfe:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8007c00:	f244 7310 	movw	r3, #18192	; 0x4710
 8007c04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8007c0e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8007c12:	d002      	beq.n	8007c1a <CLK001_SetMainPLLClkSrc+0xca>
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1ea      	bne.n	8007bf0 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8007c1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8007c1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8007c28:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8007c2c:	d002      	beq.n	8007c34 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8007c2e:	f04f 0300 	mov.w	r3, #0
 8007c32:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8007c34:	687b      	ldr	r3, [r7, #4]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	f107 0708 	add.w	r7, r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8007c46:	f04f 0301 	mov.w	r3, #1
 8007c4a:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8007c4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8007c50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0304 	and.w	r3, r3, #4
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	f040 8097 	bne.w	8007d8e <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8007c60:	f640 139c 	movw	r3, #2460	; 0x99c
 8007c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007c68:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007c6c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8007c70:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8007c72:	f640 139c 	movw	r3, #2460	; 0x99c
 8007c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8007c80:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8007c84:	fba3 1302 	umull	r1, r3, r3, r2
 8007c88:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8007c8c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007c90:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8007c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007c98:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8007c9a:	f244 7310 	movw	r3, #18192	; 0x4710
 8007c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007ca2:	f244 7210 	movw	r2, #18192	; 0x4710
 8007ca6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007caa:	6852      	ldr	r2, [r2, #4]
 8007cac:	f042 0201 	orr.w	r2, r2, #1
 8007cb0:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8007cb2:	f244 7310 	movw	r3, #18192	; 0x4710
 8007cb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007cba:	f244 7210 	movw	r2, #18192	; 0x4710
 8007cbe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007cc2:	6852      	ldr	r2, [r2, #4]
 8007cc4:	f042 0210 	orr.w	r2, r2, #16
 8007cc8:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007cca:	f244 7310 	movw	r3, #18192	; 0x4710
 8007cce:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8007cd2:	f640 12a0 	movw	r2, #2464	; 0x9a0
 8007cd6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007cda:	6812      	ldr	r2, [r2, #0]
 8007cdc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8007ce0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007ce4:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8007ce6:	f244 7310 	movw	r3, #18192	; 0x4710
 8007cea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007cee:	f244 7210 	movw	r2, #18192	; 0x4710
 8007cf2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007cf6:	6852      	ldr	r2, [r2, #4]
 8007cf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cfc:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8007cfe:	f244 7310 	movw	r3, #18192	; 0x4710
 8007d02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007d06:	f244 7210 	movw	r2, #18192	; 0x4710
 8007d0a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007d0e:	6852      	ldr	r2, [r2, #4]
 8007d10:	f022 0210 	bic.w	r2, r2, #16
 8007d14:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8007d16:	f244 7310 	movw	r3, #18192	; 0x4710
 8007d1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007d1e:	f244 7210 	movw	r2, #18192	; 0x4710
 8007d22:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007d26:	6852      	ldr	r2, [r2, #4]
 8007d28:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007d2c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8007d2e:	f244 6350 	movw	r3, #18000	; 0x4650
 8007d32:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8007d34:	f04f 000a 	mov.w	r0, #10
 8007d38:	f7ff fe8a 	bl	8007a50 <CLK001_Delay>
        timeout_count--;
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d42:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8007d44:	f244 7310 	movw	r3, #18192	; 0x4710
 8007d48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d102      	bne.n	8007d5c <CLK001_ConfigMainPLL+0x11c>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1eb      	bne.n	8007d34 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8007d5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8007d60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f003 0304 	and.w	r3, r3, #4
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00c      	beq.n	8007d88 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8007d6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8007d72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007d76:	f244 7210 	movw	r2, #18192	; 0x4710
 8007d7a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007d7e:	6852      	ldr	r2, [r2, #4]
 8007d80:	f022 0201 	bic.w	r2, r2, #1
 8007d84:	605a      	str	r2, [r3, #4]
 8007d86:	e002      	b.n	8007d8e <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8007d88:	f04f 0300 	mov.w	r3, #0
 8007d8c:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8007d8e:	687b      	ldr	r3, [r7, #4]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	f107 0708 	add.w	r7, r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop

08007d9c <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8007da2:	f04f 0301 	mov.w	r3, #1
 8007da6:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8007da8:	f244 7310 	movw	r3, #18192	; 0x4710
 8007dac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007db0:	f244 7210 	movw	r2, #18192	; 0x4710
 8007db4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007db8:	6852      	ldr	r2, [r2, #4]
 8007dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dbe:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8007dc0:	f640 139c 	movw	r3, #2460	; 0x99c
 8007dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007dc8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007dcc:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8007dd0:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8007dd2:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007dd6:	f7ff fe3b 	bl	8007a50 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8007dda:	f640 139c 	movw	r3, #2460	; 0x99c
 8007dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8007de8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8007dec:	f2c0 131e 	movt	r3, #286	; 0x11e
 8007df0:	fba3 1302 	umull	r1, r3, r3, r2
 8007df4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8007df8:	f103 32ff 	add.w	r2, r3, #4294967295
 8007dfc:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8007e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e04:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007e06:	f244 7310 	movw	r3, #18192	; 0x4710
 8007e0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8007e0e:	f640 12a0 	movw	r2, #2464	; 0x9a0
 8007e12:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007e16:	6812      	ldr	r2, [r2, #0]
 8007e18:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8007e1c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007e20:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8007e22:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007e26:	f7ff fe13 	bl	8007a50 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8007e2a:	f640 139c 	movw	r3, #2460	; 0x99c
 8007e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8007e38:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8007e3c:	f2c0 03be 	movt	r3, #190	; 0xbe
 8007e40:	fba3 1302 	umull	r1, r3, r3, r2
 8007e44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007e48:	f103 32ff 	add.w	r2, r3, #4294967295
 8007e4c:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8007e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e54:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8007e56:	f244 7310 	movw	r3, #18192	; 0x4710
 8007e5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8007e5e:	f640 12a0 	movw	r2, #2464	; 0x9a0
 8007e62:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007e66:	6812      	ldr	r2, [r2, #0]
 8007e68:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8007e6c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8007e70:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8007e72:	f04f 0096 	mov.w	r0, #150	; 0x96
 8007e76:	f7ff fdeb 	bl	8007a50 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8007e7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8007e7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007e82:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8007e86:	f2c0 0203 	movt	r2, #3
 8007e8a:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8007e8c:	f244 7310 	movw	r3, #18192	; 0x4710
 8007e90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8007e9a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d11e      	bne.n	8007ee0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8007ea2:	f244 7310 	movw	r3, #18192	; 0x4710
 8007ea6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8007eb0:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8007eb4:	2b27      	cmp	r3, #39	; 0x27
 8007eb6:	d113      	bne.n	8007ee0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8007eb8:	f244 7310 	movw	r3, #18192	; 0x4710
 8007ebc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10a      	bne.n	8007ee0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8007eca:	f244 7310 	movw	r3, #18192	; 0x4710
 8007ece:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007ed8:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d002      	beq.n	8007ee6 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8007ee6:	f244 1360 	movw	r3, #16736	; 0x4160
 8007eea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007eee:	f04f 0205 	mov.w	r2, #5
 8007ef2:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8007ef4:	687b      	ldr	r3, [r7, #4]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f107 0708 	add.w	r7, r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8007f06:	f04f 0301 	mov.w	r3, #1
 8007f0a:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8007f0c:	f7ff fdd6 	bl	8007abc <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8007f10:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007f14:	f7ff fd9c 	bl	8007a50 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8007f18:	f7ff fe1a 	bl	8007b50 <CLK001_SetMainPLLClkSrc>
 8007f1c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8007f1e:	f7ff fe8f 	bl	8007c40 <CLK001_ConfigMainPLL>
 8007f22:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8007f24:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8007f28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007f2c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8007f30:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007f34:	68d2      	ldr	r2, [r2, #12]
 8007f36:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007f3a:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8007f3c:	f7ff ff2e 	bl	8007d9c <CLK001_FreqStepupMainPLL>
 8007f40:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8007f42:	687b      	ldr	r3, [r7, #4]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	f107 0708 	add.w	r7, r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop

08007f50 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8007f56:	f04f 0300 	mov.w	r3, #0
 8007f5a:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8007f5c:	f7ff fd92 	bl	8007a84 <CLK001_SysClk_Valid>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d105      	bne.n	8007f72 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8007f66:	f7ff ffcb 	bl	8007f00 <CLK001_SysClk_Init>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8007f72:	f7fc fda3 	bl	8004abc <SystemCoreClockUpdate>
}
 8007f76:	f107 0708 	add.w	r7, r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop

08007f80 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8007f80:	b480      	push	{r7}
 8007f82:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8007f84:	f04f 0300 	mov.w	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bc80      	pop	{r7}
 8007f8e:	4770      	bx	lr

08007f90 <__aeabi_drsub>:
 8007f90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007f94:	e002      	b.n	8007f9c <__adddf3>
 8007f96:	bf00      	nop

08007f98 <__aeabi_dsub>:
 8007f98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08007f9c <__adddf3>:
 8007f9c:	b530      	push	{r4, r5, lr}
 8007f9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007fa2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007fa6:	ea94 0f05 	teq	r4, r5
 8007faa:	bf08      	it	eq
 8007fac:	ea90 0f02 	teqeq	r0, r2
 8007fb0:	bf1f      	itttt	ne
 8007fb2:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007fb6:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007fba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007fbe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007fc2:	f000 80e2 	beq.w	800818a <__adddf3+0x1ee>
 8007fc6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007fca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007fce:	bfb8      	it	lt
 8007fd0:	426d      	neglt	r5, r5
 8007fd2:	dd0c      	ble.n	8007fee <__adddf3+0x52>
 8007fd4:	442c      	add	r4, r5
 8007fd6:	ea80 0202 	eor.w	r2, r0, r2
 8007fda:	ea81 0303 	eor.w	r3, r1, r3
 8007fde:	ea82 0000 	eor.w	r0, r2, r0
 8007fe2:	ea83 0101 	eor.w	r1, r3, r1
 8007fe6:	ea80 0202 	eor.w	r2, r0, r2
 8007fea:	ea81 0303 	eor.w	r3, r1, r3
 8007fee:	2d36      	cmp	r5, #54	; 0x36
 8007ff0:	bf88      	it	hi
 8007ff2:	bd30      	pophi	{r4, r5, pc}
 8007ff4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007ff8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007ffc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008000:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008004:	d002      	beq.n	800800c <__adddf3+0x70>
 8008006:	4240      	negs	r0, r0
 8008008:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800800c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008010:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008014:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008018:	d002      	beq.n	8008020 <__adddf3+0x84>
 800801a:	4252      	negs	r2, r2
 800801c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008020:	ea94 0f05 	teq	r4, r5
 8008024:	f000 80a7 	beq.w	8008176 <__adddf3+0x1da>
 8008028:	f1a4 0401 	sub.w	r4, r4, #1
 800802c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008030:	db0d      	blt.n	800804e <__adddf3+0xb2>
 8008032:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008036:	fa22 f205 	lsr.w	r2, r2, r5
 800803a:	1880      	adds	r0, r0, r2
 800803c:	f141 0100 	adc.w	r1, r1, #0
 8008040:	fa03 f20e 	lsl.w	r2, r3, lr
 8008044:	1880      	adds	r0, r0, r2
 8008046:	fa43 f305 	asr.w	r3, r3, r5
 800804a:	4159      	adcs	r1, r3
 800804c:	e00e      	b.n	800806c <__adddf3+0xd0>
 800804e:	f1a5 0520 	sub.w	r5, r5, #32
 8008052:	f10e 0e20 	add.w	lr, lr, #32
 8008056:	2a01      	cmp	r2, #1
 8008058:	fa03 fc0e 	lsl.w	ip, r3, lr
 800805c:	bf28      	it	cs
 800805e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8008062:	fa43 f305 	asr.w	r3, r3, r5
 8008066:	18c0      	adds	r0, r0, r3
 8008068:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800806c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008070:	d507      	bpl.n	8008082 <__adddf3+0xe6>
 8008072:	f04f 0e00 	mov.w	lr, #0
 8008076:	f1dc 0c00 	rsbs	ip, ip, #0
 800807a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800807e:	eb6e 0101 	sbc.w	r1, lr, r1
 8008082:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008086:	d31b      	bcc.n	80080c0 <__adddf3+0x124>
 8008088:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800808c:	d30c      	bcc.n	80080a8 <__adddf3+0x10c>
 800808e:	0849      	lsrs	r1, r1, #1
 8008090:	ea5f 0030 	movs.w	r0, r0, rrx
 8008094:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8008098:	f104 0401 	add.w	r4, r4, #1
 800809c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80080a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80080a4:	f080 809a 	bcs.w	80081dc <__adddf3+0x240>
 80080a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80080ac:	bf08      	it	eq
 80080ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80080b2:	f150 0000 	adcs.w	r0, r0, #0
 80080b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80080ba:	ea41 0105 	orr.w	r1, r1, r5
 80080be:	bd30      	pop	{r4, r5, pc}
 80080c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80080c4:	4140      	adcs	r0, r0
 80080c6:	eb41 0101 	adc.w	r1, r1, r1
 80080ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80080ce:	f1a4 0401 	sub.w	r4, r4, #1
 80080d2:	d1e9      	bne.n	80080a8 <__adddf3+0x10c>
 80080d4:	f091 0f00 	teq	r1, #0
 80080d8:	bf04      	itt	eq
 80080da:	4601      	moveq	r1, r0
 80080dc:	2000      	moveq	r0, #0
 80080de:	fab1 f381 	clz	r3, r1
 80080e2:	bf08      	it	eq
 80080e4:	3320      	addeq	r3, #32
 80080e6:	f1a3 030b 	sub.w	r3, r3, #11
 80080ea:	f1b3 0220 	subs.w	r2, r3, #32
 80080ee:	da0c      	bge.n	800810a <__adddf3+0x16e>
 80080f0:	320c      	adds	r2, #12
 80080f2:	dd08      	ble.n	8008106 <__adddf3+0x16a>
 80080f4:	f102 0c14 	add.w	ip, r2, #20
 80080f8:	f1c2 020c 	rsb	r2, r2, #12
 80080fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8008100:	fa21 f102 	lsr.w	r1, r1, r2
 8008104:	e00c      	b.n	8008120 <__adddf3+0x184>
 8008106:	f102 0214 	add.w	r2, r2, #20
 800810a:	bfd8      	it	le
 800810c:	f1c2 0c20 	rsble	ip, r2, #32
 8008110:	fa01 f102 	lsl.w	r1, r1, r2
 8008114:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008118:	bfdc      	itt	le
 800811a:	ea41 010c 	orrle.w	r1, r1, ip
 800811e:	4090      	lslle	r0, r2
 8008120:	1ae4      	subs	r4, r4, r3
 8008122:	bfa2      	ittt	ge
 8008124:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008128:	4329      	orrge	r1, r5
 800812a:	bd30      	popge	{r4, r5, pc}
 800812c:	ea6f 0404 	mvn.w	r4, r4
 8008130:	3c1f      	subs	r4, #31
 8008132:	da1c      	bge.n	800816e <__adddf3+0x1d2>
 8008134:	340c      	adds	r4, #12
 8008136:	dc0e      	bgt.n	8008156 <__adddf3+0x1ba>
 8008138:	f104 0414 	add.w	r4, r4, #20
 800813c:	f1c4 0220 	rsb	r2, r4, #32
 8008140:	fa20 f004 	lsr.w	r0, r0, r4
 8008144:	fa01 f302 	lsl.w	r3, r1, r2
 8008148:	ea40 0003 	orr.w	r0, r0, r3
 800814c:	fa21 f304 	lsr.w	r3, r1, r4
 8008150:	ea45 0103 	orr.w	r1, r5, r3
 8008154:	bd30      	pop	{r4, r5, pc}
 8008156:	f1c4 040c 	rsb	r4, r4, #12
 800815a:	f1c4 0220 	rsb	r2, r4, #32
 800815e:	fa20 f002 	lsr.w	r0, r0, r2
 8008162:	fa01 f304 	lsl.w	r3, r1, r4
 8008166:	ea40 0003 	orr.w	r0, r0, r3
 800816a:	4629      	mov	r1, r5
 800816c:	bd30      	pop	{r4, r5, pc}
 800816e:	fa21 f004 	lsr.w	r0, r1, r4
 8008172:	4629      	mov	r1, r5
 8008174:	bd30      	pop	{r4, r5, pc}
 8008176:	f094 0f00 	teq	r4, #0
 800817a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800817e:	bf06      	itte	eq
 8008180:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8008184:	3401      	addeq	r4, #1
 8008186:	3d01      	subne	r5, #1
 8008188:	e74e      	b.n	8008028 <__adddf3+0x8c>
 800818a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800818e:	bf18      	it	ne
 8008190:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008194:	d029      	beq.n	80081ea <__adddf3+0x24e>
 8008196:	ea94 0f05 	teq	r4, r5
 800819a:	bf08      	it	eq
 800819c:	ea90 0f02 	teqeq	r0, r2
 80081a0:	d005      	beq.n	80081ae <__adddf3+0x212>
 80081a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80081a6:	bf04      	itt	eq
 80081a8:	4619      	moveq	r1, r3
 80081aa:	4610      	moveq	r0, r2
 80081ac:	bd30      	pop	{r4, r5, pc}
 80081ae:	ea91 0f03 	teq	r1, r3
 80081b2:	bf1e      	ittt	ne
 80081b4:	2100      	movne	r1, #0
 80081b6:	2000      	movne	r0, #0
 80081b8:	bd30      	popne	{r4, r5, pc}
 80081ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80081be:	d105      	bne.n	80081cc <__adddf3+0x230>
 80081c0:	0040      	lsls	r0, r0, #1
 80081c2:	4149      	adcs	r1, r1
 80081c4:	bf28      	it	cs
 80081c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80081ca:	bd30      	pop	{r4, r5, pc}
 80081cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80081d0:	bf3c      	itt	cc
 80081d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80081d6:	bd30      	popcc	{r4, r5, pc}
 80081d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80081e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80081e4:	f04f 0000 	mov.w	r0, #0
 80081e8:	bd30      	pop	{r4, r5, pc}
 80081ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80081ee:	bf1a      	itte	ne
 80081f0:	4619      	movne	r1, r3
 80081f2:	4610      	movne	r0, r2
 80081f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80081f8:	bf1c      	itt	ne
 80081fa:	460b      	movne	r3, r1
 80081fc:	4602      	movne	r2, r0
 80081fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008202:	bf06      	itte	eq
 8008204:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008208:	ea91 0f03 	teqeq	r1, r3
 800820c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008210:	bd30      	pop	{r4, r5, pc}
 8008212:	bf00      	nop

08008214 <__aeabi_ui2d>:
 8008214:	f090 0f00 	teq	r0, #0
 8008218:	bf04      	itt	eq
 800821a:	2100      	moveq	r1, #0
 800821c:	4770      	bxeq	lr
 800821e:	b530      	push	{r4, r5, lr}
 8008220:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008224:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008228:	f04f 0500 	mov.w	r5, #0
 800822c:	f04f 0100 	mov.w	r1, #0
 8008230:	e750      	b.n	80080d4 <__adddf3+0x138>
 8008232:	bf00      	nop

08008234 <__aeabi_i2d>:
 8008234:	f090 0f00 	teq	r0, #0
 8008238:	bf04      	itt	eq
 800823a:	2100      	moveq	r1, #0
 800823c:	4770      	bxeq	lr
 800823e:	b530      	push	{r4, r5, lr}
 8008240:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008244:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008248:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800824c:	bf48      	it	mi
 800824e:	4240      	negmi	r0, r0
 8008250:	f04f 0100 	mov.w	r1, #0
 8008254:	e73e      	b.n	80080d4 <__adddf3+0x138>
 8008256:	bf00      	nop

08008258 <__aeabi_f2d>:
 8008258:	0042      	lsls	r2, r0, #1
 800825a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800825e:	ea4f 0131 	mov.w	r1, r1, rrx
 8008262:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8008266:	bf1f      	itttt	ne
 8008268:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800826c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8008270:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8008274:	4770      	bxne	lr
 8008276:	f092 0f00 	teq	r2, #0
 800827a:	bf14      	ite	ne
 800827c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8008280:	4770      	bxeq	lr
 8008282:	b530      	push	{r4, r5, lr}
 8008284:	f44f 7460 	mov.w	r4, #896	; 0x380
 8008288:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800828c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008290:	e720      	b.n	80080d4 <__adddf3+0x138>
 8008292:	bf00      	nop

08008294 <__aeabi_ul2d>:
 8008294:	ea50 0201 	orrs.w	r2, r0, r1
 8008298:	bf08      	it	eq
 800829a:	4770      	bxeq	lr
 800829c:	b530      	push	{r4, r5, lr}
 800829e:	f04f 0500 	mov.w	r5, #0
 80082a2:	e00a      	b.n	80082ba <__aeabi_l2d+0x16>

080082a4 <__aeabi_l2d>:
 80082a4:	ea50 0201 	orrs.w	r2, r0, r1
 80082a8:	bf08      	it	eq
 80082aa:	4770      	bxeq	lr
 80082ac:	b530      	push	{r4, r5, lr}
 80082ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80082b2:	d502      	bpl.n	80082ba <__aeabi_l2d+0x16>
 80082b4:	4240      	negs	r0, r0
 80082b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80082ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80082be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80082c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80082c6:	f43f aedc 	beq.w	8008082 <__adddf3+0xe6>
 80082ca:	f04f 0203 	mov.w	r2, #3
 80082ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80082d2:	bf18      	it	ne
 80082d4:	3203      	addne	r2, #3
 80082d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80082da:	bf18      	it	ne
 80082dc:	3203      	addne	r2, #3
 80082de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80082e2:	f1c2 0320 	rsb	r3, r2, #32
 80082e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80082ea:	fa20 f002 	lsr.w	r0, r0, r2
 80082ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80082f2:	ea40 000e 	orr.w	r0, r0, lr
 80082f6:	fa21 f102 	lsr.w	r1, r1, r2
 80082fa:	4414      	add	r4, r2
 80082fc:	e6c1      	b.n	8008082 <__adddf3+0xe6>
 80082fe:	bf00      	nop

08008300 <__aeabi_dmul>:
 8008300:	b570      	push	{r4, r5, r6, lr}
 8008302:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008306:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800830a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800830e:	bf1d      	ittte	ne
 8008310:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008314:	ea94 0f0c 	teqne	r4, ip
 8008318:	ea95 0f0c 	teqne	r5, ip
 800831c:	f000 f8de 	bleq	80084dc <__aeabi_dmul+0x1dc>
 8008320:	442c      	add	r4, r5
 8008322:	ea81 0603 	eor.w	r6, r1, r3
 8008326:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800832a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800832e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8008332:	bf18      	it	ne
 8008334:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008338:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800833c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008340:	d038      	beq.n	80083b4 <__aeabi_dmul+0xb4>
 8008342:	fba0 ce02 	umull	ip, lr, r0, r2
 8008346:	f04f 0500 	mov.w	r5, #0
 800834a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800834e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8008352:	fbe0 e503 	umlal	lr, r5, r0, r3
 8008356:	f04f 0600 	mov.w	r6, #0
 800835a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800835e:	f09c 0f00 	teq	ip, #0
 8008362:	bf18      	it	ne
 8008364:	f04e 0e01 	orrne.w	lr, lr, #1
 8008368:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800836c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8008370:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8008374:	d204      	bcs.n	8008380 <__aeabi_dmul+0x80>
 8008376:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800837a:	416d      	adcs	r5, r5
 800837c:	eb46 0606 	adc.w	r6, r6, r6
 8008380:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8008384:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008388:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800838c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008390:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008394:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008398:	bf88      	it	hi
 800839a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800839e:	d81e      	bhi.n	80083de <__aeabi_dmul+0xde>
 80083a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80083a4:	bf08      	it	eq
 80083a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80083aa:	f150 0000 	adcs.w	r0, r0, #0
 80083ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80083b2:	bd70      	pop	{r4, r5, r6, pc}
 80083b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80083b8:	ea46 0101 	orr.w	r1, r6, r1
 80083bc:	ea40 0002 	orr.w	r0, r0, r2
 80083c0:	ea81 0103 	eor.w	r1, r1, r3
 80083c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80083c8:	bfc2      	ittt	gt
 80083ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80083ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80083d2:	bd70      	popgt	{r4, r5, r6, pc}
 80083d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80083d8:	f04f 0e00 	mov.w	lr, #0
 80083dc:	3c01      	subs	r4, #1
 80083de:	f300 80ab 	bgt.w	8008538 <__aeabi_dmul+0x238>
 80083e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80083e6:	bfde      	ittt	le
 80083e8:	2000      	movle	r0, #0
 80083ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80083ee:	bd70      	pople	{r4, r5, r6, pc}
 80083f0:	f1c4 0400 	rsb	r4, r4, #0
 80083f4:	3c20      	subs	r4, #32
 80083f6:	da35      	bge.n	8008464 <__aeabi_dmul+0x164>
 80083f8:	340c      	adds	r4, #12
 80083fa:	dc1b      	bgt.n	8008434 <__aeabi_dmul+0x134>
 80083fc:	f104 0414 	add.w	r4, r4, #20
 8008400:	f1c4 0520 	rsb	r5, r4, #32
 8008404:	fa00 f305 	lsl.w	r3, r0, r5
 8008408:	fa20 f004 	lsr.w	r0, r0, r4
 800840c:	fa01 f205 	lsl.w	r2, r1, r5
 8008410:	ea40 0002 	orr.w	r0, r0, r2
 8008414:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008418:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800841c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008420:	fa21 f604 	lsr.w	r6, r1, r4
 8008424:	eb42 0106 	adc.w	r1, r2, r6
 8008428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800842c:	bf08      	it	eq
 800842e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	f1c4 040c 	rsb	r4, r4, #12
 8008438:	f1c4 0520 	rsb	r5, r4, #32
 800843c:	fa00 f304 	lsl.w	r3, r0, r4
 8008440:	fa20 f005 	lsr.w	r0, r0, r5
 8008444:	fa01 f204 	lsl.w	r2, r1, r4
 8008448:	ea40 0002 	orr.w	r0, r0, r2
 800844c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008450:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008454:	f141 0100 	adc.w	r1, r1, #0
 8008458:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800845c:	bf08      	it	eq
 800845e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	f1c4 0520 	rsb	r5, r4, #32
 8008468:	fa00 f205 	lsl.w	r2, r0, r5
 800846c:	ea4e 0e02 	orr.w	lr, lr, r2
 8008470:	fa20 f304 	lsr.w	r3, r0, r4
 8008474:	fa01 f205 	lsl.w	r2, r1, r5
 8008478:	ea43 0302 	orr.w	r3, r3, r2
 800847c:	fa21 f004 	lsr.w	r0, r1, r4
 8008480:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008484:	fa21 f204 	lsr.w	r2, r1, r4
 8008488:	ea20 0002 	bic.w	r0, r0, r2
 800848c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008490:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008494:	bf08      	it	eq
 8008496:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800849a:	bd70      	pop	{r4, r5, r6, pc}
 800849c:	f094 0f00 	teq	r4, #0
 80084a0:	d10f      	bne.n	80084c2 <__aeabi_dmul+0x1c2>
 80084a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80084a6:	0040      	lsls	r0, r0, #1
 80084a8:	eb41 0101 	adc.w	r1, r1, r1
 80084ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80084b0:	bf08      	it	eq
 80084b2:	3c01      	subeq	r4, #1
 80084b4:	d0f7      	beq.n	80084a6 <__aeabi_dmul+0x1a6>
 80084b6:	ea41 0106 	orr.w	r1, r1, r6
 80084ba:	f095 0f00 	teq	r5, #0
 80084be:	bf18      	it	ne
 80084c0:	4770      	bxne	lr
 80084c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80084c6:	0052      	lsls	r2, r2, #1
 80084c8:	eb43 0303 	adc.w	r3, r3, r3
 80084cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80084d0:	bf08      	it	eq
 80084d2:	3d01      	subeq	r5, #1
 80084d4:	d0f7      	beq.n	80084c6 <__aeabi_dmul+0x1c6>
 80084d6:	ea43 0306 	orr.w	r3, r3, r6
 80084da:	4770      	bx	lr
 80084dc:	ea94 0f0c 	teq	r4, ip
 80084e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80084e4:	bf18      	it	ne
 80084e6:	ea95 0f0c 	teqne	r5, ip
 80084ea:	d00c      	beq.n	8008506 <__aeabi_dmul+0x206>
 80084ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80084f0:	bf18      	it	ne
 80084f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80084f6:	d1d1      	bne.n	800849c <__aeabi_dmul+0x19c>
 80084f8:	ea81 0103 	eor.w	r1, r1, r3
 80084fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008500:	f04f 0000 	mov.w	r0, #0
 8008504:	bd70      	pop	{r4, r5, r6, pc}
 8008506:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800850a:	bf06      	itte	eq
 800850c:	4610      	moveq	r0, r2
 800850e:	4619      	moveq	r1, r3
 8008510:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008514:	d019      	beq.n	800854a <__aeabi_dmul+0x24a>
 8008516:	ea94 0f0c 	teq	r4, ip
 800851a:	d102      	bne.n	8008522 <__aeabi_dmul+0x222>
 800851c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008520:	d113      	bne.n	800854a <__aeabi_dmul+0x24a>
 8008522:	ea95 0f0c 	teq	r5, ip
 8008526:	d105      	bne.n	8008534 <__aeabi_dmul+0x234>
 8008528:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800852c:	bf1c      	itt	ne
 800852e:	4610      	movne	r0, r2
 8008530:	4619      	movne	r1, r3
 8008532:	d10a      	bne.n	800854a <__aeabi_dmul+0x24a>
 8008534:	ea81 0103 	eor.w	r1, r1, r3
 8008538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800853c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008544:	f04f 0000 	mov.w	r0, #0
 8008548:	bd70      	pop	{r4, r5, r6, pc}
 800854a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800854e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8008552:	bd70      	pop	{r4, r5, r6, pc}

08008554 <__aeabi_ddiv>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800855a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800855e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008562:	bf1d      	ittte	ne
 8008564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008568:	ea94 0f0c 	teqne	r4, ip
 800856c:	ea95 0f0c 	teqne	r5, ip
 8008570:	f000 f8a7 	bleq	80086c2 <__aeabi_ddiv+0x16e>
 8008574:	eba4 0405 	sub.w	r4, r4, r5
 8008578:	ea81 0e03 	eor.w	lr, r1, r3
 800857c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008580:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008584:	f000 8088 	beq.w	8008698 <__aeabi_ddiv+0x144>
 8008588:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800858c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8008590:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008594:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008598:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800859c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80085a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80085a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80085a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80085ac:	429d      	cmp	r5, r3
 80085ae:	bf08      	it	eq
 80085b0:	4296      	cmpeq	r6, r2
 80085b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80085b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80085ba:	d202      	bcs.n	80085c2 <__aeabi_ddiv+0x6e>
 80085bc:	085b      	lsrs	r3, r3, #1
 80085be:	ea4f 0232 	mov.w	r2, r2, rrx
 80085c2:	1ab6      	subs	r6, r6, r2
 80085c4:	eb65 0503 	sbc.w	r5, r5, r3
 80085c8:	085b      	lsrs	r3, r3, #1
 80085ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80085ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80085d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80085d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80085da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80085de:	bf22      	ittt	cs
 80085e0:	1ab6      	subcs	r6, r6, r2
 80085e2:	4675      	movcs	r5, lr
 80085e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80085e8:	085b      	lsrs	r3, r3, #1
 80085ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80085ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80085f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80085f6:	bf22      	ittt	cs
 80085f8:	1ab6      	subcs	r6, r6, r2
 80085fa:	4675      	movcs	r5, lr
 80085fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008600:	085b      	lsrs	r3, r3, #1
 8008602:	ea4f 0232 	mov.w	r2, r2, rrx
 8008606:	ebb6 0e02 	subs.w	lr, r6, r2
 800860a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800860e:	bf22      	ittt	cs
 8008610:	1ab6      	subcs	r6, r6, r2
 8008612:	4675      	movcs	r5, lr
 8008614:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008618:	085b      	lsrs	r3, r3, #1
 800861a:	ea4f 0232 	mov.w	r2, r2, rrx
 800861e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008622:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008626:	bf22      	ittt	cs
 8008628:	1ab6      	subcs	r6, r6, r2
 800862a:	4675      	movcs	r5, lr
 800862c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008630:	ea55 0e06 	orrs.w	lr, r5, r6
 8008634:	d018      	beq.n	8008668 <__aeabi_ddiv+0x114>
 8008636:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800863a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800863e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008642:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008646:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800864a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800864e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008652:	d1c0      	bne.n	80085d6 <__aeabi_ddiv+0x82>
 8008654:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008658:	d10b      	bne.n	8008672 <__aeabi_ddiv+0x11e>
 800865a:	ea41 0100 	orr.w	r1, r1, r0
 800865e:	f04f 0000 	mov.w	r0, #0
 8008662:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008666:	e7b6      	b.n	80085d6 <__aeabi_ddiv+0x82>
 8008668:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800866c:	bf04      	itt	eq
 800866e:	4301      	orreq	r1, r0
 8008670:	2000      	moveq	r0, #0
 8008672:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008676:	bf88      	it	hi
 8008678:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800867c:	f63f aeaf 	bhi.w	80083de <__aeabi_dmul+0xde>
 8008680:	ebb5 0c03 	subs.w	ip, r5, r3
 8008684:	bf04      	itt	eq
 8008686:	ebb6 0c02 	subseq.w	ip, r6, r2
 800868a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800868e:	f150 0000 	adcs.w	r0, r0, #0
 8008692:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008696:	bd70      	pop	{r4, r5, r6, pc}
 8008698:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800869c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80086a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80086a4:	bfc2      	ittt	gt
 80086a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80086aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80086ae:	bd70      	popgt	{r4, r5, r6, pc}
 80086b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80086b4:	f04f 0e00 	mov.w	lr, #0
 80086b8:	3c01      	subs	r4, #1
 80086ba:	e690      	b.n	80083de <__aeabi_dmul+0xde>
 80086bc:	ea45 0e06 	orr.w	lr, r5, r6
 80086c0:	e68d      	b.n	80083de <__aeabi_dmul+0xde>
 80086c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80086c6:	ea94 0f0c 	teq	r4, ip
 80086ca:	bf08      	it	eq
 80086cc:	ea95 0f0c 	teqeq	r5, ip
 80086d0:	f43f af3b 	beq.w	800854a <__aeabi_dmul+0x24a>
 80086d4:	ea94 0f0c 	teq	r4, ip
 80086d8:	d10a      	bne.n	80086f0 <__aeabi_ddiv+0x19c>
 80086da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80086de:	f47f af34 	bne.w	800854a <__aeabi_dmul+0x24a>
 80086e2:	ea95 0f0c 	teq	r5, ip
 80086e6:	f47f af25 	bne.w	8008534 <__aeabi_dmul+0x234>
 80086ea:	4610      	mov	r0, r2
 80086ec:	4619      	mov	r1, r3
 80086ee:	e72c      	b.n	800854a <__aeabi_dmul+0x24a>
 80086f0:	ea95 0f0c 	teq	r5, ip
 80086f4:	d106      	bne.n	8008704 <__aeabi_ddiv+0x1b0>
 80086f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086fa:	f43f aefd 	beq.w	80084f8 <__aeabi_dmul+0x1f8>
 80086fe:	4610      	mov	r0, r2
 8008700:	4619      	mov	r1, r3
 8008702:	e722      	b.n	800854a <__aeabi_dmul+0x24a>
 8008704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008708:	bf18      	it	ne
 800870a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800870e:	f47f aec5 	bne.w	800849c <__aeabi_dmul+0x19c>
 8008712:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008716:	f47f af0d 	bne.w	8008534 <__aeabi_dmul+0x234>
 800871a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800871e:	f47f aeeb 	bne.w	80084f8 <__aeabi_dmul+0x1f8>
 8008722:	e712      	b.n	800854a <__aeabi_dmul+0x24a>

08008724 <__aeabi_d2iz>:
 8008724:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008728:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800872c:	d215      	bcs.n	800875a <__aeabi_d2iz+0x36>
 800872e:	d511      	bpl.n	8008754 <__aeabi_d2iz+0x30>
 8008730:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008734:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008738:	d912      	bls.n	8008760 <__aeabi_d2iz+0x3c>
 800873a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800873e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008742:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008746:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800874a:	fa23 f002 	lsr.w	r0, r3, r2
 800874e:	bf18      	it	ne
 8008750:	4240      	negne	r0, r0
 8008752:	4770      	bx	lr
 8008754:	f04f 0000 	mov.w	r0, #0
 8008758:	4770      	bx	lr
 800875a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800875e:	d105      	bne.n	800876c <__aeabi_d2iz+0x48>
 8008760:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008764:	bf08      	it	eq
 8008766:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800876a:	4770      	bx	lr
 800876c:	f04f 0000 	mov.w	r0, #0
 8008770:	4770      	bx	lr
 8008772:	bf00      	nop

08008774 <__libc_init_array>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	4f20      	ldr	r7, [pc, #128]	; (80087f8 <__libc_init_array+0x84>)
 8008778:	4c20      	ldr	r4, [pc, #128]	; (80087fc <__libc_init_array+0x88>)
 800877a:	1b38      	subs	r0, r7, r4
 800877c:	1087      	asrs	r7, r0, #2
 800877e:	d017      	beq.n	80087b0 <__libc_init_array+0x3c>
 8008780:	1e7a      	subs	r2, r7, #1
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	2501      	movs	r5, #1
 8008786:	f002 0601 	and.w	r6, r2, #1
 800878a:	4798      	blx	r3
 800878c:	42af      	cmp	r7, r5
 800878e:	d00f      	beq.n	80087b0 <__libc_init_array+0x3c>
 8008790:	b12e      	cbz	r6, 800879e <__libc_init_array+0x2a>
 8008792:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8008796:	2502      	movs	r5, #2
 8008798:	4788      	blx	r1
 800879a:	42af      	cmp	r7, r5
 800879c:	d008      	beq.n	80087b0 <__libc_init_array+0x3c>
 800879e:	6860      	ldr	r0, [r4, #4]
 80087a0:	4780      	blx	r0
 80087a2:	3502      	adds	r5, #2
 80087a4:	68a2      	ldr	r2, [r4, #8]
 80087a6:	1d26      	adds	r6, r4, #4
 80087a8:	4790      	blx	r2
 80087aa:	3408      	adds	r4, #8
 80087ac:	42af      	cmp	r7, r5
 80087ae:	d1f6      	bne.n	800879e <__libc_init_array+0x2a>
 80087b0:	4f13      	ldr	r7, [pc, #76]	; (8008800 <__libc_init_array+0x8c>)
 80087b2:	4c14      	ldr	r4, [pc, #80]	; (8008804 <__libc_init_array+0x90>)
 80087b4:	f7fc fd8c 	bl	80052d0 <_init>
 80087b8:	1b3b      	subs	r3, r7, r4
 80087ba:	109f      	asrs	r7, r3, #2
 80087bc:	d018      	beq.n	80087f0 <__libc_init_array+0x7c>
 80087be:	1e7d      	subs	r5, r7, #1
 80087c0:	6821      	ldr	r1, [r4, #0]
 80087c2:	f005 0601 	and.w	r6, r5, #1
 80087c6:	2501      	movs	r5, #1
 80087c8:	4788      	blx	r1
 80087ca:	42af      	cmp	r7, r5
 80087cc:	d011      	beq.n	80087f2 <__libc_init_array+0x7e>
 80087ce:	b12e      	cbz	r6, 80087dc <__libc_init_array+0x68>
 80087d0:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80087d4:	2502      	movs	r5, #2
 80087d6:	4780      	blx	r0
 80087d8:	42af      	cmp	r7, r5
 80087da:	d00b      	beq.n	80087f4 <__libc_init_array+0x80>
 80087dc:	6862      	ldr	r2, [r4, #4]
 80087de:	4790      	blx	r2
 80087e0:	3502      	adds	r5, #2
 80087e2:	68a3      	ldr	r3, [r4, #8]
 80087e4:	1d26      	adds	r6, r4, #4
 80087e6:	4798      	blx	r3
 80087e8:	3408      	adds	r4, #8
 80087ea:	42af      	cmp	r7, r5
 80087ec:	d1f6      	bne.n	80087dc <__libc_init_array+0x68>
 80087ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f6:	bf00      	nop
 80087f8:	0801384c 	.word	0x0801384c
 80087fc:	0801384c 	.word	0x0801384c
 8008800:	0801384c 	.word	0x0801384c
 8008804:	0801384c 	.word	0x0801384c

08008808 <malloc>:
 8008808:	f640 0370 	movw	r3, #2160	; 0x870
 800880c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008810:	4601      	mov	r1, r0
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	f000 b808 	b.w	8008828 <_malloc_r>

08008818 <free>:
 8008818:	f640 0370 	movw	r3, #2160	; 0x870
 800881c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008820:	4601      	mov	r1, r0
 8008822:	6818      	ldr	r0, [r3, #0]
 8008824:	f006 b9ee 	b.w	800ec04 <_free_r>

08008828 <_malloc_r>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	f101 050b 	add.w	r5, r1, #11
 8008830:	2d16      	cmp	r5, #22
 8008832:	b083      	sub	sp, #12
 8008834:	4606      	mov	r6, r0
 8008836:	d927      	bls.n	8008888 <_malloc_r+0x60>
 8008838:	f035 0507 	bics.w	r5, r5, #7
 800883c:	d427      	bmi.n	800888e <_malloc_r+0x66>
 800883e:	42a9      	cmp	r1, r5
 8008840:	d825      	bhi.n	800888e <_malloc_r+0x66>
 8008842:	4630      	mov	r0, r6
 8008844:	f000 fb40 	bl	8008ec8 <__malloc_lock>
 8008848:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800884c:	d223      	bcs.n	8008896 <_malloc_r+0x6e>
 800884e:	4fba      	ldr	r7, [pc, #744]	; (8008b38 <_malloc_r+0x310>)
 8008850:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8008854:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8008858:	68d4      	ldr	r4, [r2, #12]
 800885a:	4294      	cmp	r4, r2
 800885c:	f000 81de 	beq.w	8008c1c <_malloc_r+0x3f4>
 8008860:	6863      	ldr	r3, [r4, #4]
 8008862:	68e2      	ldr	r2, [r4, #12]
 8008864:	68a1      	ldr	r1, [r4, #8]
 8008866:	f023 0003 	bic.w	r0, r3, #3
 800886a:	1823      	adds	r3, r4, r0
 800886c:	60ca      	str	r2, [r1, #12]
 800886e:	6858      	ldr	r0, [r3, #4]
 8008870:	6091      	str	r1, [r2, #8]
 8008872:	f040 0201 	orr.w	r2, r0, #1
 8008876:	605a      	str	r2, [r3, #4]
 8008878:	4630      	mov	r0, r6
 800887a:	f000 fb27 	bl	8008ecc <__malloc_unlock>
 800887e:	3408      	adds	r4, #8
 8008880:	4620      	mov	r0, r4
 8008882:	b003      	add	sp, #12
 8008884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008888:	2510      	movs	r5, #16
 800888a:	42a9      	cmp	r1, r5
 800888c:	d9d9      	bls.n	8008842 <_malloc_r+0x1a>
 800888e:	240c      	movs	r4, #12
 8008890:	6034      	str	r4, [r6, #0]
 8008892:	2400      	movs	r4, #0
 8008894:	e7f4      	b.n	8008880 <_malloc_r+0x58>
 8008896:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 800889a:	f000 808b 	beq.w	80089b4 <_malloc_r+0x18c>
 800889e:	f1bc 0f04 	cmp.w	ip, #4
 80088a2:	f200 8155 	bhi.w	8008b50 <_malloc_r+0x328>
 80088a6:	ea4f 1795 	mov.w	r7, r5, lsr #6
 80088aa:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 80088ae:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80088b2:	4fa1      	ldr	r7, [pc, #644]	; (8008b38 <_malloc_r+0x310>)
 80088b4:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80088b8:	68cc      	ldr	r4, [r1, #12]
 80088ba:	42a1      	cmp	r1, r4
 80088bc:	d105      	bne.n	80088ca <_malloc_r+0xa2>
 80088be:	e00c      	b.n	80088da <_malloc_r+0xb2>
 80088c0:	2a00      	cmp	r2, #0
 80088c2:	da7c      	bge.n	80089be <_malloc_r+0x196>
 80088c4:	68e4      	ldr	r4, [r4, #12]
 80088c6:	42a1      	cmp	r1, r4
 80088c8:	d007      	beq.n	80088da <_malloc_r+0xb2>
 80088ca:	6863      	ldr	r3, [r4, #4]
 80088cc:	f023 0003 	bic.w	r0, r3, #3
 80088d0:	1b42      	subs	r2, r0, r5
 80088d2:	2a0f      	cmp	r2, #15
 80088d4:	ddf4      	ble.n	80088c0 <_malloc_r+0x98>
 80088d6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80088da:	f10e 0c01 	add.w	ip, lr, #1
 80088de:	4b96      	ldr	r3, [pc, #600]	; (8008b38 <_malloc_r+0x310>)
 80088e0:	693c      	ldr	r4, [r7, #16]
 80088e2:	f103 0e08 	add.w	lr, r3, #8
 80088e6:	4574      	cmp	r4, lr
 80088e8:	f000 8175 	beq.w	8008bd6 <_malloc_r+0x3ae>
 80088ec:	6861      	ldr	r1, [r4, #4]
 80088ee:	f021 0103 	bic.w	r1, r1, #3
 80088f2:	1b4a      	subs	r2, r1, r5
 80088f4:	2a0f      	cmp	r2, #15
 80088f6:	f300 815b 	bgt.w	8008bb0 <_malloc_r+0x388>
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	f8c3 e014 	str.w	lr, [r3, #20]
 8008900:	f8c3 e010 	str.w	lr, [r3, #16]
 8008904:	da69      	bge.n	80089da <_malloc_r+0x1b2>
 8008906:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800890a:	f080 812f 	bcs.w	8008b6c <_malloc_r+0x344>
 800890e:	08ca      	lsrs	r2, r1, #3
 8008910:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8008914:	f04f 0901 	mov.w	r9, #1
 8008918:	1092      	asrs	r2, r2, #2
 800891a:	fa09 f902 	lsl.w	r9, r9, r2
 800891e:	685a      	ldr	r2, [r3, #4]
 8008920:	6888      	ldr	r0, [r1, #8]
 8008922:	60e1      	str	r1, [r4, #12]
 8008924:	ea49 0902 	orr.w	r9, r9, r2
 8008928:	60a0      	str	r0, [r4, #8]
 800892a:	f8c3 9004 	str.w	r9, [r3, #4]
 800892e:	608c      	str	r4, [r1, #8]
 8008930:	60c4      	str	r4, [r0, #12]
 8008932:	2001      	movs	r0, #1
 8008934:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8008938:	fa00 f004 	lsl.w	r0, r0, r4
 800893c:	4548      	cmp	r0, r9
 800893e:	d856      	bhi.n	80089ee <_malloc_r+0x1c6>
 8008940:	ea19 0f00 	tst.w	r9, r0
 8008944:	d107      	bne.n	8008956 <_malloc_r+0x12e>
 8008946:	f02c 0c03 	bic.w	ip, ip, #3
 800894a:	0040      	lsls	r0, r0, #1
 800894c:	ea19 0f00 	tst.w	r9, r0
 8008950:	f10c 0c04 	add.w	ip, ip, #4
 8008954:	d0f9      	beq.n	800894a <_malloc_r+0x122>
 8008956:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 800895a:	464c      	mov	r4, r9
 800895c:	46e0      	mov	r8, ip
 800895e:	68e3      	ldr	r3, [r4, #12]
 8008960:	429c      	cmp	r4, r3
 8008962:	d107      	bne.n	8008974 <_malloc_r+0x14c>
 8008964:	e13a      	b.n	8008bdc <_malloc_r+0x3b4>
 8008966:	2a00      	cmp	r2, #0
 8008968:	f280 8162 	bge.w	8008c30 <_malloc_r+0x408>
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	429c      	cmp	r4, r3
 8008970:	f000 8134 	beq.w	8008bdc <_malloc_r+0x3b4>
 8008974:	6859      	ldr	r1, [r3, #4]
 8008976:	f021 0103 	bic.w	r1, r1, #3
 800897a:	1b4a      	subs	r2, r1, r5
 800897c:	2a0f      	cmp	r2, #15
 800897e:	ddf2      	ble.n	8008966 <_malloc_r+0x13e>
 8008980:	461c      	mov	r4, r3
 8008982:	1959      	adds	r1, r3, r5
 8008984:	68d8      	ldr	r0, [r3, #12]
 8008986:	f854 cf08 	ldr.w	ip, [r4, #8]!
 800898a:	508a      	str	r2, [r1, r2]
 800898c:	f045 0501 	orr.w	r5, r5, #1
 8008990:	f042 0201 	orr.w	r2, r2, #1
 8008994:	f8cc 000c 	str.w	r0, [ip, #12]
 8008998:	f8c0 c008 	str.w	ip, [r0, #8]
 800899c:	605d      	str	r5, [r3, #4]
 800899e:	6179      	str	r1, [r7, #20]
 80089a0:	6139      	str	r1, [r7, #16]
 80089a2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80089a6:	f8c1 e008 	str.w	lr, [r1, #8]
 80089aa:	604a      	str	r2, [r1, #4]
 80089ac:	4630      	mov	r0, r6
 80089ae:	f000 fa8d 	bl	8008ecc <__malloc_unlock>
 80089b2:	e765      	b.n	8008880 <_malloc_r+0x58>
 80089b4:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 80089b8:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80089bc:	e779      	b.n	80088b2 <_malloc_r+0x8a>
 80089be:	1822      	adds	r2, r4, r0
 80089c0:	68e3      	ldr	r3, [r4, #12]
 80089c2:	6850      	ldr	r0, [r2, #4]
 80089c4:	68a1      	ldr	r1, [r4, #8]
 80089c6:	f040 0001 	orr.w	r0, r0, #1
 80089ca:	6050      	str	r0, [r2, #4]
 80089cc:	60cb      	str	r3, [r1, #12]
 80089ce:	6099      	str	r1, [r3, #8]
 80089d0:	4630      	mov	r0, r6
 80089d2:	f000 fa7b 	bl	8008ecc <__malloc_unlock>
 80089d6:	3408      	adds	r4, #8
 80089d8:	e752      	b.n	8008880 <_malloc_r+0x58>
 80089da:	1861      	adds	r1, r4, r1
 80089dc:	4630      	mov	r0, r6
 80089de:	684b      	ldr	r3, [r1, #4]
 80089e0:	f043 0201 	orr.w	r2, r3, #1
 80089e4:	604a      	str	r2, [r1, #4]
 80089e6:	f000 fa71 	bl	8008ecc <__malloc_unlock>
 80089ea:	3408      	adds	r4, #8
 80089ec:	e748      	b.n	8008880 <_malloc_r+0x58>
 80089ee:	68bc      	ldr	r4, [r7, #8]
 80089f0:	6860      	ldr	r0, [r4, #4]
 80089f2:	f020 0903 	bic.w	r9, r0, #3
 80089f6:	45a9      	cmp	r9, r5
 80089f8:	d304      	bcc.n	8008a04 <_malloc_r+0x1dc>
 80089fa:	ebc5 0309 	rsb	r3, r5, r9
 80089fe:	2b0f      	cmp	r3, #15
 8008a00:	f300 808d 	bgt.w	8008b1e <_malloc_r+0x2f6>
 8008a04:	4a4d      	ldr	r2, [pc, #308]	; (8008b3c <_malloc_r+0x314>)
 8008a06:	4b4e      	ldr	r3, [pc, #312]	; (8008b40 <_malloc_r+0x318>)
 8008a08:	6811      	ldr	r1, [r2, #0]
 8008a0a:	6818      	ldr	r0, [r3, #0]
 8008a0c:	3101      	adds	r1, #1
 8008a0e:	eb04 0b09 	add.w	fp, r4, r9
 8008a12:	eb05 0300 	add.w	r3, r5, r0
 8008a16:	f000 815a 	beq.w	8008cce <_malloc_r+0x4a6>
 8008a1a:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8008a1e:	300f      	adds	r0, #15
 8008a20:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8008a24:	f021 0c0f 	bic.w	ip, r1, #15
 8008a28:	4661      	mov	r1, ip
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	e88d 1004 	stmia.w	sp, {r2, ip}
 8008a30:	f000 fa72 	bl	8008f18 <_sbrk_r>
 8008a34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a38:	4680      	mov	r8, r0
 8008a3a:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8008a3e:	f000 8152 	beq.w	8008ce6 <_malloc_r+0x4be>
 8008a42:	4583      	cmp	fp, r0
 8008a44:	f200 810f 	bhi.w	8008c66 <_malloc_r+0x43e>
 8008a48:	f8df a100 	ldr.w	sl, [pc, #256]	; 8008b4c <_malloc_r+0x324>
 8008a4c:	f8da 3000 	ldr.w	r3, [sl]
 8008a50:	45c3      	cmp	fp, r8
 8008a52:	4463      	add	r3, ip
 8008a54:	f8ca 3000 	str.w	r3, [sl]
 8008a58:	f000 814a 	beq.w	8008cf0 <_malloc_r+0x4c8>
 8008a5c:	6812      	ldr	r2, [r2, #0]
 8008a5e:	3201      	adds	r2, #1
 8008a60:	f000 8157 	beq.w	8008d12 <_malloc_r+0x4ea>
 8008a64:	ebcb 0b08 	rsb	fp, fp, r8
 8008a68:	445b      	add	r3, fp
 8008a6a:	f8ca 3000 	str.w	r3, [sl]
 8008a6e:	f018 0107 	ands.w	r1, r8, #7
 8008a72:	f000 810b 	beq.w	8008c8c <_malloc_r+0x464>
 8008a76:	f1c1 0008 	rsb	r0, r1, #8
 8008a7a:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8008a7e:	4480      	add	r8, r0
 8008a80:	f103 0208 	add.w	r2, r3, #8
 8008a84:	eb08 010c 	add.w	r1, r8, ip
 8008a88:	0508      	lsls	r0, r1, #20
 8008a8a:	0d03      	lsrs	r3, r0, #20
 8008a8c:	ebc3 0b02 	rsb	fp, r3, r2
 8008a90:	4630      	mov	r0, r6
 8008a92:	4659      	mov	r1, fp
 8008a94:	f000 fa40 	bl	8008f18 <_sbrk_r>
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	f000 8146 	beq.w	8008d2a <_malloc_r+0x502>
 8008a9e:	ebc8 0200 	rsb	r2, r8, r0
 8008aa2:	eb0b 0102 	add.w	r1, fp, r2
 8008aa6:	f041 0001 	orr.w	r0, r1, #1
 8008aaa:	f8da 3000 	ldr.w	r3, [sl]
 8008aae:	f8c7 8008 	str.w	r8, [r7, #8]
 8008ab2:	445b      	add	r3, fp
 8008ab4:	42bc      	cmp	r4, r7
 8008ab6:	f8ca 3000 	str.w	r3, [sl]
 8008aba:	f8c8 0004 	str.w	r0, [r8, #4]
 8008abe:	d015      	beq.n	8008aec <_malloc_r+0x2c4>
 8008ac0:	f1b9 0f0f 	cmp.w	r9, #15
 8008ac4:	f240 80f2 	bls.w	8008cac <_malloc_r+0x484>
 8008ac8:	6861      	ldr	r1, [r4, #4]
 8008aca:	f1a9 020c 	sub.w	r2, r9, #12
 8008ace:	f022 0207 	bic.w	r2, r2, #7
 8008ad2:	18a0      	adds	r0, r4, r2
 8008ad4:	f001 0c01 	and.w	ip, r1, #1
 8008ad8:	ea42 0e0c 	orr.w	lr, r2, ip
 8008adc:	2105      	movs	r1, #5
 8008ade:	2a0f      	cmp	r2, #15
 8008ae0:	f8c4 e004 	str.w	lr, [r4, #4]
 8008ae4:	6041      	str	r1, [r0, #4]
 8008ae6:	6081      	str	r1, [r0, #8]
 8008ae8:	f200 8117 	bhi.w	8008d1a <_malloc_r+0x4f2>
 8008aec:	4a15      	ldr	r2, [pc, #84]	; (8008b44 <_malloc_r+0x31c>)
 8008aee:	68bc      	ldr	r4, [r7, #8]
 8008af0:	6810      	ldr	r0, [r2, #0]
 8008af2:	4283      	cmp	r3, r0
 8008af4:	bf88      	it	hi
 8008af6:	6013      	strhi	r3, [r2, #0]
 8008af8:	4a13      	ldr	r2, [pc, #76]	; (8008b48 <_malloc_r+0x320>)
 8008afa:	6811      	ldr	r1, [r2, #0]
 8008afc:	428b      	cmp	r3, r1
 8008afe:	bf88      	it	hi
 8008b00:	6013      	strhi	r3, [r2, #0]
 8008b02:	6863      	ldr	r3, [r4, #4]
 8008b04:	f023 0003 	bic.w	r0, r3, #3
 8008b08:	42a8      	cmp	r0, r5
 8008b0a:	ebc5 0300 	rsb	r3, r5, r0
 8008b0e:	d301      	bcc.n	8008b14 <_malloc_r+0x2ec>
 8008b10:	2b0f      	cmp	r3, #15
 8008b12:	dc04      	bgt.n	8008b1e <_malloc_r+0x2f6>
 8008b14:	4630      	mov	r0, r6
 8008b16:	f000 f9d9 	bl	8008ecc <__malloc_unlock>
 8008b1a:	2400      	movs	r4, #0
 8008b1c:	e6b0      	b.n	8008880 <_malloc_r+0x58>
 8008b1e:	1962      	adds	r2, r4, r5
 8008b20:	f043 0101 	orr.w	r1, r3, #1
 8008b24:	f045 0501 	orr.w	r5, r5, #1
 8008b28:	6065      	str	r5, [r4, #4]
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	6051      	str	r1, [r2, #4]
 8008b2e:	60ba      	str	r2, [r7, #8]
 8008b30:	f000 f9cc 	bl	8008ecc <__malloc_unlock>
 8008b34:	3408      	adds	r4, #8
 8008b36:	e6a3      	b.n	8008880 <_malloc_r+0x58>
 8008b38:	20000034 	.word	0x20000034
 8008b3c:	20000440 	.word	0x20000440
 8008b40:	200009ac 	.word	0x200009ac
 8008b44:	200009a8 	.word	0x200009a8
 8008b48:	200009a4 	.word	0x200009a4
 8008b4c:	200009b0 	.word	0x200009b0
 8008b50:	f1bc 0f14 	cmp.w	ip, #20
 8008b54:	d97b      	bls.n	8008c4e <_malloc_r+0x426>
 8008b56:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8008b5a:	f200 808d 	bhi.w	8008c78 <_malloc_r+0x450>
 8008b5e:	ea4f 3415 	mov.w	r4, r5, lsr #12
 8008b62:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 8008b66:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008b6a:	e6a2      	b.n	80088b2 <_malloc_r+0x8a>
 8008b6c:	0a48      	lsrs	r0, r1, #9
 8008b6e:	2804      	cmp	r0, #4
 8008b70:	d972      	bls.n	8008c58 <_malloc_r+0x430>
 8008b72:	2814      	cmp	r0, #20
 8008b74:	f200 80ae 	bhi.w	8008cd4 <_malloc_r+0x4ac>
 8008b78:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 8008b7c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008b80:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8008b84:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8008d78 <_malloc_r+0x550>
 8008b88:	6883      	ldr	r3, [r0, #8]
 8008b8a:	4283      	cmp	r3, r0
 8008b8c:	f000 8081 	beq.w	8008c92 <_malloc_r+0x46a>
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	f022 0203 	bic.w	r2, r2, #3
 8008b96:	4291      	cmp	r1, r2
 8008b98:	d202      	bcs.n	8008ba0 <_malloc_r+0x378>
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	4298      	cmp	r0, r3
 8008b9e:	d1f7      	bne.n	8008b90 <_malloc_r+0x368>
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8008ba6:	60e2      	str	r2, [r4, #12]
 8008ba8:	60a3      	str	r3, [r4, #8]
 8008baa:	60dc      	str	r4, [r3, #12]
 8008bac:	6094      	str	r4, [r2, #8]
 8008bae:	e6c0      	b.n	8008932 <_malloc_r+0x10a>
 8008bb0:	1961      	adds	r1, r4, r5
 8008bb2:	f042 0001 	orr.w	r0, r2, #1
 8008bb6:	f045 0501 	orr.w	r5, r5, #1
 8008bba:	6065      	str	r5, [r4, #4]
 8008bbc:	6159      	str	r1, [r3, #20]
 8008bbe:	6119      	str	r1, [r3, #16]
 8008bc0:	6048      	str	r0, [r1, #4]
 8008bc2:	f8c1 e00c 	str.w	lr, [r1, #12]
 8008bc6:	f8c1 e008 	str.w	lr, [r1, #8]
 8008bca:	508a      	str	r2, [r1, r2]
 8008bcc:	4630      	mov	r0, r6
 8008bce:	f000 f97d 	bl	8008ecc <__malloc_unlock>
 8008bd2:	3408      	adds	r4, #8
 8008bd4:	e654      	b.n	8008880 <_malloc_r+0x58>
 8008bd6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8008bda:	e6aa      	b.n	8008932 <_malloc_r+0x10a>
 8008bdc:	f108 0801 	add.w	r8, r8, #1
 8008be0:	3408      	adds	r4, #8
 8008be2:	f018 0f03 	tst.w	r8, #3
 8008be6:	f47f aeba 	bne.w	800895e <_malloc_r+0x136>
 8008bea:	4649      	mov	r1, r9
 8008bec:	f01c 0f03 	tst.w	ip, #3
 8008bf0:	f1a1 0408 	sub.w	r4, r1, #8
 8008bf4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008bf8:	f000 80b0 	beq.w	8008d5c <_malloc_r+0x534>
 8008bfc:	6809      	ldr	r1, [r1, #0]
 8008bfe:	42a1      	cmp	r1, r4
 8008c00:	d0f4      	beq.n	8008bec <_malloc_r+0x3c4>
 8008c02:	687c      	ldr	r4, [r7, #4]
 8008c04:	0040      	lsls	r0, r0, #1
 8008c06:	42a0      	cmp	r0, r4
 8008c08:	f63f aef1 	bhi.w	80089ee <_malloc_r+0x1c6>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f43f aeee 	beq.w	80089ee <_malloc_r+0x1c6>
 8008c12:	4204      	tst	r4, r0
 8008c14:	f000 80a7 	beq.w	8008d66 <_malloc_r+0x53e>
 8008c18:	46c4      	mov	ip, r8
 8008c1a:	e69c      	b.n	8008956 <_malloc_r+0x12e>
 8008c1c:	f104 0308 	add.w	r3, r4, #8
 8008c20:	6964      	ldr	r4, [r4, #20]
 8008c22:	42a3      	cmp	r3, r4
 8008c24:	bf08      	it	eq
 8008c26:	f10c 0c02 	addeq.w	ip, ip, #2
 8008c2a:	f43f ae58 	beq.w	80088de <_malloc_r+0xb6>
 8008c2e:	e617      	b.n	8008860 <_malloc_r+0x38>
 8008c30:	1859      	adds	r1, r3, r1
 8008c32:	461c      	mov	r4, r3
 8008c34:	6848      	ldr	r0, [r1, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8008c3c:	f040 0001 	orr.w	r0, r0, #1
 8008c40:	6048      	str	r0, [r1, #4]
 8008c42:	60d3      	str	r3, [r2, #12]
 8008c44:	609a      	str	r2, [r3, #8]
 8008c46:	4630      	mov	r0, r6
 8008c48:	f000 f940 	bl	8008ecc <__malloc_unlock>
 8008c4c:	e618      	b.n	8008880 <_malloc_r+0x58>
 8008c4e:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8008c52:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008c56:	e62c      	b.n	80088b2 <_malloc_r+0x8a>
 8008c58:	ea4f 1891 	mov.w	r8, r1, lsr #6
 8008c5c:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8008c60:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008c64:	e78c      	b.n	8008b80 <_malloc_r+0x358>
 8008c66:	42bc      	cmp	r4, r7
 8008c68:	f43f aeee 	beq.w	8008a48 <_malloc_r+0x220>
 8008c6c:	4c42      	ldr	r4, [pc, #264]	; (8008d78 <_malloc_r+0x550>)
 8008c6e:	68a4      	ldr	r4, [r4, #8]
 8008c70:	6862      	ldr	r2, [r4, #4]
 8008c72:	f022 0003 	bic.w	r0, r2, #3
 8008c76:	e747      	b.n	8008b08 <_malloc_r+0x2e0>
 8008c78:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8008c7c:	d81c      	bhi.n	8008cb8 <_malloc_r+0x490>
 8008c7e:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8008c82:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8008c86:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008c8a:	e612      	b.n	80088b2 <_malloc_r+0x8a>
 8008c8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008c90:	e6f8      	b.n	8008a84 <_malloc_r+0x25c>
 8008c92:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008c96:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8008c9a:	2101      	movs	r1, #1
 8008c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8008ca0:	ea42 0900 	orr.w	r9, r2, r0
 8008ca4:	f8c8 9004 	str.w	r9, [r8, #4]
 8008ca8:	461a      	mov	r2, r3
 8008caa:	e77c      	b.n	8008ba6 <_malloc_r+0x37e>
 8008cac:	2201      	movs	r2, #1
 8008cae:	f8c8 2004 	str.w	r2, [r8, #4]
 8008cb2:	4644      	mov	r4, r8
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	e727      	b.n	8008b08 <_malloc_r+0x2e0>
 8008cb8:	f240 5354 	movw	r3, #1364	; 0x554
 8008cbc:	459c      	cmp	ip, r3
 8008cbe:	d824      	bhi.n	8008d0a <_malloc_r+0x4e2>
 8008cc0:	ea4f 4095 	mov.w	r0, r5, lsr #18
 8008cc4:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8008cc8:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008ccc:	e5f1      	b.n	80088b2 <_malloc_r+0x8a>
 8008cce:	f103 0c10 	add.w	ip, r3, #16
 8008cd2:	e6a9      	b.n	8008a28 <_malloc_r+0x200>
 8008cd4:	2854      	cmp	r0, #84	; 0x54
 8008cd6:	d82c      	bhi.n	8008d32 <_malloc_r+0x50a>
 8008cd8:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8008cdc:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8008ce0:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008ce4:	e74c      	b.n	8008b80 <_malloc_r+0x358>
 8008ce6:	68bc      	ldr	r4, [r7, #8]
 8008ce8:	6861      	ldr	r1, [r4, #4]
 8008cea:	f021 0003 	bic.w	r0, r1, #3
 8008cee:	e70b      	b.n	8008b08 <_malloc_r+0x2e0>
 8008cf0:	ea4f 500b 	mov.w	r0, fp, lsl #20
 8008cf4:	0d01      	lsrs	r1, r0, #20
 8008cf6:	2900      	cmp	r1, #0
 8008cf8:	f47f aeb0 	bne.w	8008a5c <_malloc_r+0x234>
 8008cfc:	68b8      	ldr	r0, [r7, #8]
 8008cfe:	eb0c 0109 	add.w	r1, ip, r9
 8008d02:	f041 0401 	orr.w	r4, r1, #1
 8008d06:	6044      	str	r4, [r0, #4]
 8008d08:	e6f0      	b.n	8008aec <_malloc_r+0x2c4>
 8008d0a:	21fc      	movs	r1, #252	; 0xfc
 8008d0c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8008d10:	e5cf      	b.n	80088b2 <_malloc_r+0x8a>
 8008d12:	481a      	ldr	r0, [pc, #104]	; (8008d7c <_malloc_r+0x554>)
 8008d14:	f8c0 8000 	str.w	r8, [r0]
 8008d18:	e6a9      	b.n	8008a6e <_malloc_r+0x246>
 8008d1a:	f104 0108 	add.w	r1, r4, #8
 8008d1e:	4c18      	ldr	r4, [pc, #96]	; (8008d80 <_malloc_r+0x558>)
 8008d20:	4630      	mov	r0, r6
 8008d22:	f005 ff6f 	bl	800ec04 <_free_r>
 8008d26:	6823      	ldr	r3, [r4, #0]
 8008d28:	e6e0      	b.n	8008aec <_malloc_r+0x2c4>
 8008d2a:	2001      	movs	r0, #1
 8008d2c:	f04f 0b00 	mov.w	fp, #0
 8008d30:	e6bb      	b.n	8008aaa <_malloc_r+0x282>
 8008d32:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8008d36:	d806      	bhi.n	8008d46 <_malloc_r+0x51e>
 8008d38:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 8008d3c:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8008d40:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008d44:	e71c      	b.n	8008b80 <_malloc_r+0x358>
 8008d46:	f240 5354 	movw	r3, #1364	; 0x554
 8008d4a:	4298      	cmp	r0, r3
 8008d4c:	d80f      	bhi.n	8008d6e <_malloc_r+0x546>
 8008d4e:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8008d52:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8008d56:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008d5a:	e711      	b.n	8008b80 <_malloc_r+0x358>
 8008d5c:	687c      	ldr	r4, [r7, #4]
 8008d5e:	ea24 0400 	bic.w	r4, r4, r0
 8008d62:	607c      	str	r4, [r7, #4]
 8008d64:	e74e      	b.n	8008c04 <_malloc_r+0x3dc>
 8008d66:	0040      	lsls	r0, r0, #1
 8008d68:	f108 0804 	add.w	r8, r8, #4
 8008d6c:	e751      	b.n	8008c12 <_malloc_r+0x3ea>
 8008d6e:	22fc      	movs	r2, #252	; 0xfc
 8008d70:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8008d74:	e704      	b.n	8008b80 <_malloc_r+0x358>
 8008d76:	bf00      	nop
 8008d78:	20000034 	.word	0x20000034
 8008d7c:	20000440 	.word	0x20000440
 8008d80:	200009b0 	.word	0x200009b0

08008d84 <memcpy>:
 8008d84:	2a0f      	cmp	r2, #15
 8008d86:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8008d8a:	f240 8095 	bls.w	8008eb8 <memcpy+0x134>
 8008d8e:	ea41 0300 	orr.w	r3, r1, r0
 8008d92:	079b      	lsls	r3, r3, #30
 8008d94:	f040 8092 	bne.w	8008ebc <memcpy+0x138>
 8008d98:	680c      	ldr	r4, [r1, #0]
 8008d9a:	6004      	str	r4, [r0, #0]
 8008d9c:	684d      	ldr	r5, [r1, #4]
 8008d9e:	6045      	str	r5, [r0, #4]
 8008da0:	688e      	ldr	r6, [r1, #8]
 8008da2:	f1a2 0310 	sub.w	r3, r2, #16
 8008da6:	6086      	str	r6, [r0, #8]
 8008da8:	68cc      	ldr	r4, [r1, #12]
 8008daa:	461d      	mov	r5, r3
 8008dac:	2d0f      	cmp	r5, #15
 8008dae:	60c4      	str	r4, [r0, #12]
 8008db0:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8008db4:	f101 0410 	add.w	r4, r1, #16
 8008db8:	f100 0310 	add.w	r3, r0, #16
 8008dbc:	d922      	bls.n	8008e04 <memcpy+0x80>
 8008dbe:	b166      	cbz	r6, 8008dda <memcpy+0x56>
 8008dc0:	6826      	ldr	r6, [r4, #0]
 8008dc2:	601e      	str	r6, [r3, #0]
 8008dc4:	6866      	ldr	r6, [r4, #4]
 8008dc6:	605e      	str	r6, [r3, #4]
 8008dc8:	68a6      	ldr	r6, [r4, #8]
 8008dca:	609e      	str	r6, [r3, #8]
 8008dcc:	68e6      	ldr	r6, [r4, #12]
 8008dce:	3d10      	subs	r5, #16
 8008dd0:	60de      	str	r6, [r3, #12]
 8008dd2:	3410      	adds	r4, #16
 8008dd4:	3310      	adds	r3, #16
 8008dd6:	2d0f      	cmp	r5, #15
 8008dd8:	d914      	bls.n	8008e04 <memcpy+0x80>
 8008dda:	6826      	ldr	r6, [r4, #0]
 8008ddc:	601e      	str	r6, [r3, #0]
 8008dde:	6866      	ldr	r6, [r4, #4]
 8008de0:	605e      	str	r6, [r3, #4]
 8008de2:	68a6      	ldr	r6, [r4, #8]
 8008de4:	609e      	str	r6, [r3, #8]
 8008de6:	68e6      	ldr	r6, [r4, #12]
 8008de8:	60de      	str	r6, [r3, #12]
 8008dea:	6926      	ldr	r6, [r4, #16]
 8008dec:	611e      	str	r6, [r3, #16]
 8008dee:	6966      	ldr	r6, [r4, #20]
 8008df0:	615e      	str	r6, [r3, #20]
 8008df2:	69a6      	ldr	r6, [r4, #24]
 8008df4:	619e      	str	r6, [r3, #24]
 8008df6:	69e6      	ldr	r6, [r4, #28]
 8008df8:	3d20      	subs	r5, #32
 8008dfa:	61de      	str	r6, [r3, #28]
 8008dfc:	3420      	adds	r4, #32
 8008dfe:	3320      	adds	r3, #32
 8008e00:	2d0f      	cmp	r5, #15
 8008e02:	d8ea      	bhi.n	8008dda <memcpy+0x56>
 8008e04:	f1a2 0310 	sub.w	r3, r2, #16
 8008e08:	f023 040f 	bic.w	r4, r3, #15
 8008e0c:	f002 030f 	and.w	r3, r2, #15
 8008e10:	3410      	adds	r4, #16
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	eb00 0804 	add.w	r8, r0, r4
 8008e18:	4421      	add	r1, r4
 8008e1a:	d951      	bls.n	8008ec0 <memcpy+0x13c>
 8008e1c:	f1a3 0904 	sub.w	r9, r3, #4
 8008e20:	460b      	mov	r3, r1
 8008e22:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8008e26:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8008e2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008e2e:	ebc1 050c 	rsb	r5, r1, ip
 8008e32:	4644      	mov	r4, r8
 8008e34:	f10c 0c04 	add.w	ip, ip, #4
 8008e38:	4563      	cmp	r3, ip
 8008e3a:	f844 6b04 	str.w	r6, [r4], #4
 8008e3e:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8008e42:	d012      	beq.n	8008e6a <memcpy+0xe6>
 8008e44:	b12d      	cbz	r5, 8008e52 <memcpy+0xce>
 8008e46:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e4a:	4563      	cmp	r3, ip
 8008e4c:	f844 5b04 	str.w	r5, [r4], #4
 8008e50:	d00b      	beq.n	8008e6a <memcpy+0xe6>
 8008e52:	461e      	mov	r6, r3
 8008e54:	4625      	mov	r5, r4
 8008e56:	f856 7b04 	ldr.w	r7, [r6], #4
 8008e5a:	f845 7b04 	str.w	r7, [r5], #4
 8008e5e:	685f      	ldr	r7, [r3, #4]
 8008e60:	1d33      	adds	r3, r6, #4
 8008e62:	6067      	str	r7, [r4, #4]
 8008e64:	1d2c      	adds	r4, r5, #4
 8008e66:	4563      	cmp	r3, ip
 8008e68:	d1f3      	bne.n	8008e52 <memcpy+0xce>
 8008e6a:	f109 0301 	add.w	r3, r9, #1
 8008e6e:	009c      	lsls	r4, r3, #2
 8008e70:	1909      	adds	r1, r1, r4
 8008e72:	f002 0203 	and.w	r2, r2, #3
 8008e76:	4444      	add	r4, r8
 8008e78:	b1da      	cbz	r2, 8008eb2 <memcpy+0x12e>
 8008e7a:	4623      	mov	r3, r4
 8008e7c:	780d      	ldrb	r5, [r1, #0]
 8008e7e:	f803 5b01 	strb.w	r5, [r3], #1
 8008e82:	18a2      	adds	r2, r4, r2
 8008e84:	43e4      	mvns	r4, r4
 8008e86:	1914      	adds	r4, r2, r4
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	f004 0401 	and.w	r4, r4, #1
 8008e8e:	d010      	beq.n	8008eb2 <memcpy+0x12e>
 8008e90:	b12c      	cbz	r4, 8008e9e <memcpy+0x11a>
 8008e92:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008e96:	f803 4b01 	strb.w	r4, [r3], #1
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d009      	beq.n	8008eb2 <memcpy+0x12e>
 8008e9e:	784d      	ldrb	r5, [r1, #1]
 8008ea0:	461c      	mov	r4, r3
 8008ea2:	f804 5b01 	strb.w	r5, [r4], #1
 8008ea6:	788d      	ldrb	r5, [r1, #2]
 8008ea8:	705d      	strb	r5, [r3, #1]
 8008eaa:	1c63      	adds	r3, r4, #1
 8008eac:	3102      	adds	r1, #2
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d1f5      	bne.n	8008e9e <memcpy+0x11a>
 8008eb2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8008eb6:	4770      	bx	lr
 8008eb8:	4604      	mov	r4, r0
 8008eba:	e7dd      	b.n	8008e78 <memcpy+0xf4>
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	e7dc      	b.n	8008e7a <memcpy+0xf6>
 8008ec0:	4644      	mov	r4, r8
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	e7d8      	b.n	8008e78 <memcpy+0xf4>
 8008ec6:	bf00      	nop

08008ec8 <__malloc_lock>:
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop

08008ecc <__malloc_unlock>:
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop

08008ed0 <_printf_r>:
 8008ed0:	b40e      	push	{r1, r2, r3}
 8008ed2:	b510      	push	{r4, lr}
 8008ed4:	b083      	sub	sp, #12
 8008ed6:	ac05      	add	r4, sp, #20
 8008ed8:	6881      	ldr	r1, [r0, #8]
 8008eda:	f854 2b04 	ldr.w	r2, [r4], #4
 8008ede:	4623      	mov	r3, r4
 8008ee0:	9401      	str	r4, [sp, #4]
 8008ee2:	f002 fae1 	bl	800b4a8 <_vfprintf_r>
 8008ee6:	b003      	add	sp, #12
 8008ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eec:	b003      	add	sp, #12
 8008eee:	4770      	bx	lr

08008ef0 <printf>:
 8008ef0:	b40f      	push	{r0, r1, r2, r3}
 8008ef2:	b500      	push	{lr}
 8008ef4:	f640 0270 	movw	r2, #2160	; 0x870
 8008ef8:	b083      	sub	sp, #12
 8008efa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008efe:	ab04      	add	r3, sp, #16
 8008f00:	6810      	ldr	r0, [r2, #0]
 8008f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f06:	6881      	ldr	r1, [r0, #8]
 8008f08:	9301      	str	r3, [sp, #4]
 8008f0a:	f002 facd 	bl	800b4a8 <_vfprintf_r>
 8008f0e:	b003      	add	sp, #12
 8008f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f14:	b004      	add	sp, #16
 8008f16:	4770      	bx	lr

08008f18 <_sbrk_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4c07      	ldr	r4, [pc, #28]	; (8008f38 <_sbrk_r+0x20>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4605      	mov	r5, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	f7fc f948 	bl	80051b8 <_sbrk>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d000      	beq.n	8008f2e <_sbrk_r+0x16>
 8008f2c:	bd38      	pop	{r3, r4, r5, pc}
 8008f2e:	6821      	ldr	r1, [r4, #0]
 8008f30:	2900      	cmp	r1, #0
 8008f32:	d0fb      	beq.n	8008f2c <_sbrk_r+0x14>
 8008f34:	6029      	str	r1, [r5, #0]
 8008f36:	bd38      	pop	{r3, r4, r5, pc}
 8008f38:	20001d98 	.word	0x20001d98

08008f3c <_sprintf_r>:
 8008f3c:	b40c      	push	{r2, r3}
 8008f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f40:	b09d      	sub	sp, #116	; 0x74
 8008f42:	ac22      	add	r4, sp, #136	; 0x88
 8008f44:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008f48:	f854 2b04 	ldr.w	r2, [r4], #4
 8008f4c:	9102      	str	r1, [sp, #8]
 8008f4e:	460e      	mov	r6, r1
 8008f50:	4623      	mov	r3, r4
 8008f52:	9504      	str	r5, [sp, #16]
 8008f54:	9507      	str	r5, [sp, #28]
 8008f56:	a902      	add	r1, sp, #8
 8008f58:	f44f 7702 	mov.w	r7, #520	; 0x208
 8008f5c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008f60:	f8ad 7014 	strh.w	r7, [sp, #20]
 8008f64:	9606      	str	r6, [sp, #24]
 8008f66:	f8ad 5016 	strh.w	r5, [sp, #22]
 8008f6a:	9401      	str	r4, [sp, #4]
 8008f6c:	f000 fd2e 	bl	80099cc <_svfprintf_r>
 8008f70:	9b02      	ldr	r3, [sp, #8]
 8008f72:	2200      	movs	r2, #0
 8008f74:	701a      	strb	r2, [r3, #0]
 8008f76:	b01d      	add	sp, #116	; 0x74
 8008f78:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008f7c:	b002      	add	sp, #8
 8008f7e:	4770      	bx	lr

08008f80 <sprintf>:
 8008f80:	b40e      	push	{r1, r2, r3}
 8008f82:	b570      	push	{r4, r5, r6, lr}
 8008f84:	b09d      	sub	sp, #116	; 0x74
 8008f86:	ac21      	add	r4, sp, #132	; 0x84
 8008f88:	f640 0370 	movw	r3, #2160	; 0x870
 8008f8c:	f854 2b04 	ldr.w	r2, [r4], #4
 8008f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f94:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008f98:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008fa2:	9504      	str	r5, [sp, #16]
 8008fa4:	9507      	str	r5, [sp, #28]
 8008fa6:	6818      	ldr	r0, [r3, #0]
 8008fa8:	9602      	str	r6, [sp, #8]
 8008faa:	4623      	mov	r3, r4
 8008fac:	a902      	add	r1, sp, #8
 8008fae:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008fb2:	9606      	str	r6, [sp, #24]
 8008fb4:	f8ad 5016 	strh.w	r5, [sp, #22]
 8008fb8:	9401      	str	r4, [sp, #4]
 8008fba:	f000 fd07 	bl	80099cc <_svfprintf_r>
 8008fbe:	9b02      	ldr	r3, [sp, #8]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	701a      	strb	r2, [r3, #0]
 8008fc4:	b01d      	add	sp, #116	; 0x74
 8008fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008fca:	b003      	add	sp, #12
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop

08008fd0 <strchr>:
 8008fd0:	b2c9      	uxtb	r1, r1
 8008fd2:	b4f0      	push	{r4, r5, r6, r7}
 8008fd4:	2900      	cmp	r1, #0
 8008fd6:	d04b      	beq.n	8009070 <strchr+0xa0>
 8008fd8:	0782      	lsls	r2, r0, #30
 8008fda:	d00f      	beq.n	8008ffc <strchr+0x2c>
 8008fdc:	7802      	ldrb	r2, [r0, #0]
 8008fde:	2a00      	cmp	r2, #0
 8008fe0:	d071      	beq.n	80090c6 <strchr+0xf6>
 8008fe2:	4291      	cmp	r1, r2
 8008fe4:	d042      	beq.n	800906c <strchr+0x9c>
 8008fe6:	1c43      	adds	r3, r0, #1
 8008fe8:	e005      	b.n	8008ff6 <strchr+0x26>
 8008fea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fee:	2a00      	cmp	r2, #0
 8008ff0:	d03b      	beq.n	800906a <strchr+0x9a>
 8008ff2:	4291      	cmp	r1, r2
 8008ff4:	d03a      	beq.n	800906c <strchr+0x9c>
 8008ff6:	079a      	lsls	r2, r3, #30
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	d1f6      	bne.n	8008fea <strchr+0x1a>
 8008ffc:	6803      	ldr	r3, [r0, #0]
 8008ffe:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8009002:	ea22 0203 	bic.w	r2, r2, r3
 8009006:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 800900a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800900e:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8009012:	d11c      	bne.n	800904e <strchr+0x7e>
 8009014:	407b      	eors	r3, r7
 8009016:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800901a:	ea22 0303 	bic.w	r3, r2, r3
 800901e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8009022:	d114      	bne.n	800904e <strchr+0x7e>
 8009024:	1d02      	adds	r2, r0, #4
 8009026:	e002      	b.n	800902e <strchr+0x5e>
 8009028:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800902c:	d10f      	bne.n	800904e <strchr+0x7e>
 800902e:	4610      	mov	r0, r2
 8009030:	f852 3b04 	ldr.w	r3, [r2], #4
 8009034:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 8009038:	ea87 0403 	eor.w	r4, r7, r3
 800903c:	ea26 0303 	bic.w	r3, r6, r3
 8009040:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8009044:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8009048:	ea25 0404 	bic.w	r4, r5, r4
 800904c:	d0ec      	beq.n	8009028 <strchr+0x58>
 800904e:	7802      	ldrb	r2, [r0, #0]
 8009050:	2a00      	cmp	r2, #0
 8009052:	d038      	beq.n	80090c6 <strchr+0xf6>
 8009054:	4291      	cmp	r1, r2
 8009056:	d009      	beq.n	800906c <strchr+0x9c>
 8009058:	1c43      	adds	r3, r0, #1
 800905a:	e001      	b.n	8009060 <strchr+0x90>
 800905c:	4291      	cmp	r1, r2
 800905e:	d005      	beq.n	800906c <strchr+0x9c>
 8009060:	4618      	mov	r0, r3
 8009062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009066:	2a00      	cmp	r2, #0
 8009068:	d1f8      	bne.n	800905c <strchr+0x8c>
 800906a:	4610      	mov	r0, r2
 800906c:	bcf0      	pop	{r4, r5, r6, r7}
 800906e:	4770      	bx	lr
 8009070:	0783      	lsls	r3, r0, #30
 8009072:	d00b      	beq.n	800908c <strchr+0xbc>
 8009074:	7802      	ldrb	r2, [r0, #0]
 8009076:	2a00      	cmp	r2, #0
 8009078:	d0f8      	beq.n	800906c <strchr+0x9c>
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	e003      	b.n	8009086 <strchr+0xb6>
 800907e:	7801      	ldrb	r1, [r0, #0]
 8009080:	3301      	adds	r3, #1
 8009082:	2900      	cmp	r1, #0
 8009084:	d0f2      	beq.n	800906c <strchr+0x9c>
 8009086:	0799      	lsls	r1, r3, #30
 8009088:	4618      	mov	r0, r3
 800908a:	d1f8      	bne.n	800907e <strchr+0xae>
 800908c:	6801      	ldr	r1, [r0, #0]
 800908e:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 8009092:	ea23 0201 	bic.w	r2, r3, r1
 8009096:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800909a:	d10a      	bne.n	80090b2 <strchr+0xe2>
 800909c:	1d03      	adds	r3, r0, #4
 800909e:	4618      	mov	r0, r3
 80090a0:	f853 1b04 	ldr.w	r1, [r3], #4
 80090a4:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 80090a8:	ea24 0201 	bic.w	r2, r4, r1
 80090ac:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80090b0:	d0f5      	beq.n	800909e <strchr+0xce>
 80090b2:	7803      	ldrb	r3, [r0, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d0d9      	beq.n	800906c <strchr+0x9c>
 80090b8:	1c41      	adds	r1, r0, #1
 80090ba:	4608      	mov	r0, r1
 80090bc:	3101      	adds	r1, #1
 80090be:	7802      	ldrb	r2, [r0, #0]
 80090c0:	2a00      	cmp	r2, #0
 80090c2:	d1fa      	bne.n	80090ba <strchr+0xea>
 80090c4:	e7d2      	b.n	800906c <strchr+0x9c>
 80090c6:	4610      	mov	r0, r2
 80090c8:	e7d0      	b.n	800906c <strchr+0x9c>
 80090ca:	bf00      	nop

080090cc <strcmp>:
 80090cc:	ea80 0201 	eor.w	r2, r0, r1
 80090d0:	f012 0f03 	tst.w	r2, #3
 80090d4:	f040 803a 	bne.w	800914c <strcmp_unaligned>
 80090d8:	f010 0203 	ands.w	r2, r0, #3
 80090dc:	f020 0003 	bic.w	r0, r0, #3
 80090e0:	f021 0103 	bic.w	r1, r1, #3
 80090e4:	f850 cb04 	ldr.w	ip, [r0], #4
 80090e8:	bf08      	it	eq
 80090ea:	f851 3b04 	ldreq.w	r3, [r1], #4
 80090ee:	d00d      	beq.n	800910c <strcmp+0x40>
 80090f0:	f082 0203 	eor.w	r2, r2, #3
 80090f4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80090f8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80090fc:	fa23 f202 	lsr.w	r2, r3, r2
 8009100:	f851 3b04 	ldr.w	r3, [r1], #4
 8009104:	ea4c 0c02 	orr.w	ip, ip, r2
 8009108:	ea43 0302 	orr.w	r3, r3, r2
 800910c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8009110:	459c      	cmp	ip, r3
 8009112:	bf01      	itttt	eq
 8009114:	ea22 020c 	biceq.w	r2, r2, ip
 8009118:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800911c:	f850 cb04 	ldreq.w	ip, [r0], #4
 8009120:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009124:	d0f2      	beq.n	800910c <strcmp+0x40>
 8009126:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800912a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800912e:	2801      	cmp	r0, #1
 8009130:	bf28      	it	cs
 8009132:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8009136:	bf08      	it	eq
 8009138:	0a1b      	lsreq	r3, r3, #8
 800913a:	d0f4      	beq.n	8009126 <strcmp+0x5a>
 800913c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8009140:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8009144:	eba0 0003 	sub.w	r0, r0, r3
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop

0800914c <strcmp_unaligned>:
 800914c:	f010 0f03 	tst.w	r0, #3
 8009150:	d00a      	beq.n	8009168 <strcmp_unaligned+0x1c>
 8009152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009156:	f811 3b01 	ldrb.w	r3, [r1], #1
 800915a:	2a01      	cmp	r2, #1
 800915c:	bf28      	it	cs
 800915e:	429a      	cmpcs	r2, r3
 8009160:	d0f4      	beq.n	800914c <strcmp_unaligned>
 8009162:	eba2 0003 	sub.w	r0, r2, r3
 8009166:	4770      	bx	lr
 8009168:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800916c:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8009170:	f04f 0201 	mov.w	r2, #1
 8009174:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8009178:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800917c:	f001 0c03 	and.w	ip, r1, #3
 8009180:	f021 0103 	bic.w	r1, r1, #3
 8009184:	f850 4b04 	ldr.w	r4, [r0], #4
 8009188:	f851 5b04 	ldr.w	r5, [r1], #4
 800918c:	f1bc 0f02 	cmp.w	ip, #2
 8009190:	d026      	beq.n	80091e0 <strcmp_unaligned+0x94>
 8009192:	d84b      	bhi.n	800922c <strcmp_unaligned+0xe0>
 8009194:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8009198:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800919c:	eba4 0302 	sub.w	r3, r4, r2
 80091a0:	ea23 0304 	bic.w	r3, r3, r4
 80091a4:	d10d      	bne.n	80091c2 <strcmp_unaligned+0x76>
 80091a6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80091aa:	bf08      	it	eq
 80091ac:	f851 5b04 	ldreq.w	r5, [r1], #4
 80091b0:	d10a      	bne.n	80091c8 <strcmp_unaligned+0x7c>
 80091b2:	ea8c 0c04 	eor.w	ip, ip, r4
 80091b6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 80091ba:	d10c      	bne.n	80091d6 <strcmp_unaligned+0x8a>
 80091bc:	f850 4b04 	ldr.w	r4, [r0], #4
 80091c0:	e7e8      	b.n	8009194 <strcmp_unaligned+0x48>
 80091c2:	ea4f 2515 	mov.w	r5, r5, lsr #8
 80091c6:	e05c      	b.n	8009282 <strcmp_unaligned+0x136>
 80091c8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 80091cc:	d152      	bne.n	8009274 <strcmp_unaligned+0x128>
 80091ce:	780d      	ldrb	r5, [r1, #0]
 80091d0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80091d4:	e055      	b.n	8009282 <strcmp_unaligned+0x136>
 80091d6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80091da:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 80091de:	e050      	b.n	8009282 <strcmp_unaligned+0x136>
 80091e0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 80091e4:	eba4 0302 	sub.w	r3, r4, r2
 80091e8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091ec:	ea23 0304 	bic.w	r3, r3, r4
 80091f0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 80091f4:	d117      	bne.n	8009226 <strcmp_unaligned+0xda>
 80091f6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80091fa:	bf08      	it	eq
 80091fc:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009200:	d107      	bne.n	8009212 <strcmp_unaligned+0xc6>
 8009202:	ea8c 0c04 	eor.w	ip, ip, r4
 8009206:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800920a:	d108      	bne.n	800921e <strcmp_unaligned+0xd2>
 800920c:	f850 4b04 	ldr.w	r4, [r0], #4
 8009210:	e7e6      	b.n	80091e0 <strcmp_unaligned+0x94>
 8009212:	041b      	lsls	r3, r3, #16
 8009214:	d12e      	bne.n	8009274 <strcmp_unaligned+0x128>
 8009216:	880d      	ldrh	r5, [r1, #0]
 8009218:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800921c:	e031      	b.n	8009282 <strcmp_unaligned+0x136>
 800921e:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8009222:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009226:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800922a:	e02a      	b.n	8009282 <strcmp_unaligned+0x136>
 800922c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8009230:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8009234:	eba4 0302 	sub.w	r3, r4, r2
 8009238:	ea23 0304 	bic.w	r3, r3, r4
 800923c:	d10d      	bne.n	800925a <strcmp_unaligned+0x10e>
 800923e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8009242:	bf08      	it	eq
 8009244:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009248:	d10a      	bne.n	8009260 <strcmp_unaligned+0x114>
 800924a:	ea8c 0c04 	eor.w	ip, ip, r4
 800924e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8009252:	d10a      	bne.n	800926a <strcmp_unaligned+0x11e>
 8009254:	f850 4b04 	ldr.w	r4, [r0], #4
 8009258:	e7e8      	b.n	800922c <strcmp_unaligned+0xe0>
 800925a:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800925e:	e010      	b.n	8009282 <strcmp_unaligned+0x136>
 8009260:	f014 0fff 	tst.w	r4, #255	; 0xff
 8009264:	d006      	beq.n	8009274 <strcmp_unaligned+0x128>
 8009266:	f851 5b04 	ldr.w	r5, [r1], #4
 800926a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800926e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8009272:	e006      	b.n	8009282 <strcmp_unaligned+0x136>
 8009274:	f04f 0000 	mov.w	r0, #0
 8009278:	f85d 4b04 	ldr.w	r4, [sp], #4
 800927c:	f85d 5b04 	ldr.w	r5, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8009286:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800928a:	2801      	cmp	r0, #1
 800928c:	bf28      	it	cs
 800928e:	4290      	cmpcs	r0, r2
 8009290:	bf04      	itt	eq
 8009292:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8009296:	0a2d      	lsreq	r5, r5, #8
 8009298:	d0f3      	beq.n	8009282 <strcmp_unaligned+0x136>
 800929a:	eba2 0000 	sub.w	r0, r2, r0
 800929e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092a2:	f85d 5b04 	ldr.w	r5, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <strlen>:
 80092a8:	f020 0103 	bic.w	r1, r0, #3
 80092ac:	f010 0003 	ands.w	r0, r0, #3
 80092b0:	f1c0 0000 	rsb	r0, r0, #0
 80092b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80092b8:	f100 0c04 	add.w	ip, r0, #4
 80092bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80092c0:	f06f 0200 	mvn.w	r2, #0
 80092c4:	bf1c      	itt	ne
 80092c6:	fa22 f20c 	lsrne.w	r2, r2, ip
 80092ca:	4313      	orrne	r3, r2
 80092cc:	f04f 0c01 	mov.w	ip, #1
 80092d0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80092d4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80092d8:	eba3 020c 	sub.w	r2, r3, ip
 80092dc:	ea22 0203 	bic.w	r2, r2, r3
 80092e0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80092e4:	bf04      	itt	eq
 80092e6:	f851 3b04 	ldreq.w	r3, [r1], #4
 80092ea:	3004      	addeq	r0, #4
 80092ec:	d0f4      	beq.n	80092d8 <strlen+0x30>
 80092ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80092f2:	bf1f      	itttt	ne
 80092f4:	3001      	addne	r0, #1
 80092f6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80092fa:	3001      	addne	r0, #1
 80092fc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8009300:	bf18      	it	ne
 8009302:	3001      	addne	r0, #1
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop

08009308 <critical_factorization>:
 8009308:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800930c:	2701      	movs	r7, #1
 800930e:	463c      	mov	r4, r7
 8009310:	2500      	movs	r5, #0
 8009312:	f04f 36ff 	mov.w	r6, #4294967295
 8009316:	1963      	adds	r3, r4, r5
 8009318:	428b      	cmp	r3, r1
 800931a:	eb00 0c06 	add.w	ip, r0, r6
 800931e:	d20d      	bcs.n	800933c <critical_factorization+0x34>
 8009320:	f81c a004 	ldrb.w	sl, [ip, r4]
 8009324:	f810 8003 	ldrb.w	r8, [r0, r3]
 8009328:	45d0      	cmp	r8, sl
 800932a:	d22e      	bcs.n	800938a <critical_factorization+0x82>
 800932c:	2401      	movs	r4, #1
 800932e:	461d      	mov	r5, r3
 8009330:	1b9f      	subs	r7, r3, r6
 8009332:	1963      	adds	r3, r4, r5
 8009334:	428b      	cmp	r3, r1
 8009336:	eb00 0c06 	add.w	ip, r0, r6
 800933a:	d3f1      	bcc.n	8009320 <critical_factorization+0x18>
 800933c:	f04f 0a01 	mov.w	sl, #1
 8009340:	6017      	str	r7, [r2, #0]
 8009342:	4654      	mov	r4, sl
 8009344:	2500      	movs	r5, #0
 8009346:	f04f 3cff 	mov.w	ip, #4294967295
 800934a:	1963      	adds	r3, r4, r5
 800934c:	4299      	cmp	r1, r3
 800934e:	eb00 080c 	add.w	r8, r0, ip
 8009352:	d90e      	bls.n	8009372 <critical_factorization+0x6a>
 8009354:	f818 8004 	ldrb.w	r8, [r8, r4]
 8009358:	f810 9003 	ldrb.w	r9, [r0, r3]
 800935c:	45c1      	cmp	r9, r8
 800935e:	d91a      	bls.n	8009396 <critical_factorization+0x8e>
 8009360:	2401      	movs	r4, #1
 8009362:	461d      	mov	r5, r3
 8009364:	ebcc 0a03 	rsb	sl, ip, r3
 8009368:	1963      	adds	r3, r4, r5
 800936a:	4299      	cmp	r1, r3
 800936c:	eb00 080c 	add.w	r8, r0, ip
 8009370:	d8f0      	bhi.n	8009354 <critical_factorization+0x4c>
 8009372:	f10c 0001 	add.w	r0, ip, #1
 8009376:	3601      	adds	r6, #1
 8009378:	42b0      	cmp	r0, r6
 800937a:	bf3c      	itt	cc
 800937c:	46ba      	movcc	sl, r7
 800937e:	4630      	movcc	r0, r6
 8009380:	f8c2 a000 	str.w	sl, [r2]
 8009384:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8009388:	4770      	bx	lr
 800938a:	d00b      	beq.n	80093a4 <critical_factorization+0x9c>
 800938c:	2701      	movs	r7, #1
 800938e:	462e      	mov	r6, r5
 8009390:	463c      	mov	r4, r7
 8009392:	19ed      	adds	r5, r5, r7
 8009394:	e7bf      	b.n	8009316 <critical_factorization+0xe>
 8009396:	d009      	beq.n	80093ac <critical_factorization+0xa4>
 8009398:	f04f 0a01 	mov.w	sl, #1
 800939c:	46ac      	mov	ip, r5
 800939e:	4654      	mov	r4, sl
 80093a0:	4455      	add	r5, sl
 80093a2:	e7d2      	b.n	800934a <critical_factorization+0x42>
 80093a4:	42bc      	cmp	r4, r7
 80093a6:	d005      	beq.n	80093b4 <critical_factorization+0xac>
 80093a8:	3401      	adds	r4, #1
 80093aa:	e7b4      	b.n	8009316 <critical_factorization+0xe>
 80093ac:	4554      	cmp	r4, sl
 80093ae:	d005      	beq.n	80093bc <critical_factorization+0xb4>
 80093b0:	3401      	adds	r4, #1
 80093b2:	e7ca      	b.n	800934a <critical_factorization+0x42>
 80093b4:	4627      	mov	r7, r4
 80093b6:	461d      	mov	r5, r3
 80093b8:	2401      	movs	r4, #1
 80093ba:	e7ac      	b.n	8009316 <critical_factorization+0xe>
 80093bc:	46a2      	mov	sl, r4
 80093be:	461d      	mov	r5, r3
 80093c0:	2401      	movs	r4, #1
 80093c2:	e7c2      	b.n	800934a <critical_factorization+0x42>

080093c4 <two_way_long_needle>:
 80093c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c8:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 80093cc:	4616      	mov	r6, r2
 80093ce:	4607      	mov	r7, r0
 80093d0:	460c      	mov	r4, r1
 80093d2:	4610      	mov	r0, r2
 80093d4:	4619      	mov	r1, r3
 80093d6:	aa07      	add	r2, sp, #28
 80093d8:	461d      	mov	r5, r3
 80093da:	f7ff ff95 	bl	8009308 <critical_factorization>
 80093de:	ab07      	add	r3, sp, #28
 80093e0:	9001      	str	r0, [sp, #4]
 80093e2:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 80093e6:	1d1a      	adds	r2, r3, #4
 80093e8:	605d      	str	r5, [r3, #4]
 80093ea:	3308      	adds	r3, #8
 80093ec:	428b      	cmp	r3, r1
 80093ee:	6055      	str	r5, [r2, #4]
 80093f0:	d1f9      	bne.n	80093e6 <two_way_long_needle+0x22>
 80093f2:	b31d      	cbz	r5, 800943c <two_way_long_needle+0x78>
 80093f4:	7832      	ldrb	r2, [r6, #0]
 80093f6:	2301      	movs	r3, #1
 80093f8:	a808      	add	r0, sp, #32
 80093fa:	1e69      	subs	r1, r5, #1
 80093fc:	42ab      	cmp	r3, r5
 80093fe:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8009402:	ea01 0203 	and.w	r2, r1, r3
 8009406:	d019      	beq.n	800943c <two_way_long_needle+0x78>
 8009408:	b13a      	cbz	r2, 800941a <two_way_long_needle+0x56>
 800940a:	7872      	ldrb	r2, [r6, #1]
 800940c:	2302      	movs	r3, #2
 800940e:	f101 3eff 	add.w	lr, r1, #4294967295
 8009412:	42ab      	cmp	r3, r5
 8009414:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 8009418:	d010      	beq.n	800943c <two_way_long_needle+0x78>
 800941a:	46a1      	mov	r9, r4
 800941c:	46a8      	mov	r8, r5
 800941e:	1c5c      	adds	r4, r3, #1
 8009420:	f816 c003 	ldrb.w	ip, [r6, r3]
 8009424:	5d32      	ldrb	r2, [r6, r4]
 8009426:	1acd      	subs	r5, r1, r3
 8009428:	3302      	adds	r3, #2
 800942a:	1b0c      	subs	r4, r1, r4
 800942c:	4543      	cmp	r3, r8
 800942e:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 8009432:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 8009436:	d1f2      	bne.n	800941e <two_way_long_needle+0x5a>
 8009438:	464c      	mov	r4, r9
 800943a:	4645      	mov	r5, r8
 800943c:	9907      	ldr	r1, [sp, #28]
 800943e:	9a01      	ldr	r2, [sp, #4]
 8009440:	4630      	mov	r0, r6
 8009442:	1871      	adds	r1, r6, r1
 8009444:	f005 fec4 	bl	800f1d0 <memcmp>
 8009448:	2800      	cmp	r0, #0
 800944a:	f040 80be 	bne.w	80095ca <two_way_long_needle+0x206>
 800944e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009452:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009456:	9502      	str	r5, [sp, #8]
 8009458:	f109 3bff 	add.w	fp, r9, #4294967295
 800945c:	eb06 0c0b 	add.w	ip, r6, fp
 8009460:	f8cd b00c 	str.w	fp, [sp, #12]
 8009464:	f1ce 0b01 	rsb	fp, lr, #1
 8009468:	4622      	mov	r2, r4
 800946a:	4682      	mov	sl, r0
 800946c:	f105 39ff 	add.w	r9, r5, #4294967295
 8009470:	f8cd c010 	str.w	ip, [sp, #16]
 8009474:	f8cd b014 	str.w	fp, [sp, #20]
 8009478:	4604      	mov	r4, r0
 800947a:	e008      	b.n	800948e <two_way_long_needle+0xca>
 800947c:	b124      	cbz	r4, 8009488 <two_way_long_needle+0xc4>
 800947e:	9c07      	ldr	r4, [sp, #28]
 8009480:	42a3      	cmp	r3, r4
 8009482:	d201      	bcs.n	8009488 <two_way_long_needle+0xc4>
 8009484:	9902      	ldr	r1, [sp, #8]
 8009486:	1b0b      	subs	r3, r1, r4
 8009488:	449a      	add	sl, r3
 800948a:	2400      	movs	r4, #0
 800948c:	462a      	mov	r2, r5
 800948e:	9d02      	ldr	r5, [sp, #8]
 8009490:	4455      	add	r5, sl
 8009492:	18b8      	adds	r0, r7, r2
 8009494:	2100      	movs	r1, #0
 8009496:	1aaa      	subs	r2, r5, r2
 8009498:	f005 fdfa 	bl	800f090 <memchr>
 800949c:	2800      	cmp	r0, #0
 800949e:	f040 808e 	bne.w	80095be <two_way_long_needle+0x1fa>
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	f000 808b 	beq.w	80095be <two_way_long_needle+0x1fa>
 80094a8:	1979      	adds	r1, r7, r5
 80094aa:	a808      	add	r0, sp, #32
 80094ac:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 80094b0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d1e1      	bne.n	800947c <two_way_long_needle+0xb8>
 80094b8:	9b01      	ldr	r3, [sp, #4]
 80094ba:	429c      	cmp	r4, r3
 80094bc:	bf28      	it	cs
 80094be:	4623      	movcs	r3, r4
 80094c0:	454b      	cmp	r3, r9
 80094c2:	d22a      	bcs.n	800951a <two_way_long_needle+0x156>
 80094c4:	eb07 010a 	add.w	r1, r7, sl
 80094c8:	f816 b003 	ldrb.w	fp, [r6, r3]
 80094cc:	5cca      	ldrb	r2, [r1, r3]
 80094ce:	4593      	cmp	fp, r2
 80094d0:	eb06 0003 	add.w	r0, r6, r3
 80094d4:	d16f      	bne.n	80095b6 <two_way_long_needle+0x1f2>
 80094d6:	ea6f 0c03 	mvn.w	ip, r3
 80094da:	eb0c 0e09 	add.w	lr, ip, r9
 80094de:	f01e 0f01 	tst.w	lr, #1
 80094e2:	4602      	mov	r2, r0
 80094e4:	d016      	beq.n	8009514 <two_way_long_needle+0x150>
 80094e6:	3301      	adds	r3, #1
 80094e8:	454b      	cmp	r3, r9
 80094ea:	d216      	bcs.n	800951a <two_way_long_needle+0x156>
 80094ec:	7840      	ldrb	r0, [r0, #1]
 80094ee:	f811 b003 	ldrb.w	fp, [r1, r3]
 80094f2:	3201      	adds	r2, #1
 80094f4:	4583      	cmp	fp, r0
 80094f6:	d00d      	beq.n	8009514 <two_way_long_needle+0x150>
 80094f8:	e05d      	b.n	80095b6 <two_way_long_needle+0x1f2>
 80094fa:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80094fe:	f811 c003 	ldrb.w	ip, [r1, r3]
 8009502:	4584      	cmp	ip, r0
 8009504:	d157      	bne.n	80095b6 <two_way_long_needle+0x1f2>
 8009506:	3301      	adds	r3, #1
 8009508:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800950c:	f811 e003 	ldrb.w	lr, [r1, r3]
 8009510:	4586      	cmp	lr, r0
 8009512:	d150      	bne.n	80095b6 <two_way_long_needle+0x1f2>
 8009514:	3301      	adds	r3, #1
 8009516:	454b      	cmp	r3, r9
 8009518:	d3ef      	bcc.n	80094fa <two_way_long_needle+0x136>
 800951a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800951e:	9b03      	ldr	r3, [sp, #12]
 8009520:	455c      	cmp	r4, fp
 8009522:	bf28      	it	cs
 8009524:	465b      	movcs	r3, fp
 8009526:	d23d      	bcs.n	80095a4 <two_way_long_needle+0x1e0>
 8009528:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800952c:	eb07 0c0a 	add.w	ip, r7, sl
 8009530:	f816 100b 	ldrb.w	r1, [r6, fp]
 8009534:	f81c 000b 	ldrb.w	r0, [ip, fp]
 8009538:	4281      	cmp	r1, r0
 800953a:	f040 80ca 	bne.w	80096d2 <two_way_long_needle+0x30e>
 800953e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8009542:	eb06 0804 	add.w	r8, r6, r4
 8009546:	ebc8 010b 	rsb	r1, r8, fp
 800954a:	07c8      	lsls	r0, r1, #31
 800954c:	465a      	mov	r2, fp
 800954e:	d524      	bpl.n	800959a <two_way_long_needle+0x1d6>
 8009550:	9a04      	ldr	r2, [sp, #16]
 8009552:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8009556:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800955a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800955e:	9000      	str	r0, [sp, #0]
 8009560:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009564:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009568:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800956c:	f8dd b000 	ldr.w	fp, [sp]
 8009570:	4583      	cmp	fp, r0
 8009572:	d117      	bne.n	80095a4 <two_way_long_needle+0x1e0>
 8009574:	460b      	mov	r3, r1
 8009576:	e010      	b.n	800959a <two_way_long_needle+0x1d6>
 8009578:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 800957c:	f81c 2000 	ldrb.w	r2, [ip, r0]
 8009580:	4593      	cmp	fp, r2
 8009582:	f101 32ff 	add.w	r2, r1, #4294967295
 8009586:	d10d      	bne.n	80095a4 <two_way_long_needle+0x1e0>
 8009588:	4603      	mov	r3, r0
 800958a:	3801      	subs	r0, #1
 800958c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8009590:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8009594:	458b      	cmp	fp, r1
 8009596:	d105      	bne.n	80095a4 <two_way_long_needle+0x1e0>
 8009598:	4603      	mov	r3, r0
 800959a:	1e58      	subs	r0, r3, #1
 800959c:	4542      	cmp	r2, r8
 800959e:	f102 31ff 	add.w	r1, r2, #4294967295
 80095a2:	d1e9      	bne.n	8009578 <two_way_long_needle+0x1b4>
 80095a4:	3401      	adds	r4, #1
 80095a6:	429c      	cmp	r4, r3
 80095a8:	f200 8095 	bhi.w	80096d6 <two_way_long_needle+0x312>
 80095ac:	9c07      	ldr	r4, [sp, #28]
 80095ae:	9a02      	ldr	r2, [sp, #8]
 80095b0:	44a2      	add	sl, r4
 80095b2:	1b14      	subs	r4, r2, r4
 80095b4:	e76a      	b.n	800948c <two_way_long_needle+0xc8>
 80095b6:	f8dd b014 	ldr.w	fp, [sp, #20]
 80095ba:	44da      	add	sl, fp
 80095bc:	e764      	b.n	8009488 <two_way_long_needle+0xc4>
 80095be:	2000      	movs	r0, #0
 80095c0:	b009      	add	sp, #36	; 0x24
 80095c2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 80095c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ca:	f8dd b004 	ldr.w	fp, [sp, #4]
 80095ce:	9a01      	ldr	r2, [sp, #4]
 80095d0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80095d4:	ebcb 0005 	rsb	r0, fp, r5
 80095d8:	4558      	cmp	r0, fp
 80095da:	bf38      	it	cc
 80095dc:	4658      	movcc	r0, fp
 80095de:	1c43      	adds	r3, r0, #1
 80095e0:	9801      	ldr	r0, [sp, #4]
 80095e2:	9307      	str	r3, [sp, #28]
 80095e4:	18b1      	adds	r1, r6, r2
 80095e6:	f1c0 0301 	rsb	r3, r0, #1
 80095ea:	f105 3bff 	add.w	fp, r5, #4294967295
 80095ee:	9302      	str	r3, [sp, #8]
 80095f0:	9501      	str	r5, [sp, #4]
 80095f2:	f04f 0a00 	mov.w	sl, #0
 80095f6:	f102 39ff 	add.w	r9, r2, #4294967295
 80095fa:	4623      	mov	r3, r4
 80095fc:	460d      	mov	r5, r1
 80095fe:	9c01      	ldr	r4, [sp, #4]
 8009600:	4454      	add	r4, sl
 8009602:	18f8      	adds	r0, r7, r3
 8009604:	2100      	movs	r1, #0
 8009606:	1ae2      	subs	r2, r4, r3
 8009608:	f005 fd42 	bl	800f090 <memchr>
 800960c:	2800      	cmp	r0, #0
 800960e:	d1d6      	bne.n	80095be <two_way_long_needle+0x1fa>
 8009610:	2c00      	cmp	r4, #0
 8009612:	d0d4      	beq.n	80095be <two_way_long_needle+0x1fa>
 8009614:	193a      	adds	r2, r7, r4
 8009616:	a908      	add	r1, sp, #32
 8009618:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800961c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8009620:	2800      	cmp	r0, #0
 8009622:	d14f      	bne.n	80096c4 <two_way_long_needle+0x300>
 8009624:	45d8      	cmp	r8, fp
 8009626:	eb07 000a 	add.w	r0, r7, sl
 800962a:	d22a      	bcs.n	8009682 <two_way_long_needle+0x2be>
 800962c:	f810 3008 	ldrb.w	r3, [r0, r8]
 8009630:	782a      	ldrb	r2, [r5, #0]
 8009632:	429a      	cmp	r2, r3
 8009634:	bf18      	it	ne
 8009636:	4643      	movne	r3, r8
 8009638:	d147      	bne.n	80096ca <two_way_long_needle+0x306>
 800963a:	ea6f 0308 	mvn.w	r3, r8
 800963e:	eb03 010b 	add.w	r1, r3, fp
 8009642:	07c9      	lsls	r1, r1, #31
 8009644:	462a      	mov	r2, r5
 8009646:	4643      	mov	r3, r8
 8009648:	d518      	bpl.n	800967c <two_way_long_needle+0x2b8>
 800964a:	f108 0301 	add.w	r3, r8, #1
 800964e:	455b      	cmp	r3, fp
 8009650:	d217      	bcs.n	8009682 <two_way_long_needle+0x2be>
 8009652:	462a      	mov	r2, r5
 8009654:	f810 e003 	ldrb.w	lr, [r0, r3]
 8009658:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800965c:	458e      	cmp	lr, r1
 800965e:	d00d      	beq.n	800967c <two_way_long_needle+0x2b8>
 8009660:	e033      	b.n	80096ca <two_way_long_needle+0x306>
 8009662:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8009666:	f810 c003 	ldrb.w	ip, [r0, r3]
 800966a:	458c      	cmp	ip, r1
 800966c:	d12d      	bne.n	80096ca <two_way_long_needle+0x306>
 800966e:	3301      	adds	r3, #1
 8009670:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8009674:	f810 e003 	ldrb.w	lr, [r0, r3]
 8009678:	458e      	cmp	lr, r1
 800967a:	d126      	bne.n	80096ca <two_way_long_needle+0x306>
 800967c:	3301      	adds	r3, #1
 800967e:	455b      	cmp	r3, fp
 8009680:	d3ef      	bcc.n	8009662 <two_way_long_needle+0x29e>
 8009682:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009686:	464b      	mov	r3, r9
 8009688:	d09a      	beq.n	80095c0 <two_way_long_needle+0x1fc>
 800968a:	f816 1009 	ldrb.w	r1, [r6, r9]
 800968e:	f810 2009 	ldrb.w	r2, [r0, r9]
 8009692:	4291      	cmp	r1, r2
 8009694:	d115      	bne.n	80096c2 <two_way_long_needle+0x2fe>
 8009696:	f019 0f01 	tst.w	r9, #1
 800969a:	d00a      	beq.n	80096b2 <two_way_long_needle+0x2ee>
 800969c:	f109 33ff 	add.w	r3, r9, #4294967295
 80096a0:	5cf1      	ldrb	r1, [r6, r3]
 80096a2:	5cc2      	ldrb	r2, [r0, r3]
 80096a4:	4291      	cmp	r1, r2
 80096a6:	d004      	beq.n	80096b2 <two_way_long_needle+0x2ee>
 80096a8:	e00b      	b.n	80096c2 <two_way_long_needle+0x2fe>
 80096aa:	5cf1      	ldrb	r1, [r6, r3]
 80096ac:	5cc2      	ldrb	r2, [r0, r3]
 80096ae:	4291      	cmp	r1, r2
 80096b0:	d107      	bne.n	80096c2 <two_way_long_needle+0x2fe>
 80096b2:	1e5a      	subs	r2, r3, #1
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d083      	beq.n	80095c0 <two_way_long_needle+0x1fc>
 80096b8:	5cb1      	ldrb	r1, [r6, r2]
 80096ba:	5c82      	ldrb	r2, [r0, r2]
 80096bc:	3b02      	subs	r3, #2
 80096be:	4291      	cmp	r1, r2
 80096c0:	d0f3      	beq.n	80096aa <two_way_long_needle+0x2e6>
 80096c2:	9807      	ldr	r0, [sp, #28]
 80096c4:	4482      	add	sl, r0
 80096c6:	4623      	mov	r3, r4
 80096c8:	e799      	b.n	80095fe <two_way_long_needle+0x23a>
 80096ca:	9a02      	ldr	r2, [sp, #8]
 80096cc:	4492      	add	sl, r2
 80096ce:	449a      	add	sl, r3
 80096d0:	e7f9      	b.n	80096c6 <two_way_long_needle+0x302>
 80096d2:	9b01      	ldr	r3, [sp, #4]
 80096d4:	e766      	b.n	80095a4 <two_way_long_needle+0x1e0>
 80096d6:	eb07 000a 	add.w	r0, r7, sl
 80096da:	e771      	b.n	80095c0 <two_way_long_needle+0x1fc>

080096dc <strstr>:
 80096dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e0:	7803      	ldrb	r3, [r0, #0]
 80096e2:	b089      	sub	sp, #36	; 0x24
 80096e4:	4605      	mov	r5, r0
 80096e6:	460f      	mov	r7, r1
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	f000 8167 	beq.w	80099bc <strstr+0x2e0>
 80096ee:	780a      	ldrb	r2, [r1, #0]
 80096f0:	b19a      	cbz	r2, 800971a <strstr+0x3e>
 80096f2:	4684      	mov	ip, r0
 80096f4:	3101      	adds	r1, #1
 80096f6:	2401      	movs	r4, #1
 80096f8:	e002      	b.n	8009700 <strstr+0x24>
 80096fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096fe:	b15a      	cbz	r2, 8009718 <strstr+0x3c>
 8009700:	4293      	cmp	r3, r2
 8009702:	bf14      	ite	ne
 8009704:	2400      	movne	r4, #0
 8009706:	f004 0401 	andeq.w	r4, r4, #1
 800970a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800970e:	460e      	mov	r6, r1
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1f2      	bne.n	80096fa <strstr+0x1e>
 8009714:	7830      	ldrb	r0, [r6, #0]
 8009716:	b920      	cbnz	r0, 8009722 <strstr+0x46>
 8009718:	b12c      	cbz	r4, 8009726 <strstr+0x4a>
 800971a:	4628      	mov	r0, r5
 800971c:	b009      	add	sp, #36	; 0x24
 800971e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009722:	2500      	movs	r5, #0
 8009724:	e7f9      	b.n	800971a <strstr+0x3e>
 8009726:	1c68      	adds	r0, r5, #1
 8009728:	7839      	ldrb	r1, [r7, #0]
 800972a:	f7ff fc51 	bl	8008fd0 <strchr>
 800972e:	1bf6      	subs	r6, r6, r7
 8009730:	4680      	mov	r8, r0
 8009732:	2800      	cmp	r0, #0
 8009734:	d0f5      	beq.n	8009722 <strstr+0x46>
 8009736:	2e01      	cmp	r6, #1
 8009738:	f000 80be 	beq.w	80098b8 <strstr+0x1dc>
 800973c:	19ad      	adds	r5, r5, r6
 800973e:	42a8      	cmp	r0, r5
 8009740:	bf94      	ite	ls
 8009742:	ebc0 0405 	rsbls	r4, r0, r5
 8009746:	2401      	movhi	r4, #1
 8009748:	2e1f      	cmp	r6, #31
 800974a:	d906      	bls.n	800975a <strstr+0x7e>
 800974c:	4621      	mov	r1, r4
 800974e:	463a      	mov	r2, r7
 8009750:	4633      	mov	r3, r6
 8009752:	f7ff fe37 	bl	80093c4 <two_way_long_needle>
 8009756:	4605      	mov	r5, r0
 8009758:	e7df      	b.n	800971a <strstr+0x3e>
 800975a:	4631      	mov	r1, r6
 800975c:	aa07      	add	r2, sp, #28
 800975e:	4638      	mov	r0, r7
 8009760:	f7ff fdd2 	bl	8009308 <critical_factorization>
 8009764:	9907      	ldr	r1, [sp, #28]
 8009766:	4681      	mov	r9, r0
 8009768:	1879      	adds	r1, r7, r1
 800976a:	4638      	mov	r0, r7
 800976c:	464a      	mov	r2, r9
 800976e:	f005 fd2f 	bl	800f1d0 <memcmp>
 8009772:	2800      	cmp	r0, #0
 8009774:	f040 80a2 	bne.w	80098bc <strstr+0x1e0>
 8009778:	f109 3bff 	add.w	fp, r9, #4294967295
 800977c:	eb07 0e0b 	add.w	lr, r7, fp
 8009780:	f8cd b008 	str.w	fp, [sp, #8]
 8009784:	f1c9 0b01 	rsb	fp, r9, #1
 8009788:	f8cd 9010 	str.w	r9, [sp, #16]
 800978c:	4605      	mov	r5, r0
 800978e:	f8cd e00c 	str.w	lr, [sp, #12]
 8009792:	f8cd b014 	str.w	fp, [sp, #20]
 8009796:	4622      	mov	r2, r4
 8009798:	4681      	mov	r9, r0
 800979a:	19ac      	adds	r4, r5, r6
 800979c:	eb08 0002 	add.w	r0, r8, r2
 80097a0:	2100      	movs	r1, #0
 80097a2:	1aa2      	subs	r2, r4, r2
 80097a4:	f005 fc74 	bl	800f090 <memchr>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	d1ba      	bne.n	8009722 <strstr+0x46>
 80097ac:	2c00      	cmp	r4, #0
 80097ae:	d0b8      	beq.n	8009722 <strstr+0x46>
 80097b0:	9b04      	ldr	r3, [sp, #16]
 80097b2:	4599      	cmp	r9, r3
 80097b4:	bf28      	it	cs
 80097b6:	464b      	movcs	r3, r9
 80097b8:	429e      	cmp	r6, r3
 80097ba:	d92b      	bls.n	8009814 <strstr+0x138>
 80097bc:	eb08 0003 	add.w	r0, r8, r3
 80097c0:	5cf9      	ldrb	r1, [r7, r3]
 80097c2:	5d42      	ldrb	r2, [r0, r5]
 80097c4:	4291      	cmp	r1, r2
 80097c6:	eb07 0003 	add.w	r0, r7, r3
 80097ca:	d16e      	bne.n	80098aa <strstr+0x1ce>
 80097cc:	ea6f 0c03 	mvn.w	ip, r3
 80097d0:	eb0c 0e06 	add.w	lr, ip, r6
 80097d4:	f01e 0f01 	tst.w	lr, #1
 80097d8:	4602      	mov	r2, r0
 80097da:	eb08 0105 	add.w	r1, r8, r5
 80097de:	d016      	beq.n	800980e <strstr+0x132>
 80097e0:	3301      	adds	r3, #1
 80097e2:	429e      	cmp	r6, r3
 80097e4:	d916      	bls.n	8009814 <strstr+0x138>
 80097e6:	7840      	ldrb	r0, [r0, #1]
 80097e8:	f811 c003 	ldrb.w	ip, [r1, r3]
 80097ec:	3201      	adds	r2, #1
 80097ee:	4584      	cmp	ip, r0
 80097f0:	d00d      	beq.n	800980e <strstr+0x132>
 80097f2:	e05a      	b.n	80098aa <strstr+0x1ce>
 80097f4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80097f8:	f811 e003 	ldrb.w	lr, [r1, r3]
 80097fc:	4586      	cmp	lr, r0
 80097fe:	d154      	bne.n	80098aa <strstr+0x1ce>
 8009800:	3301      	adds	r3, #1
 8009802:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8009806:	f811 c003 	ldrb.w	ip, [r1, r3]
 800980a:	4584      	cmp	ip, r0
 800980c:	d14d      	bne.n	80098aa <strstr+0x1ce>
 800980e:	3301      	adds	r3, #1
 8009810:	429e      	cmp	r6, r3
 8009812:	d8ef      	bhi.n	80097f4 <strstr+0x118>
 8009814:	9b04      	ldr	r3, [sp, #16]
 8009816:	9a02      	ldr	r2, [sp, #8]
 8009818:	454b      	cmp	r3, r9
 800981a:	f240 80d2 	bls.w	80099c2 <strstr+0x2e6>
 800981e:	eb08 0e05 	add.w	lr, r8, r5
 8009822:	5cb9      	ldrb	r1, [r7, r2]
 8009824:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8009828:	4281      	cmp	r1, r0
 800982a:	f040 80ca 	bne.w	80099c2 <strstr+0x2e6>
 800982e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009832:	eb07 0a09 	add.w	sl, r7, r9
 8009836:	ebca 010b 	rsb	r1, sl, fp
 800983a:	07c9      	lsls	r1, r1, #31
 800983c:	465b      	mov	r3, fp
 800983e:	d524      	bpl.n	800988a <strstr+0x1ae>
 8009840:	9b03      	ldr	r3, [sp, #12]
 8009842:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009846:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800984a:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800984e:	9001      	str	r0, [sp, #4]
 8009850:	f10b 31ff 	add.w	r1, fp, #4294967295
 8009854:	f8dd b004 	ldr.w	fp, [sp, #4]
 8009858:	f81e 0001 	ldrb.w	r0, [lr, r1]
 800985c:	4583      	cmp	fp, r0
 800985e:	f10c 33ff 	add.w	r3, ip, #4294967295
 8009862:	d117      	bne.n	8009894 <strstr+0x1b8>
 8009864:	460a      	mov	r2, r1
 8009866:	e010      	b.n	800988a <strstr+0x1ae>
 8009868:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 800986c:	f81e 3000 	ldrb.w	r3, [lr, r0]
 8009870:	459b      	cmp	fp, r3
 8009872:	f101 33ff 	add.w	r3, r1, #4294967295
 8009876:	d10d      	bne.n	8009894 <strstr+0x1b8>
 8009878:	4602      	mov	r2, r0
 800987a:	3801      	subs	r0, #1
 800987c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8009880:	f81e 1000 	ldrb.w	r1, [lr, r0]
 8009884:	458b      	cmp	fp, r1
 8009886:	d105      	bne.n	8009894 <strstr+0x1b8>
 8009888:	4602      	mov	r2, r0
 800988a:	1e50      	subs	r0, r2, #1
 800988c:	4553      	cmp	r3, sl
 800988e:	f103 31ff 	add.w	r1, r3, #4294967295
 8009892:	d1e9      	bne.n	8009868 <strstr+0x18c>
 8009894:	f109 0901 	add.w	r9, r9, #1
 8009898:	4591      	cmp	r9, r2
 800989a:	f200 8094 	bhi.w	80099c6 <strstr+0x2ea>
 800989e:	9a07      	ldr	r2, [sp, #28]
 80098a0:	18ad      	adds	r5, r5, r2
 80098a2:	ebc2 0906 	rsb	r9, r2, r6
 80098a6:	4622      	mov	r2, r4
 80098a8:	e777      	b.n	800979a <strstr+0xbe>
 80098aa:	f8dd b014 	ldr.w	fp, [sp, #20]
 80098ae:	445d      	add	r5, fp
 80098b0:	18ed      	adds	r5, r5, r3
 80098b2:	f04f 0900 	mov.w	r9, #0
 80098b6:	e7f6      	b.n	80098a6 <strstr+0x1ca>
 80098b8:	4605      	mov	r5, r0
 80098ba:	e72e      	b.n	800971a <strstr+0x3e>
 80098bc:	ebc9 0306 	rsb	r3, r9, r6
 80098c0:	454b      	cmp	r3, r9
 80098c2:	bf38      	it	cc
 80098c4:	464b      	movcc	r3, r9
 80098c6:	1c58      	adds	r0, r3, #1
 80098c8:	f1c9 0b01 	rsb	fp, r9, #1
 80098cc:	eb07 0e09 	add.w	lr, r7, r9
 80098d0:	eb08 0209 	add.w	r2, r8, r9
 80098d4:	f109 35ff 	add.w	r5, r9, #4294967295
 80098d8:	f8cd b00c 	str.w	fp, [sp, #12]
 80098dc:	4623      	mov	r3, r4
 80098de:	9007      	str	r0, [sp, #28]
 80098e0:	f04f 0a00 	mov.w	sl, #0
 80098e4:	9202      	str	r2, [sp, #8]
 80098e6:	4674      	mov	r4, lr
 80098e8:	46ab      	mov	fp, r5
 80098ea:	eb0a 0506 	add.w	r5, sl, r6
 80098ee:	eb08 0003 	add.w	r0, r8, r3
 80098f2:	2100      	movs	r1, #0
 80098f4:	1aea      	subs	r2, r5, r3
 80098f6:	f005 fbcb 	bl	800f090 <memchr>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	f47f af11 	bne.w	8009722 <strstr+0x46>
 8009900:	2d00      	cmp	r5, #0
 8009902:	f43f af0e 	beq.w	8009722 <strstr+0x46>
 8009906:	454e      	cmp	r6, r9
 8009908:	bf98      	it	ls
 800990a:	eb08 000a 	addls.w	r0, r8, sl
 800990e:	d92a      	bls.n	8009966 <strstr+0x28a>
 8009910:	9b02      	ldr	r3, [sp, #8]
 8009912:	7821      	ldrb	r1, [r4, #0]
 8009914:	f813 000a 	ldrb.w	r0, [r3, sl]
 8009918:	4281      	cmp	r1, r0
 800991a:	d14a      	bne.n	80099b2 <strstr+0x2d6>
 800991c:	ea6f 0209 	mvn.w	r2, r9
 8009920:	1993      	adds	r3, r2, r6
 8009922:	07db      	lsls	r3, r3, #31
 8009924:	4621      	mov	r1, r4
 8009926:	464a      	mov	r2, r9
 8009928:	eb08 000a 	add.w	r0, r8, sl
 800992c:	d518      	bpl.n	8009960 <strstr+0x284>
 800992e:	f109 0201 	add.w	r2, r9, #1
 8009932:	4296      	cmp	r6, r2
 8009934:	d917      	bls.n	8009966 <strstr+0x28a>
 8009936:	4621      	mov	r1, r4
 8009938:	f810 c002 	ldrb.w	ip, [r0, r2]
 800993c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009940:	459c      	cmp	ip, r3
 8009942:	d00d      	beq.n	8009960 <strstr+0x284>
 8009944:	e036      	b.n	80099b4 <strstr+0x2d8>
 8009946:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800994a:	f810 e002 	ldrb.w	lr, [r0, r2]
 800994e:	459e      	cmp	lr, r3
 8009950:	d130      	bne.n	80099b4 <strstr+0x2d8>
 8009952:	3201      	adds	r2, #1
 8009954:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009958:	f810 c002 	ldrb.w	ip, [r0, r2]
 800995c:	459c      	cmp	ip, r3
 800995e:	d129      	bne.n	80099b4 <strstr+0x2d8>
 8009960:	3201      	adds	r2, #1
 8009962:	4296      	cmp	r6, r2
 8009964:	d8ef      	bhi.n	8009946 <strstr+0x26a>
 8009966:	f1bb 3fff 	cmp.w	fp, #4294967295
 800996a:	465b      	mov	r3, fp
 800996c:	f43f aef3 	beq.w	8009756 <strstr+0x7a>
 8009970:	f817 100b 	ldrb.w	r1, [r7, fp]
 8009974:	f810 200b 	ldrb.w	r2, [r0, fp]
 8009978:	4291      	cmp	r1, r2
 800997a:	d116      	bne.n	80099aa <strstr+0x2ce>
 800997c:	f01b 0f01 	tst.w	fp, #1
 8009980:	d00a      	beq.n	8009998 <strstr+0x2bc>
 8009982:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009986:	5cf9      	ldrb	r1, [r7, r3]
 8009988:	5cc2      	ldrb	r2, [r0, r3]
 800998a:	4291      	cmp	r1, r2
 800998c:	d004      	beq.n	8009998 <strstr+0x2bc>
 800998e:	e00c      	b.n	80099aa <strstr+0x2ce>
 8009990:	5cf9      	ldrb	r1, [r7, r3]
 8009992:	5cc2      	ldrb	r2, [r0, r3]
 8009994:	4291      	cmp	r1, r2
 8009996:	d108      	bne.n	80099aa <strstr+0x2ce>
 8009998:	1e5a      	subs	r2, r3, #1
 800999a:	2b00      	cmp	r3, #0
 800999c:	f43f aedb 	beq.w	8009756 <strstr+0x7a>
 80099a0:	5cb9      	ldrb	r1, [r7, r2]
 80099a2:	5c82      	ldrb	r2, [r0, r2]
 80099a4:	3b02      	subs	r3, #2
 80099a6:	4291      	cmp	r1, r2
 80099a8:	d0f2      	beq.n	8009990 <strstr+0x2b4>
 80099aa:	9807      	ldr	r0, [sp, #28]
 80099ac:	4482      	add	sl, r0
 80099ae:	462b      	mov	r3, r5
 80099b0:	e79b      	b.n	80098ea <strstr+0x20e>
 80099b2:	464a      	mov	r2, r9
 80099b4:	9803      	ldr	r0, [sp, #12]
 80099b6:	4482      	add	sl, r0
 80099b8:	4492      	add	sl, r2
 80099ba:	e7f8      	b.n	80099ae <strstr+0x2d2>
 80099bc:	460e      	mov	r6, r1
 80099be:	2401      	movs	r4, #1
 80099c0:	e6a8      	b.n	8009714 <strstr+0x38>
 80099c2:	9a04      	ldr	r2, [sp, #16]
 80099c4:	e766      	b.n	8009894 <strstr+0x1b8>
 80099c6:	4445      	add	r5, r8
 80099c8:	e6a7      	b.n	800971a <strstr+0x3e>
 80099ca:	bf00      	nop

080099cc <_svfprintf_r>:
 80099cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d0:	b0c3      	sub	sp, #268	; 0x10c
 80099d2:	4614      	mov	r4, r2
 80099d4:	910a      	str	r1, [sp, #40]	; 0x28
 80099d6:	9310      	str	r3, [sp, #64]	; 0x40
 80099d8:	900c      	str	r0, [sp, #48]	; 0x30
 80099da:	f005 facd 	bl	800ef78 <_localeconv_r>
 80099de:	6800      	ldr	r0, [r0, #0]
 80099e0:	9013      	str	r0, [sp, #76]	; 0x4c
 80099e2:	f7ff fc61 	bl	80092a8 <strlen>
 80099e6:	9015      	str	r0, [sp, #84]	; 0x54
 80099e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80099ea:	8983      	ldrh	r3, [r0, #12]
 80099ec:	f003 0180 	and.w	r1, r3, #128	; 0x80
 80099f0:	b20a      	sxth	r2, r1
 80099f2:	2000      	movs	r0, #0
 80099f4:	2100      	movs	r1, #0
 80099f6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80099fa:	b122      	cbz	r2, 8009a06 <_svfprintf_r+0x3a>
 80099fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80099fe:	6903      	ldr	r3, [r0, #16]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f001 82c4 	beq.w	800af8e <_svfprintf_r+0x15c2>
 8009a06:	2000      	movs	r0, #0
 8009a08:	ab32      	add	r3, sp, #200	; 0xc8
 8009a0a:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8009f08 <_svfprintf_r+0x53c>
 8009a0e:	9011      	str	r0, [sp, #68]	; 0x44
 8009a10:	9307      	str	r3, [sp, #28]
 8009a12:	9325      	str	r3, [sp, #148]	; 0x94
 8009a14:	9027      	str	r0, [sp, #156]	; 0x9c
 8009a16:	9026      	str	r0, [sp, #152]	; 0x98
 8009a18:	46a2      	mov	sl, r4
 8009a1a:	9018      	str	r0, [sp, #96]	; 0x60
 8009a1c:	9019      	str	r0, [sp, #100]	; 0x64
 8009a1e:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a20:	461e      	mov	r6, r3
 8009a22:	f89a 4000 	ldrb.w	r4, [sl]
 8009a26:	2c00      	cmp	r4, #0
 8009a28:	f000 819c 	beq.w	8009d64 <_svfprintf_r+0x398>
 8009a2c:	2c25      	cmp	r4, #37	; 0x25
 8009a2e:	f000 8199 	beq.w	8009d64 <_svfprintf_r+0x398>
 8009a32:	f10a 0501 	add.w	r5, sl, #1
 8009a36:	e001      	b.n	8009a3c <_svfprintf_r+0x70>
 8009a38:	2925      	cmp	r1, #37	; 0x25
 8009a3a:	d004      	beq.n	8009a46 <_svfprintf_r+0x7a>
 8009a3c:	462c      	mov	r4, r5
 8009a3e:	3501      	adds	r5, #1
 8009a40:	7821      	ldrb	r1, [r4, #0]
 8009a42:	2900      	cmp	r1, #0
 8009a44:	d1f8      	bne.n	8009a38 <_svfprintf_r+0x6c>
 8009a46:	ebca 0504 	rsb	r5, sl, r4
 8009a4a:	b17d      	cbz	r5, 8009a6c <_svfprintf_r+0xa0>
 8009a4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009a4e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8009a50:	f8c6 a000 	str.w	sl, [r6]
 8009a54:	1c59      	adds	r1, r3, #1
 8009a56:	1950      	adds	r0, r2, r5
 8009a58:	2907      	cmp	r1, #7
 8009a5a:	6075      	str	r5, [r6, #4]
 8009a5c:	9027      	str	r0, [sp, #156]	; 0x9c
 8009a5e:	9126      	str	r1, [sp, #152]	; 0x98
 8009a60:	f300 8164 	bgt.w	8009d2c <_svfprintf_r+0x360>
 8009a64:	3608      	adds	r6, #8
 8009a66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a68:	1950      	adds	r0, r2, r5
 8009a6a:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a6c:	7823      	ldrb	r3, [r4, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 8164 	beq.w	8009d3c <_svfprintf_r+0x370>
 8009a74:	2200      	movs	r2, #0
 8009a76:	f04f 31ff 	mov.w	r1, #4294967295
 8009a7a:	f894 8001 	ldrb.w	r8, [r4, #1]
 8009a7e:	9109      	str	r1, [sp, #36]	; 0x24
 8009a80:	920d      	str	r2, [sp, #52]	; 0x34
 8009a82:	f104 0a01 	add.w	sl, r4, #1
 8009a86:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8009a8a:	9208      	str	r2, [sp, #32]
 8009a8c:	2020      	movs	r0, #32
 8009a8e:	212b      	movs	r1, #43	; 0x2b
 8009a90:	f10a 0a01 	add.w	sl, sl, #1
 8009a94:	f1a8 0320 	sub.w	r3, r8, #32
 8009a98:	2b58      	cmp	r3, #88	; 0x58
 8009a9a:	f200 82b9 	bhi.w	800a010 <_svfprintf_r+0x644>
 8009a9e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009aa2:	01fb      	.short	0x01fb
 8009aa4:	02b702b7 	.word	0x02b702b7
 8009aa8:	02b70205 	.word	0x02b70205
 8009aac:	02b702b7 	.word	0x02b702b7
 8009ab0:	02b702b7 	.word	0x02b702b7
 8009ab4:	01b202b7 	.word	0x01b202b7
 8009ab8:	02b7024e 	.word	0x02b7024e
 8009abc:	020c013e 	.word	0x020c013e
 8009ac0:	02c502b7 	.word	0x02c502b7
 8009ac4:	02cc02cc 	.word	0x02cc02cc
 8009ac8:	02cc02cc 	.word	0x02cc02cc
 8009acc:	02cc02cc 	.word	0x02cc02cc
 8009ad0:	02cc02cc 	.word	0x02cc02cc
 8009ad4:	02b702cc 	.word	0x02b702cc
 8009ad8:	02b702b7 	.word	0x02b702b7
 8009adc:	02b702b7 	.word	0x02b702b7
 8009ae0:	02b702b7 	.word	0x02b702b7
 8009ae4:	02b702b7 	.word	0x02b702b7
 8009ae8:	008402b7 	.word	0x008402b7
 8009aec:	02b70180 	.word	0x02b70180
 8009af0:	02b70180 	.word	0x02b70180
 8009af4:	02b702b7 	.word	0x02b702b7
 8009af8:	024702b7 	.word	0x024702b7
 8009afc:	02b702b7 	.word	0x02b702b7
 8009b00:	02b7006d 	.word	0x02b7006d
 8009b04:	02b702b7 	.word	0x02b702b7
 8009b08:	02b702b7 	.word	0x02b702b7
 8009b0c:	02b70059 	.word	0x02b70059
 8009b10:	01dd02b7 	.word	0x01dd02b7
 8009b14:	02b702b7 	.word	0x02b702b7
 8009b18:	02b702b7 	.word	0x02b702b7
 8009b1c:	02b702b7 	.word	0x02b702b7
 8009b20:	02b702b7 	.word	0x02b702b7
 8009b24:	02b702b7 	.word	0x02b702b7
 8009b28:	00880235 	.word	0x00880235
 8009b2c:	01800180 	.word	0x01800180
 8009b30:	02870180 	.word	0x02870180
 8009b34:	02b70088 	.word	0x02b70088
 8009b38:	02ab02b7 	.word	0x02ab02b7
 8009b3c:	025302b7 	.word	0x025302b7
 8009b40:	028e0071 	.word	0x028e0071
 8009b44:	02b702a4 	.word	0x02b702a4
 8009b48:	02b70261 	.word	0x02b70261
 8009b4c:	02b7005d 	.word	0x02b7005d
 8009b50:	01bd02b7 	.word	0x01bd02b7
 8009b54:	9d08      	ldr	r5, [sp, #32]
 8009b56:	f045 0410 	orr.w	r4, r5, #16
 8009b5a:	9408      	str	r4, [sp, #32]
 8009b5c:	9b08      	ldr	r3, [sp, #32]
 8009b5e:	069d      	lsls	r5, r3, #26
 8009b60:	f100 818f 	bmi.w	8009e82 <_svfprintf_r+0x4b6>
 8009b64:	9908      	ldr	r1, [sp, #32]
 8009b66:	06cc      	lsls	r4, r1, #27
 8009b68:	f141 8092 	bpl.w	800ac90 <_svfprintf_r+0x12c4>
 8009b6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009b6e:	6815      	ldr	r5, [r2, #0]
 8009b70:	1d17      	adds	r7, r2, #4
 8009b72:	462c      	mov	r4, r5
 8009b74:	9710      	str	r7, [sp, #64]	; 0x40
 8009b76:	2500      	movs	r5, #0
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e012      	b.n	8009ba2 <_svfprintf_r+0x1d6>
 8009b7c:	9a08      	ldr	r2, [sp, #32]
 8009b7e:	f042 0510 	orr.w	r5, r2, #16
 8009b82:	9508      	str	r5, [sp, #32]
 8009b84:	9f08      	ldr	r7, [sp, #32]
 8009b86:	f017 0320 	ands.w	r3, r7, #32
 8009b8a:	f040 80ff 	bne.w	8009d8c <_svfprintf_r+0x3c0>
 8009b8e:	9c08      	ldr	r4, [sp, #32]
 8009b90:	f014 0010 	ands.w	r0, r4, #16
 8009b94:	f001 806e 	beq.w	800ac74 <_svfprintf_r+0x12a8>
 8009b98:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009b9a:	1d3a      	adds	r2, r7, #4
 8009b9c:	683c      	ldr	r4, [r7, #0]
 8009b9e:	9210      	str	r2, [sp, #64]	; 0x40
 8009ba0:	2500      	movs	r5, #0
 8009ba2:	2700      	movs	r7, #0
 8009ba4:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 8009ba8:	e017      	b.n	8009bda <_svfprintf_r+0x20e>
 8009baa:	9d08      	ldr	r5, [sp, #32]
 8009bac:	f045 0310 	orr.w	r3, r5, #16
 8009bb0:	9308      	str	r3, [sp, #32]
 8009bb2:	9f08      	ldr	r7, [sp, #32]
 8009bb4:	06bf      	lsls	r7, r7, #26
 8009bb6:	f140 80d7 	bpl.w	8009d68 <_svfprintf_r+0x39c>
 8009bba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009bbc:	1deb      	adds	r3, r5, #7
 8009bbe:	f023 0007 	bic.w	r0, r3, #7
 8009bc2:	e9d0 2300 	ldrd	r2, r3, [r0]
 8009bc6:	3008      	adds	r0, #8
 8009bc8:	9010      	str	r0, [sp, #64]	; 0x40
 8009bca:	4614      	mov	r4, r2
 8009bcc:	461d      	mov	r5, r3
 8009bce:	2a00      	cmp	r2, #0
 8009bd0:	f173 0000 	sbcs.w	r0, r3, #0
 8009bd4:	f2c0 8733 	blt.w	800aa3e <_svfprintf_r+0x1072>
 8009bd8:	2301      	movs	r3, #1
 8009bda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bdc:	2900      	cmp	r1, #0
 8009bde:	db03      	blt.n	8009be8 <_svfprintf_r+0x21c>
 8009be0:	9f08      	ldr	r7, [sp, #32]
 8009be2:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 8009be6:	9008      	str	r0, [sp, #32]
 8009be8:	ea54 0205 	orrs.w	r2, r4, r5
 8009bec:	f040 83f1 	bne.w	800a3d2 <_svfprintf_r+0xa06>
 8009bf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bf2:	2a00      	cmp	r2, #0
 8009bf4:	f040 83ed 	bne.w	800a3d2 <_svfprintf_r+0xa06>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f040 8657 	bne.w	800a8ac <_svfprintf_r+0xee0>
 8009bfe:	9b08      	ldr	r3, [sp, #32]
 8009c00:	07d9      	lsls	r1, r3, #31
 8009c02:	f141 800c 	bpl.w	800ac1e <_svfprintf_r+0x1252>
 8009c06:	af42      	add	r7, sp, #264	; 0x108
 8009c08:	2030      	movs	r0, #48	; 0x30
 8009c0a:	f807 0d41 	strb.w	r0, [r7, #-65]!
 8009c0e:	9a07      	ldr	r2, [sp, #28]
 8009c10:	1bd4      	subs	r4, r2, r7
 8009c12:	940e      	str	r4, [sp, #56]	; 0x38
 8009c14:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009c16:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009c18:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009c1c:	9412      	str	r4, [sp, #72]	; 0x48
 8009c1e:	42a0      	cmp	r0, r4
 8009c20:	bfb8      	it	lt
 8009c22:	4620      	movlt	r0, r4
 8009c24:	2200      	movs	r2, #0
 8009c26:	900b      	str	r0, [sp, #44]	; 0x2c
 8009c28:	9214      	str	r2, [sp, #80]	; 0x50
 8009c2a:	b113      	cbz	r3, 8009c32 <_svfprintf_r+0x266>
 8009c2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c2e:	1c59      	adds	r1, r3, #1
 8009c30:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c32:	9b08      	ldr	r3, [sp, #32]
 8009c34:	f013 0002 	ands.w	r0, r3, #2
 8009c38:	9009      	str	r0, [sp, #36]	; 0x24
 8009c3a:	d002      	beq.n	8009c42 <_svfprintf_r+0x276>
 8009c3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c3e:	1c8c      	adds	r4, r1, #2
 8009c40:	940b      	str	r4, [sp, #44]	; 0x2c
 8009c42:	9a08      	ldr	r2, [sp, #32]
 8009c44:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 8009c48:	f040 8228 	bne.w	800a09c <_svfprintf_r+0x6d0>
 8009c4c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c50:	1aed      	subs	r5, r5, r3
 8009c52:	2d00      	cmp	r5, #0
 8009c54:	f340 8222 	ble.w	800a09c <_svfprintf_r+0x6d0>
 8009c58:	2d10      	cmp	r5, #16
 8009c5a:	f341 8206 	ble.w	800b06a <_svfprintf_r+0x169e>
 8009c5e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8009c60:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009c62:	49a4      	ldr	r1, [pc, #656]	; (8009ef4 <_svfprintf_r+0x528>)
 8009c64:	2410      	movs	r4, #16
 8009c66:	6031      	str	r1, [r6, #0]
 8009c68:	911a      	str	r1, [sp, #104]	; 0x68
 8009c6a:	1911      	adds	r1, r2, r4
 8009c6c:	1c5a      	adds	r2, r3, #1
 8009c6e:	f1a5 0e11 	sub.w	lr, r5, #17
 8009c72:	2a07      	cmp	r2, #7
 8009c74:	6074      	str	r4, [r6, #4]
 8009c76:	f3ce 1300 	ubfx	r3, lr, #4, #1
 8009c7a:	9127      	str	r1, [sp, #156]	; 0x9c
 8009c7c:	9226      	str	r2, [sp, #152]	; 0x98
 8009c7e:	f300 8570 	bgt.w	800a762 <_svfprintf_r+0xd96>
 8009c82:	3608      	adds	r6, #8
 8009c84:	3d10      	subs	r5, #16
 8009c86:	2d10      	cmp	r5, #16
 8009c88:	f340 81fc 	ble.w	800a084 <_svfprintf_r+0x6b8>
 8009c8c:	b18b      	cbz	r3, 8009cb2 <_svfprintf_r+0x2e6>
 8009c8e:	3201      	adds	r2, #1
 8009c90:	f643 2388 	movw	r3, #14984	; 0x3a88
 8009c94:	3110      	adds	r1, #16
 8009c96:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009c9a:	2a07      	cmp	r2, #7
 8009c9c:	e886 0018 	stmia.w	r6, {r3, r4}
 8009ca0:	9127      	str	r1, [sp, #156]	; 0x9c
 8009ca2:	9226      	str	r2, [sp, #152]	; 0x98
 8009ca4:	f300 856c 	bgt.w	800a780 <_svfprintf_r+0xdb4>
 8009ca8:	3608      	adds	r6, #8
 8009caa:	3d10      	subs	r5, #16
 8009cac:	2d10      	cmp	r5, #16
 8009cae:	f340 81e9 	ble.w	800a084 <_svfprintf_r+0x6b8>
 8009cb2:	4633      	mov	r3, r6
 8009cb4:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 8009cb8:	462e      	mov	r6, r5
 8009cba:	46bb      	mov	fp, r7
 8009cbc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009cbe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8009cc0:	e013      	b.n	8009cea <_svfprintf_r+0x31e>
 8009cc2:	3308      	adds	r3, #8
 8009cc4:	3201      	adds	r2, #1
 8009cc6:	f643 2088 	movw	r0, #14984	; 0x3a88
 8009cca:	3110      	adds	r1, #16
 8009ccc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cd0:	3e10      	subs	r6, #16
 8009cd2:	2a07      	cmp	r2, #7
 8009cd4:	e883 0011 	stmia.w	r3, {r0, r4}
 8009cd8:	9127      	str	r1, [sp, #156]	; 0x9c
 8009cda:	9226      	str	r2, [sp, #152]	; 0x98
 8009cdc:	f300 81be 	bgt.w	800a05c <_svfprintf_r+0x690>
 8009ce0:	3e10      	subs	r6, #16
 8009ce2:	3308      	adds	r3, #8
 8009ce4:	2e10      	cmp	r6, #16
 8009ce6:	f340 81c8 	ble.w	800a07a <_svfprintf_r+0x6ae>
 8009cea:	3201      	adds	r2, #1
 8009cec:	f643 2088 	movw	r0, #14984	; 0x3a88
 8009cf0:	3110      	adds	r1, #16
 8009cf2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cf6:	2a07      	cmp	r2, #7
 8009cf8:	e883 0011 	stmia.w	r3, {r0, r4}
 8009cfc:	9127      	str	r1, [sp, #156]	; 0x9c
 8009cfe:	9226      	str	r2, [sp, #152]	; 0x98
 8009d00:	dddf      	ble.n	8009cc2 <_svfprintf_r+0x2f6>
 8009d02:	4638      	mov	r0, r7
 8009d04:	4629      	mov	r1, r5
 8009d06:	aa25      	add	r2, sp, #148	; 0x94
 8009d08:	f006 fb78 	bl	80103fc <__ssprint_r>
 8009d0c:	b9e8      	cbnz	r0, 8009d4a <_svfprintf_r+0x37e>
 8009d0e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009d10:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009d12:	ab32      	add	r3, sp, #200	; 0xc8
 8009d14:	e7d6      	b.n	8009cc4 <_svfprintf_r+0x2f8>
 8009d16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d18:	9310      	str	r3, [sp, #64]	; 0x40
 8009d1a:	4252      	negs	r2, r2
 8009d1c:	920d      	str	r2, [sp, #52]	; 0x34
 8009d1e:	9b08      	ldr	r3, [sp, #32]
 8009d20:	f043 0204 	orr.w	r2, r3, #4
 8009d24:	9208      	str	r2, [sp, #32]
 8009d26:	f89a 8000 	ldrb.w	r8, [sl]
 8009d2a:	e6b1      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009d2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d30:	aa25      	add	r2, sp, #148	; 0x94
 8009d32:	f006 fb63 	bl	80103fc <__ssprint_r>
 8009d36:	b940      	cbnz	r0, 8009d4a <_svfprintf_r+0x37e>
 8009d38:	ae32      	add	r6, sp, #200	; 0xc8
 8009d3a:	e694      	b.n	8009a66 <_svfprintf_r+0x9a>
 8009d3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009d3e:	b123      	cbz	r3, 8009d4a <_svfprintf_r+0x37e>
 8009d40:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d44:	aa25      	add	r2, sp, #148	; 0x94
 8009d46:	f006 fb59 	bl	80103fc <__ssprint_r>
 8009d4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009d4c:	8981      	ldrh	r1, [r0, #12]
 8009d4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009d50:	f001 0240 	and.w	r2, r1, #64	; 0x40
 8009d54:	b213      	sxth	r3, r2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	bf18      	it	ne
 8009d5a:	f04f 30ff 	movne.w	r0, #4294967295
 8009d5e:	b043      	add	sp, #268	; 0x10c
 8009d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d64:	4654      	mov	r4, sl
 8009d66:	e681      	b.n	8009a6c <_svfprintf_r+0xa0>
 8009d68:	9808      	ldr	r0, [sp, #32]
 8009d6a:	06c5      	lsls	r5, r0, #27
 8009d6c:	f100 865b 	bmi.w	800aa26 <_svfprintf_r+0x105a>
 8009d70:	9908      	ldr	r1, [sp, #32]
 8009d72:	064c      	lsls	r4, r1, #25
 8009d74:	f140 8657 	bpl.w	800aa26 <_svfprintf_r+0x105a>
 8009d78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d7a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009d7c:	f9b2 4000 	ldrsh.w	r4, [r2]
 8009d80:	1d38      	adds	r0, r7, #4
 8009d82:	17e5      	asrs	r5, r4, #31
 8009d84:	4622      	mov	r2, r4
 8009d86:	462b      	mov	r3, r5
 8009d88:	9010      	str	r0, [sp, #64]	; 0x40
 8009d8a:	e720      	b.n	8009bce <_svfprintf_r+0x202>
 8009d8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d8e:	1ddd      	adds	r5, r3, #7
 8009d90:	f025 0107 	bic.w	r1, r5, #7
 8009d94:	f101 0008 	add.w	r0, r1, #8
 8009d98:	9010      	str	r0, [sp, #64]	; 0x40
 8009d9a:	e9d1 4500 	ldrd	r4, r5, [r1]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	e6ff      	b.n	8009ba2 <_svfprintf_r+0x1d6>
 8009da2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009da4:	1de1      	adds	r1, r4, #7
 8009da6:	f021 0007 	bic.w	r0, r1, #7
 8009daa:	f100 0708 	add.w	r7, r0, #8
 8009dae:	9710      	str	r7, [sp, #64]	; 0x40
 8009db0:	6844      	ldr	r4, [r0, #4]
 8009db2:	f8d0 b000 	ldr.w	fp, [r0]
 8009db6:	4621      	mov	r1, r4
 8009db8:	4658      	mov	r0, fp
 8009dba:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4658      	mov	r0, fp
 8009dc2:	f006 fa9b 	bl	80102fc <__fpclassifyd>
 8009dc6:	2801      	cmp	r0, #1
 8009dc8:	4621      	mov	r1, r4
 8009dca:	4658      	mov	r0, fp
 8009dcc:	f040 8738 	bne.w	800ac40 <_svfprintf_r+0x1274>
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	f009 fa2c 	bl	8013230 <__aeabi_dcmplt>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	f041 8237 	bne.w	800b24c <_svfprintf_r+0x1880>
 8009dde:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009de2:	2700      	movs	r7, #0
 8009de4:	9908      	ldr	r1, [sp, #32]
 8009de6:	9712      	str	r7, [sp, #72]	; 0x48
 8009de8:	2403      	movs	r4, #3
 8009dea:	4843      	ldr	r0, [pc, #268]	; (8009ef8 <_svfprintf_r+0x52c>)
 8009dec:	4f43      	ldr	r7, [pc, #268]	; (8009efc <_svfprintf_r+0x530>)
 8009dee:	940b      	str	r4, [sp, #44]	; 0x2c
 8009df0:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8009df4:	940e      	str	r4, [sp, #56]	; 0x38
 8009df6:	2400      	movs	r4, #0
 8009df8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009dfc:	bfd8      	it	le
 8009dfe:	4607      	movle	r7, r0
 8009e00:	9208      	str	r2, [sp, #32]
 8009e02:	9414      	str	r4, [sp, #80]	; 0x50
 8009e04:	e711      	b.n	8009c2a <_svfprintf_r+0x25e>
 8009e06:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009e08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e0a:	6812      	ldr	r2, [r2, #0]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	920d      	str	r2, [sp, #52]	; 0x34
 8009e12:	db80      	blt.n	8009d16 <_svfprintf_r+0x34a>
 8009e14:	f89a 8000 	ldrb.w	r8, [sl]
 8009e18:	9310      	str	r3, [sp, #64]	; 0x40
 8009e1a:	e639      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009e1c:	4f38      	ldr	r7, [pc, #224]	; (8009f00 <_svfprintf_r+0x534>)
 8009e1e:	9718      	str	r7, [sp, #96]	; 0x60
 8009e20:	9f08      	ldr	r7, [sp, #32]
 8009e22:	06b9      	lsls	r1, r7, #26
 8009e24:	d51f      	bpl.n	8009e66 <_svfprintf_r+0x49a>
 8009e26:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009e28:	1de0      	adds	r0, r4, #7
 8009e2a:	f020 0307 	bic.w	r3, r0, #7
 8009e2e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009e32:	f103 0108 	add.w	r1, r3, #8
 8009e36:	9110      	str	r1, [sp, #64]	; 0x40
 8009e38:	9808      	ldr	r0, [sp, #32]
 8009e3a:	07c7      	lsls	r7, r0, #31
 8009e3c:	f140 8482 	bpl.w	800a744 <_svfprintf_r+0xd78>
 8009e40:	ea54 0205 	orrs.w	r2, r4, r5
 8009e44:	f000 847e 	beq.w	800a744 <_svfprintf_r+0xd78>
 8009e48:	2230      	movs	r2, #48	; 0x30
 8009e4a:	f040 0702 	orr.w	r7, r0, #2
 8009e4e:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8009e52:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8009e56:	9708      	str	r7, [sp, #32]
 8009e58:	2302      	movs	r3, #2
 8009e5a:	e6a2      	b.n	8009ba2 <_svfprintf_r+0x1d6>
 8009e5c:	9f08      	ldr	r7, [sp, #32]
 8009e5e:	4d29      	ldr	r5, [pc, #164]	; (8009f04 <_svfprintf_r+0x538>)
 8009e60:	06b9      	lsls	r1, r7, #26
 8009e62:	9518      	str	r5, [sp, #96]	; 0x60
 8009e64:	d4df      	bmi.n	8009e26 <_svfprintf_r+0x45a>
 8009e66:	9c08      	ldr	r4, [sp, #32]
 8009e68:	06e2      	lsls	r2, r4, #27
 8009e6a:	f100 85f1 	bmi.w	800aa50 <_svfprintf_r+0x1084>
 8009e6e:	9808      	ldr	r0, [sp, #32]
 8009e70:	0643      	lsls	r3, r0, #25
 8009e72:	f140 85ed 	bpl.w	800aa50 <_svfprintf_r+0x1084>
 8009e76:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e78:	1d19      	adds	r1, r3, #4
 8009e7a:	881c      	ldrh	r4, [r3, #0]
 8009e7c:	9110      	str	r1, [sp, #64]	; 0x40
 8009e7e:	2500      	movs	r5, #0
 8009e80:	e7da      	b.n	8009e38 <_svfprintf_r+0x46c>
 8009e82:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009e84:	1de3      	adds	r3, r4, #7
 8009e86:	f023 0107 	bic.w	r1, r3, #7
 8009e8a:	f101 0008 	add.w	r0, r1, #8
 8009e8e:	9010      	str	r0, [sp, #64]	; 0x40
 8009e90:	e9d1 4500 	ldrd	r4, r5, [r1]
 8009e94:	2301      	movs	r3, #1
 8009e96:	e684      	b.n	8009ba2 <_svfprintf_r+0x1d6>
 8009e98:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f040 8703 	bne.w	800aca8 <_svfprintf_r+0x12dc>
 8009ea2:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8009ea6:	f89a 8000 	ldrb.w	r8, [sl]
 8009eaa:	e5f1      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009eac:	9b08      	ldr	r3, [sp, #32]
 8009eae:	f043 0201 	orr.w	r2, r3, #1
 8009eb2:	9208      	str	r2, [sp, #32]
 8009eb4:	f89a 8000 	ldrb.w	r8, [sl]
 8009eb8:	e5ea      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009eba:	4654      	mov	r4, sl
 8009ebc:	f814 8b01 	ldrb.w	r8, [r4], #1
 8009ec0:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8009ec4:	f001 82c9 	beq.w	800b45a <_svfprintf_r+0x1a8e>
 8009ec8:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8009ecc:	2200      	movs	r2, #0
 8009ece:	2b09      	cmp	r3, #9
 8009ed0:	f201 8206 	bhi.w	800b2e0 <_svfprintf_r+0x1914>
 8009ed4:	f814 8b01 	ldrb.w	r8, [r4], #1
 8009ed8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009edc:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009ee0:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8009ee4:	2b09      	cmp	r3, #9
 8009ee6:	46a2      	mov	sl, r4
 8009ee8:	d9f4      	bls.n	8009ed4 <_svfprintf_r+0x508>
 8009eea:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8009eee:	9209      	str	r2, [sp, #36]	; 0x24
 8009ef0:	e5d0      	b.n	8009a94 <_svfprintf_r+0xc8>
 8009ef2:	bf00      	nop
 8009ef4:	08013a88 	.word	0x08013a88
 8009ef8:	08013a34 	.word	0x08013a34
 8009efc:	08013a38 	.word	0x08013a38
 8009f00:	08013a58 	.word	0x08013a58
 8009f04:	08013a44 	.word	0x08013a44
 8009f08:	08013a78 	.word	0x08013a78
 8009f0c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009f0e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f10:	683c      	ldr	r4, [r7, #0]
 8009f12:	2301      	movs	r3, #1
 8009f14:	2000      	movs	r0, #0
 8009f16:	1d0a      	adds	r2, r1, #4
 8009f18:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8009f1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f1e:	9210      	str	r2, [sp, #64]	; 0x40
 8009f20:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8009f24:	930e      	str	r3, [sp, #56]	; 0x38
 8009f26:	af28      	add	r7, sp, #160	; 0xa0
 8009f28:	2200      	movs	r2, #0
 8009f2a:	9212      	str	r2, [sp, #72]	; 0x48
 8009f2c:	9214      	str	r2, [sp, #80]	; 0x50
 8009f2e:	e680      	b.n	8009c32 <_svfprintf_r+0x266>
 8009f30:	9a08      	ldr	r2, [sp, #32]
 8009f32:	f042 0308 	orr.w	r3, r2, #8
 8009f36:	9308      	str	r3, [sp, #32]
 8009f38:	f89a 8000 	ldrb.w	r8, [sl]
 8009f3c:	e5a8      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009f3e:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8009f42:	f89a 8000 	ldrb.w	r8, [sl]
 8009f46:	e5a3      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009f48:	9c08      	ldr	r4, [sp, #32]
 8009f4a:	06a1      	lsls	r1, r4, #26
 8009f4c:	f140 86b0 	bpl.w	800acb0 <_svfprintf_r+0x12e4>
 8009f50:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009f54:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009f56:	680b      	ldr	r3, [r1, #0]
 8009f58:	17d4      	asrs	r4, r2, #31
 8009f5a:	1d01      	adds	r1, r0, #4
 8009f5c:	601a      	str	r2, [r3, #0]
 8009f5e:	605c      	str	r4, [r3, #4]
 8009f60:	9110      	str	r1, [sp, #64]	; 0x40
 8009f62:	e55e      	b.n	8009a22 <_svfprintf_r+0x56>
 8009f64:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009f66:	2400      	movs	r4, #0
 8009f68:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8009f6c:	682f      	ldr	r7, [r5, #0]
 8009f6e:	3504      	adds	r5, #4
 8009f70:	2f00      	cmp	r7, #0
 8009f72:	f001 80f4 	beq.w	800b15e <_svfprintf_r+0x1792>
 8009f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f78:	2a00      	cmp	r2, #0
 8009f7a:	4638      	mov	r0, r7
 8009f7c:	f2c1 8051 	blt.w	800b022 <_svfprintf_r+0x1656>
 8009f80:	4621      	mov	r1, r4
 8009f82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f84:	f005 f884 	bl	800f090 <memchr>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	f001 818f 	beq.w	800b2ac <_svfprintf_r+0x18e0>
 8009f8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f90:	9412      	str	r4, [sp, #72]	; 0x48
 8009f92:	1bc0      	subs	r0, r0, r7
 8009f94:	4288      	cmp	r0, r1
 8009f96:	900e      	str	r0, [sp, #56]	; 0x38
 8009f98:	f340 87e3 	ble.w	800af62 <_svfprintf_r+0x1596>
 8009f9c:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8009fa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fa2:	900b      	str	r0, [sp, #44]	; 0x2c
 8009fa4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009fa8:	9510      	str	r5, [sp, #64]	; 0x40
 8009faa:	910e      	str	r1, [sp, #56]	; 0x38
 8009fac:	9414      	str	r4, [sp, #80]	; 0x50
 8009fae:	e63c      	b.n	8009c2a <_svfprintf_r+0x25e>
 8009fb0:	9b08      	ldr	r3, [sp, #32]
 8009fb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009fb6:	9208      	str	r2, [sp, #32]
 8009fb8:	f89a 8000 	ldrb.w	r8, [sl]
 8009fbc:	e568      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009fbe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009fc0:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009fc2:	6828      	ldr	r0, [r5, #0]
 8009fc4:	9b08      	ldr	r3, [sp, #32]
 8009fc6:	1d0f      	adds	r7, r1, #4
 8009fc8:	49aa      	ldr	r1, [pc, #680]	; (800a274 <_svfprintf_r+0x8a8>)
 8009fca:	9710      	str	r7, [sp, #64]	; 0x40
 8009fcc:	f043 0202 	orr.w	r2, r3, #2
 8009fd0:	f04f 0878 	mov.w	r8, #120	; 0x78
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	2030      	movs	r0, #48	; 0x30
 8009fd8:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8009fdc:	2500      	movs	r5, #0
 8009fde:	9208      	str	r2, [sp, #32]
 8009fe0:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8009fe4:	9118      	str	r1, [sp, #96]	; 0x60
 8009fe6:	2302      	movs	r3, #2
 8009fe8:	e5db      	b.n	8009ba2 <_svfprintf_r+0x1d6>
 8009fea:	9b08      	ldr	r3, [sp, #32]
 8009fec:	f043 0220 	orr.w	r2, r3, #32
 8009ff0:	9208      	str	r2, [sp, #32]
 8009ff2:	f89a 8000 	ldrb.w	r8, [sl]
 8009ff6:	e54b      	b.n	8009a90 <_svfprintf_r+0xc4>
 8009ff8:	f89a 8000 	ldrb.w	r8, [sl]
 8009ffc:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800a000:	4653      	mov	r3, sl
 800a002:	f000 8700 	beq.w	800ae06 <_svfprintf_r+0x143a>
 800a006:	9a08      	ldr	r2, [sp, #32]
 800a008:	f042 0310 	orr.w	r3, r2, #16
 800a00c:	9308      	str	r3, [sp, #32]
 800a00e:	e53f      	b.n	8009a90 <_svfprintf_r+0xc4>
 800a010:	f1b8 0f00 	cmp.w	r8, #0
 800a014:	f43f ae92 	beq.w	8009d3c <_svfprintf_r+0x370>
 800a018:	2701      	movs	r7, #1
 800a01a:	2400      	movs	r4, #0
 800a01c:	970b      	str	r7, [sp, #44]	; 0x2c
 800a01e:	970e      	str	r7, [sp, #56]	; 0x38
 800a020:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 800a024:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800a028:	af28      	add	r7, sp, #160	; 0xa0
 800a02a:	e77d      	b.n	8009f28 <_svfprintf_r+0x55c>
 800a02c:	9a08      	ldr	r2, [sp, #32]
 800a02e:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 800a032:	9308      	str	r3, [sp, #32]
 800a034:	f89a 8000 	ldrb.w	r8, [sl]
 800a038:	e52a      	b.n	8009a90 <_svfprintf_r+0xc4>
 800a03a:	4652      	mov	r2, sl
 800a03c:	2300      	movs	r3, #0
 800a03e:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800a042:	f812 8b01 	ldrb.w	r8, [r2], #1
 800a046:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 800a04a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a04e:	2c09      	cmp	r4, #9
 800a050:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a054:	4692      	mov	sl, r2
 800a056:	d9f2      	bls.n	800a03e <_svfprintf_r+0x672>
 800a058:	930d      	str	r3, [sp, #52]	; 0x34
 800a05a:	e51b      	b.n	8009a94 <_svfprintf_r+0xc8>
 800a05c:	4638      	mov	r0, r7
 800a05e:	4629      	mov	r1, r5
 800a060:	aa25      	add	r2, sp, #148	; 0x94
 800a062:	f006 f9cb 	bl	80103fc <__ssprint_r>
 800a066:	2800      	cmp	r0, #0
 800a068:	f47f ae6f 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a06c:	3e10      	subs	r6, #16
 800a06e:	2e10      	cmp	r6, #16
 800a070:	ab32      	add	r3, sp, #200	; 0xc8
 800a072:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a074:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a076:	f73f ae38 	bgt.w	8009cea <_svfprintf_r+0x31e>
 800a07a:	465f      	mov	r7, fp
 800a07c:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 800a080:	4635      	mov	r5, r6
 800a082:	461e      	mov	r6, r3
 800a084:	1c50      	adds	r0, r2, #1
 800a086:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a088:	194c      	adds	r4, r1, r5
 800a08a:	2807      	cmp	r0, #7
 800a08c:	e886 0028 	stmia.w	r6, {r3, r5}
 800a090:	9427      	str	r4, [sp, #156]	; 0x9c
 800a092:	9026      	str	r0, [sp, #152]	; 0x98
 800a094:	f300 840f 	bgt.w	800a8b6 <_svfprintf_r+0xeea>
 800a098:	3608      	adds	r6, #8
 800a09a:	e000      	b.n	800a09e <_svfprintf_r+0x6d2>
 800a09c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a09e:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 800a0a2:	b169      	cbz	r1, 800a0c0 <_svfprintf_r+0x6f4>
 800a0a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a0a6:	1c58      	adds	r0, r3, #1
 800a0a8:	3401      	adds	r4, #1
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 800a0b0:	2807      	cmp	r0, #7
 800a0b2:	6032      	str	r2, [r6, #0]
 800a0b4:	6071      	str	r1, [r6, #4]
 800a0b6:	9427      	str	r4, [sp, #156]	; 0x9c
 800a0b8:	9026      	str	r0, [sp, #152]	; 0x98
 800a0ba:	f300 82fe 	bgt.w	800a6ba <_svfprintf_r+0xcee>
 800a0be:	3608      	adds	r6, #8
 800a0c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0c2:	b163      	cbz	r3, 800a0de <_svfprintf_r+0x712>
 800a0c4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a0c6:	1c41      	adds	r1, r0, #1
 800a0c8:	3402      	adds	r4, #2
 800a0ca:	2302      	movs	r3, #2
 800a0cc:	aa1d      	add	r2, sp, #116	; 0x74
 800a0ce:	2907      	cmp	r1, #7
 800a0d0:	6032      	str	r2, [r6, #0]
 800a0d2:	6073      	str	r3, [r6, #4]
 800a0d4:	9427      	str	r4, [sp, #156]	; 0x9c
 800a0d6:	9126      	str	r1, [sp, #152]	; 0x98
 800a0d8:	f300 82fa 	bgt.w	800a6d0 <_svfprintf_r+0xd04>
 800a0dc:	3608      	adds	r6, #8
 800a0de:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 800a0e2:	f000 822d 	beq.w	800a540 <_svfprintf_r+0xb74>
 800a0e6:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800a0e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0ea:	1aad      	subs	r5, r5, r2
 800a0ec:	2d00      	cmp	r5, #0
 800a0ee:	dd6f      	ble.n	800a1d0 <_svfprintf_r+0x804>
 800a0f0:	2d10      	cmp	r5, #16
 800a0f2:	f340 85fa 	ble.w	800acea <_svfprintf_r+0x131e>
 800a0f6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a0f8:	485f      	ldr	r0, [pc, #380]	; (800a278 <_svfprintf_r+0x8ac>)
 800a0fa:	f8c6 9000 	str.w	r9, [r6]
 800a0fe:	f04f 0b10 	mov.w	fp, #16
 800a102:	1c4a      	adds	r2, r1, #1
 800a104:	f1a5 0c11 	sub.w	ip, r5, #17
 800a108:	445c      	add	r4, fp
 800a10a:	2a07      	cmp	r2, #7
 800a10c:	f8c6 b004 	str.w	fp, [r6, #4]
 800a110:	9009      	str	r0, [sp, #36]	; 0x24
 800a112:	9427      	str	r4, [sp, #156]	; 0x9c
 800a114:	9226      	str	r2, [sp, #152]	; 0x98
 800a116:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800a11a:	f300 82a9 	bgt.w	800a670 <_svfprintf_r+0xca4>
 800a11e:	3608      	adds	r6, #8
 800a120:	3d10      	subs	r5, #16
 800a122:	2d10      	cmp	r5, #16
 800a124:	dd49      	ble.n	800a1ba <_svfprintf_r+0x7ee>
 800a126:	b163      	cbz	r3, 800a142 <_svfprintf_r+0x776>
 800a128:	3201      	adds	r2, #1
 800a12a:	3410      	adds	r4, #16
 800a12c:	2a07      	cmp	r2, #7
 800a12e:	e886 0a00 	stmia.w	r6, {r9, fp}
 800a132:	9427      	str	r4, [sp, #156]	; 0x9c
 800a134:	9226      	str	r2, [sp, #152]	; 0x98
 800a136:	f300 82a9 	bgt.w	800a68c <_svfprintf_r+0xcc0>
 800a13a:	3608      	adds	r6, #8
 800a13c:	3d10      	subs	r5, #16
 800a13e:	2d10      	cmp	r5, #16
 800a140:	dd3b      	ble.n	800a1ba <_svfprintf_r+0x7ee>
 800a142:	4631      	mov	r1, r6
 800a144:	4620      	mov	r0, r4
 800a146:	4646      	mov	r6, r8
 800a148:	463c      	mov	r4, r7
 800a14a:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800a14e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800a150:	e00d      	b.n	800a16e <_svfprintf_r+0x7a2>
 800a152:	3108      	adds	r1, #8
 800a154:	3201      	adds	r2, #1
 800a156:	3010      	adds	r0, #16
 800a158:	3d10      	subs	r5, #16
 800a15a:	2a07      	cmp	r2, #7
 800a15c:	e881 0a00 	stmia.w	r1, {r9, fp}
 800a160:	9226      	str	r2, [sp, #152]	; 0x98
 800a162:	9027      	str	r0, [sp, #156]	; 0x9c
 800a164:	dc17      	bgt.n	800a196 <_svfprintf_r+0x7ca>
 800a166:	3d10      	subs	r5, #16
 800a168:	3108      	adds	r1, #8
 800a16a:	2d10      	cmp	r5, #16
 800a16c:	dd21      	ble.n	800a1b2 <_svfprintf_r+0x7e6>
 800a16e:	3201      	adds	r2, #1
 800a170:	3010      	adds	r0, #16
 800a172:	2a07      	cmp	r2, #7
 800a174:	e881 0a00 	stmia.w	r1, {r9, fp}
 800a178:	9027      	str	r0, [sp, #156]	; 0x9c
 800a17a:	9226      	str	r2, [sp, #152]	; 0x98
 800a17c:	dde9      	ble.n	800a152 <_svfprintf_r+0x786>
 800a17e:	4638      	mov	r0, r7
 800a180:	4641      	mov	r1, r8
 800a182:	aa25      	add	r2, sp, #148	; 0x94
 800a184:	f006 f93a 	bl	80103fc <__ssprint_r>
 800a188:	2800      	cmp	r0, #0
 800a18a:	f47f adde 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a18e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a190:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a192:	a932      	add	r1, sp, #200	; 0xc8
 800a194:	e7de      	b.n	800a154 <_svfprintf_r+0x788>
 800a196:	4638      	mov	r0, r7
 800a198:	4641      	mov	r1, r8
 800a19a:	aa25      	add	r2, sp, #148	; 0x94
 800a19c:	f006 f92e 	bl	80103fc <__ssprint_r>
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	f47f add2 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a1a6:	3d10      	subs	r5, #16
 800a1a8:	2d10      	cmp	r5, #16
 800a1aa:	a932      	add	r1, sp, #200	; 0xc8
 800a1ac:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a1ae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a1b0:	dcdd      	bgt.n	800a16e <_svfprintf_r+0x7a2>
 800a1b2:	46b0      	mov	r8, r6
 800a1b4:	4627      	mov	r7, r4
 800a1b6:	460e      	mov	r6, r1
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	1c50      	adds	r0, r2, #1
 800a1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1be:	1964      	adds	r4, r4, r5
 800a1c0:	2807      	cmp	r0, #7
 800a1c2:	e886 0028 	stmia.w	r6, {r3, r5}
 800a1c6:	9427      	str	r4, [sp, #156]	; 0x9c
 800a1c8:	9026      	str	r0, [sp, #152]	; 0x98
 800a1ca:	f300 826b 	bgt.w	800a6a4 <_svfprintf_r+0xcd8>
 800a1ce:	3608      	adds	r6, #8
 800a1d0:	9b08      	ldr	r3, [sp, #32]
 800a1d2:	05da      	lsls	r2, r3, #23
 800a1d4:	f100 8128 	bmi.w	800a428 <_svfprintf_r+0xa5c>
 800a1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a1da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1dc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a1de:	6037      	str	r7, [r6, #0]
 800a1e0:	1c43      	adds	r3, r0, #1
 800a1e2:	18a4      	adds	r4, r4, r2
 800a1e4:	2b07      	cmp	r3, #7
 800a1e6:	6071      	str	r1, [r6, #4]
 800a1e8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a1ea:	9326      	str	r3, [sp, #152]	; 0x98
 800a1ec:	f300 80b0 	bgt.w	800a350 <_svfprintf_r+0x984>
 800a1f0:	3608      	adds	r6, #8
 800a1f2:	9a08      	ldr	r2, [sp, #32]
 800a1f4:	0753      	lsls	r3, r2, #29
 800a1f6:	f140 80b9 	bpl.w	800a36c <_svfprintf_r+0x9a0>
 800a1fa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a1fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a1fe:	1a2d      	subs	r5, r5, r0
 800a200:	2d00      	cmp	r5, #0
 800a202:	f340 80b3 	ble.w	800a36c <_svfprintf_r+0x9a0>
 800a206:	2d10      	cmp	r5, #16
 800a208:	f340 87cf 	ble.w	800b1aa <_svfprintf_r+0x17de>
 800a20c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a20e:	f8df 806c 	ldr.w	r8, [pc, #108]	; 800a27c <_svfprintf_r+0x8b0>
 800a212:	f643 2788 	movw	r7, #14984	; 0x3a88
 800a216:	f6c0 0701 	movt	r7, #2049	; 0x801
 800a21a:	6037      	str	r7, [r6, #0]
 800a21c:	1c59      	adds	r1, r3, #1
 800a21e:	2710      	movs	r7, #16
 800a220:	f1a5 0b11 	sub.w	fp, r5, #17
 800a224:	19e4      	adds	r4, r4, r7
 800a226:	2907      	cmp	r1, #7
 800a228:	6077      	str	r7, [r6, #4]
 800a22a:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800a22e:	9427      	str	r4, [sp, #156]	; 0x9c
 800a230:	9126      	str	r1, [sp, #152]	; 0x98
 800a232:	f300 83c6 	bgt.w	800a9c2 <_svfprintf_r+0xff6>
 800a236:	3608      	adds	r6, #8
 800a238:	3d10      	subs	r5, #16
 800a23a:	2d10      	cmp	r5, #16
 800a23c:	f340 80b6 	ble.w	800a3ac <_svfprintf_r+0x9e0>
 800a240:	f1bb 0f00 	cmp.w	fp, #0
 800a244:	d011      	beq.n	800a26a <_svfprintf_r+0x89e>
 800a246:	3101      	adds	r1, #1
 800a248:	f643 2088 	movw	r0, #14984	; 0x3a88
 800a24c:	3410      	adds	r4, #16
 800a24e:	f6c0 0001 	movt	r0, #2049	; 0x801
 800a252:	2907      	cmp	r1, #7
 800a254:	e886 0081 	stmia.w	r6, {r0, r7}
 800a258:	9427      	str	r4, [sp, #156]	; 0x9c
 800a25a:	9126      	str	r1, [sp, #152]	; 0x98
 800a25c:	f300 83d7 	bgt.w	800aa0e <_svfprintf_r+0x1042>
 800a260:	3608      	adds	r6, #8
 800a262:	3d10      	subs	r5, #16
 800a264:	2d10      	cmp	r5, #16
 800a266:	f340 80a1 	ble.w	800a3ac <_svfprintf_r+0x9e0>
 800a26a:	4632      	mov	r2, r6
 800a26c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a270:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a272:	e018      	b.n	800a2a6 <_svfprintf_r+0x8da>
 800a274:	08013a58 	.word	0x08013a58
 800a278:	08013a78 	.word	0x08013a78
 800a27c:	08013a88 	.word	0x08013a88
 800a280:	3208      	adds	r2, #8
 800a282:	1c41      	adds	r1, r0, #1
 800a284:	f643 2088 	movw	r0, #14984	; 0x3a88
 800a288:	3410      	adds	r4, #16
 800a28a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800a28e:	3d10      	subs	r5, #16
 800a290:	2907      	cmp	r1, #7
 800a292:	e882 0081 	stmia.w	r2, {r0, r7}
 800a296:	9126      	str	r1, [sp, #152]	; 0x98
 800a298:	9427      	str	r4, [sp, #156]	; 0x9c
 800a29a:	dc77      	bgt.n	800a38c <_svfprintf_r+0x9c0>
 800a29c:	3d10      	subs	r5, #16
 800a29e:	3208      	adds	r2, #8
 800a2a0:	2d10      	cmp	r5, #16
 800a2a2:	f340 8082 	ble.w	800a3aa <_svfprintf_r+0x9de>
 800a2a6:	1c48      	adds	r0, r1, #1
 800a2a8:	f643 2188 	movw	r1, #14984	; 0x3a88
 800a2ac:	3410      	adds	r4, #16
 800a2ae:	f6c0 0101 	movt	r1, #2049	; 0x801
 800a2b2:	2807      	cmp	r0, #7
 800a2b4:	e882 0082 	stmia.w	r2, {r1, r7}
 800a2b8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a2ba:	9026      	str	r0, [sp, #152]	; 0x98
 800a2bc:	dde0      	ble.n	800a280 <_svfprintf_r+0x8b4>
 800a2be:	4658      	mov	r0, fp
 800a2c0:	4631      	mov	r1, r6
 800a2c2:	aa25      	add	r2, sp, #148	; 0x94
 800a2c4:	f006 f89a 	bl	80103fc <__ssprint_r>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	f47f ad3e 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a2ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a2d0:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a2d2:	aa32      	add	r2, sp, #200	; 0xc8
 800a2d4:	e7d5      	b.n	800a282 <_svfprintf_r+0x8b6>
 800a2d6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a2d8:	2d01      	cmp	r5, #1
 800a2da:	f340 847b 	ble.w	800abd4 <_svfprintf_r+0x1208>
 800a2de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a2e0:	6037      	str	r7, [r6, #0]
 800a2e2:	1c5d      	adds	r5, r3, #1
 800a2e4:	3401      	adds	r4, #1
 800a2e6:	2101      	movs	r1, #1
 800a2e8:	2d07      	cmp	r5, #7
 800a2ea:	6071      	str	r1, [r6, #4]
 800a2ec:	9427      	str	r4, [sp, #156]	; 0x9c
 800a2ee:	9526      	str	r5, [sp, #152]	; 0x98
 800a2f0:	f300 847b 	bgt.w	800abea <_svfprintf_r+0x121e>
 800a2f4:	3608      	adds	r6, #8
 800a2f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2f8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a2fa:	3501      	adds	r5, #1
 800a2fc:	18e4      	adds	r4, r4, r3
 800a2fe:	2d07      	cmp	r5, #7
 800a300:	e886 0009 	stmia.w	r6, {r0, r3}
 800a304:	9427      	str	r4, [sp, #156]	; 0x9c
 800a306:	9526      	str	r5, [sp, #152]	; 0x98
 800a308:	f300 847c 	bgt.w	800ac04 <_svfprintf_r+0x1238>
 800a30c:	3608      	adds	r6, #8
 800a30e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800a312:	2200      	movs	r2, #0
 800a314:	2300      	movs	r3, #0
 800a316:	f008 ff81 	bl	801321c <__aeabi_dcmpeq>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	f040 82d7 	bne.w	800a8ce <_svfprintf_r+0xf02>
 800a320:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a322:	3701      	adds	r7, #1
 800a324:	1e50      	subs	r0, r2, #1
 800a326:	1824      	adds	r4, r4, r0
 800a328:	3501      	adds	r5, #1
 800a32a:	6037      	str	r7, [r6, #0]
 800a32c:	2d07      	cmp	r5, #7
 800a32e:	6070      	str	r0, [r6, #4]
 800a330:	9427      	str	r4, [sp, #156]	; 0x9c
 800a332:	9526      	str	r5, [sp, #152]	; 0x98
 800a334:	f300 8186 	bgt.w	800a644 <_svfprintf_r+0xc78>
 800a338:	3608      	adds	r6, #8
 800a33a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a33c:	3501      	adds	r5, #1
 800a33e:	1824      	adds	r4, r4, r0
 800a340:	ab21      	add	r3, sp, #132	; 0x84
 800a342:	2d07      	cmp	r5, #7
 800a344:	6033      	str	r3, [r6, #0]
 800a346:	6070      	str	r0, [r6, #4]
 800a348:	9427      	str	r4, [sp, #156]	; 0x9c
 800a34a:	9526      	str	r5, [sp, #152]	; 0x98
 800a34c:	f77f af50 	ble.w	800a1f0 <_svfprintf_r+0x824>
 800a350:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a352:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a354:	aa25      	add	r2, sp, #148	; 0x94
 800a356:	f006 f851 	bl	80103fc <__ssprint_r>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	f47f acf5 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a360:	9a08      	ldr	r2, [sp, #32]
 800a362:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a364:	0753      	lsls	r3, r2, #29
 800a366:	ae32      	add	r6, sp, #200	; 0xc8
 800a368:	f53f af47 	bmi.w	800a1fa <_svfprintf_r+0x82e>
 800a36c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a36e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a370:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a372:	4291      	cmp	r1, r2
 800a374:	bfac      	ite	ge
 800a376:	1840      	addge	r0, r0, r1
 800a378:	1880      	addlt	r0, r0, r2
 800a37a:	900f      	str	r0, [sp, #60]	; 0x3c
 800a37c:	2c00      	cmp	r4, #0
 800a37e:	f040 816d 	bne.w	800a65c <_svfprintf_r+0xc90>
 800a382:	2400      	movs	r4, #0
 800a384:	9426      	str	r4, [sp, #152]	; 0x98
 800a386:	ae32      	add	r6, sp, #200	; 0xc8
 800a388:	f7ff bb4b 	b.w	8009a22 <_svfprintf_r+0x56>
 800a38c:	4658      	mov	r0, fp
 800a38e:	4631      	mov	r1, r6
 800a390:	aa25      	add	r2, sp, #148	; 0x94
 800a392:	f006 f833 	bl	80103fc <__ssprint_r>
 800a396:	2800      	cmp	r0, #0
 800a398:	f47f acd7 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a39c:	3d10      	subs	r5, #16
 800a39e:	2d10      	cmp	r5, #16
 800a3a0:	aa32      	add	r2, sp, #200	; 0xc8
 800a3a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a3a4:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a3a6:	f73f af7e 	bgt.w	800a2a6 <_svfprintf_r+0x8da>
 800a3aa:	4616      	mov	r6, r2
 800a3ac:	1c4b      	adds	r3, r1, #1
 800a3ae:	192c      	adds	r4, r5, r4
 800a3b0:	2b07      	cmp	r3, #7
 800a3b2:	f8c6 8000 	str.w	r8, [r6]
 800a3b6:	6075      	str	r5, [r6, #4]
 800a3b8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a3ba:	9326      	str	r3, [sp, #152]	; 0x98
 800a3bc:	ddd6      	ble.n	800a36c <_svfprintf_r+0x9a0>
 800a3be:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a3c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a3c2:	aa25      	add	r2, sp, #148	; 0x94
 800a3c4:	f006 f81a 	bl	80103fc <__ssprint_r>
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	f47f acbe 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a3ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a3d0:	e7cc      	b.n	800a36c <_svfprintf_r+0x9a0>
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	f000 81a8 	beq.w	800a728 <_svfprintf_r+0xd5c>
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 800a3de:	f000 8187 	beq.w	800a6f0 <_svfprintf_r+0xd24>
 800a3e2:	2307      	movs	r3, #7
 800a3e4:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 800a3e8:	ea04 0003 	and.w	r0, r4, r3
 800a3ec:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 800a3f0:	08e9      	lsrs	r1, r5, #3
 800a3f2:	3030      	adds	r0, #48	; 0x30
 800a3f4:	465c      	mov	r4, fp
 800a3f6:	460d      	mov	r5, r1
 800a3f8:	b2c0      	uxtb	r0, r0
 800a3fa:	ea54 0105 	orrs.w	r1, r4, r5
 800a3fe:	4667      	mov	r7, ip
 800a400:	f88c 0000 	strb.w	r0, [ip]
 800a404:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a408:	d1ec      	bne.n	800a3e4 <_svfprintf_r+0xa18>
 800a40a:	9a08      	ldr	r2, [sp, #32]
 800a40c:	07d4      	lsls	r4, r2, #31
 800a40e:	463b      	mov	r3, r7
 800a410:	d505      	bpl.n	800a41e <_svfprintf_r+0xa52>
 800a412:	2830      	cmp	r0, #48	; 0x30
 800a414:	d003      	beq.n	800a41e <_svfprintf_r+0xa52>
 800a416:	2430      	movs	r4, #48	; 0x30
 800a418:	4667      	mov	r7, ip
 800a41a:	f803 4c01 	strb.w	r4, [r3, #-1]
 800a41e:	9c07      	ldr	r4, [sp, #28]
 800a420:	1be2      	subs	r2, r4, r7
 800a422:	920e      	str	r2, [sp, #56]	; 0x38
 800a424:	f7ff bbf6 	b.w	8009c14 <_svfprintf_r+0x248>
 800a428:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a42c:	f77f af53 	ble.w	800a2d6 <_svfprintf_r+0x90a>
 800a430:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800a434:	2200      	movs	r2, #0
 800a436:	2300      	movs	r3, #0
 800a438:	f008 fef0 	bl	801321c <__aeabi_dcmpeq>
 800a43c:	2800      	cmp	r0, #0
 800a43e:	f000 81ac 	beq.w	800a79a <_svfprintf_r+0xdce>
 800a442:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a444:	49a8      	ldr	r1, [pc, #672]	; (800a6e8 <_svfprintf_r+0xd1c>)
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	3401      	adds	r4, #1
 800a44a:	2201      	movs	r2, #1
 800a44c:	2b07      	cmp	r3, #7
 800a44e:	6031      	str	r1, [r6, #0]
 800a450:	6072      	str	r2, [r6, #4]
 800a452:	9427      	str	r4, [sp, #156]	; 0x9c
 800a454:	9326      	str	r3, [sp, #152]	; 0x98
 800a456:	f300 844d 	bgt.w	800acf4 <_svfprintf_r+0x1328>
 800a45a:	3608      	adds	r6, #8
 800a45c:	981e      	ldr	r0, [sp, #120]	; 0x78
 800a45e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a460:	4298      	cmp	r0, r3
 800a462:	db03      	blt.n	800a46c <_svfprintf_r+0xaa0>
 800a464:	9908      	ldr	r1, [sp, #32]
 800a466:	07cb      	lsls	r3, r1, #31
 800a468:	f57f aec3 	bpl.w	800a1f2 <_svfprintf_r+0x826>
 800a46c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a46e:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a470:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a472:	6070      	str	r0, [r6, #4]
 800a474:	1c59      	adds	r1, r3, #1
 800a476:	1824      	adds	r4, r4, r0
 800a478:	2907      	cmp	r1, #7
 800a47a:	6032      	str	r2, [r6, #0]
 800a47c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a47e:	9126      	str	r1, [sp, #152]	; 0x98
 800a480:	f300 8579 	bgt.w	800af76 <_svfprintf_r+0x15aa>
 800a484:	3608      	adds	r6, #8
 800a486:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a488:	3d01      	subs	r5, #1
 800a48a:	2d00      	cmp	r5, #0
 800a48c:	f77f aeb1 	ble.w	800a1f2 <_svfprintf_r+0x826>
 800a490:	2d10      	cmp	r5, #16
 800a492:	f340 8288 	ble.w	800a9a6 <_svfprintf_r+0xfda>
 800a496:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a498:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a49a:	f8c6 9000 	str.w	r9, [r6]
 800a49e:	2710      	movs	r7, #16
 800a4a0:	1c41      	adds	r1, r0, #1
 800a4a2:	f1a2 0e12 	sub.w	lr, r2, #18
 800a4a6:	19e4      	adds	r4, r4, r7
 800a4a8:	2907      	cmp	r1, #7
 800a4aa:	6077      	str	r7, [r6, #4]
 800a4ac:	f8df b23c 	ldr.w	fp, [pc, #572]	; 800a6ec <_svfprintf_r+0xd20>
 800a4b0:	9427      	str	r4, [sp, #156]	; 0x9c
 800a4b2:	9126      	str	r1, [sp, #152]	; 0x98
 800a4b4:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800a4b8:	f300 8610 	bgt.w	800b0dc <_svfprintf_r+0x1710>
 800a4bc:	3608      	adds	r6, #8
 800a4be:	3d10      	subs	r5, #16
 800a4c0:	2d10      	cmp	r5, #16
 800a4c2:	f340 8273 	ble.w	800a9ac <_svfprintf_r+0xfe0>
 800a4c6:	f1b8 0f00 	cmp.w	r8, #0
 800a4ca:	d00e      	beq.n	800a4ea <_svfprintf_r+0xb1e>
 800a4cc:	3101      	adds	r1, #1
 800a4ce:	3410      	adds	r4, #16
 800a4d0:	2907      	cmp	r1, #7
 800a4d2:	f8c6 9000 	str.w	r9, [r6]
 800a4d6:	6077      	str	r7, [r6, #4]
 800a4d8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a4da:	9126      	str	r1, [sp, #152]	; 0x98
 800a4dc:	f300 860b 	bgt.w	800b0f6 <_svfprintf_r+0x172a>
 800a4e0:	3608      	adds	r6, #8
 800a4e2:	3d10      	subs	r5, #16
 800a4e4:	2d10      	cmp	r5, #16
 800a4e6:	f340 8261 	ble.w	800a9ac <_svfprintf_r+0xfe0>
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a4f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a4f2:	e010      	b.n	800a516 <_svfprintf_r+0xb4a>
 800a4f4:	3608      	adds	r6, #8
 800a4f6:	1c59      	adds	r1, r3, #1
 800a4f8:	3010      	adds	r0, #16
 800a4fa:	3d10      	subs	r5, #16
 800a4fc:	2907      	cmp	r1, #7
 800a4fe:	f8c6 9000 	str.w	r9, [r6]
 800a502:	6077      	str	r7, [r6, #4]
 800a504:	9126      	str	r1, [sp, #152]	; 0x98
 800a506:	9027      	str	r0, [sp, #156]	; 0x9c
 800a508:	f300 811f 	bgt.w	800a74a <_svfprintf_r+0xd7e>
 800a50c:	3608      	adds	r6, #8
 800a50e:	3d10      	subs	r5, #16
 800a510:	2d10      	cmp	r5, #16
 800a512:	f340 83e8 	ble.w	800ace6 <_svfprintf_r+0x131a>
 800a516:	1c4b      	adds	r3, r1, #1
 800a518:	3010      	adds	r0, #16
 800a51a:	2b07      	cmp	r3, #7
 800a51c:	f8c6 9000 	str.w	r9, [r6]
 800a520:	6077      	str	r7, [r6, #4]
 800a522:	9027      	str	r0, [sp, #156]	; 0x9c
 800a524:	9326      	str	r3, [sp, #152]	; 0x98
 800a526:	dde5      	ble.n	800a4f4 <_svfprintf_r+0xb28>
 800a528:	4640      	mov	r0, r8
 800a52a:	4621      	mov	r1, r4
 800a52c:	aa25      	add	r2, sp, #148	; 0x94
 800a52e:	f005 ff65 	bl	80103fc <__ssprint_r>
 800a532:	2800      	cmp	r0, #0
 800a534:	f47f ac09 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a538:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a53a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a53c:	ae32      	add	r6, sp, #200	; 0xc8
 800a53e:	e7da      	b.n	800a4f6 <_svfprintf_r+0xb2a>
 800a540:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a542:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a544:	1a2d      	subs	r5, r5, r0
 800a546:	2d00      	cmp	r5, #0
 800a548:	f77f adcd 	ble.w	800a0e6 <_svfprintf_r+0x71a>
 800a54c:	2d10      	cmp	r5, #16
 800a54e:	f340 86a8 	ble.w	800b2a2 <_svfprintf_r+0x18d6>
 800a552:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a554:	4a65      	ldr	r2, [pc, #404]	; (800a6ec <_svfprintf_r+0xd20>)
 800a556:	f8c6 9000 	str.w	r9, [r6]
 800a55a:	f04f 0b10 	mov.w	fp, #16
 800a55e:	3001      	adds	r0, #1
 800a560:	f1a5 0311 	sub.w	r3, r5, #17
 800a564:	445c      	add	r4, fp
 800a566:	2807      	cmp	r0, #7
 800a568:	f8c6 b004 	str.w	fp, [r6, #4]
 800a56c:	9209      	str	r2, [sp, #36]	; 0x24
 800a56e:	9427      	str	r4, [sp, #156]	; 0x9c
 800a570:	9026      	str	r0, [sp, #152]	; 0x98
 800a572:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800a576:	f300 8313 	bgt.w	800aba0 <_svfprintf_r+0x11d4>
 800a57a:	3608      	adds	r6, #8
 800a57c:	3d10      	subs	r5, #16
 800a57e:	2d10      	cmp	r5, #16
 800a580:	dd48      	ble.n	800a614 <_svfprintf_r+0xc48>
 800a582:	b163      	cbz	r3, 800a59e <_svfprintf_r+0xbd2>
 800a584:	3001      	adds	r0, #1
 800a586:	3410      	adds	r4, #16
 800a588:	2807      	cmp	r0, #7
 800a58a:	e886 0a00 	stmia.w	r6, {r9, fp}
 800a58e:	9427      	str	r4, [sp, #156]	; 0x9c
 800a590:	9026      	str	r0, [sp, #152]	; 0x98
 800a592:	f300 8313 	bgt.w	800abbc <_svfprintf_r+0x11f0>
 800a596:	3608      	adds	r6, #8
 800a598:	3d10      	subs	r5, #16
 800a59a:	2d10      	cmp	r5, #16
 800a59c:	dd3a      	ble.n	800a614 <_svfprintf_r+0xc48>
 800a59e:	4621      	mov	r1, r4
 800a5a0:	4632      	mov	r2, r6
 800a5a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a5a4:	462e      	mov	r6, r5
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a5aa:	e00d      	b.n	800a5c8 <_svfprintf_r+0xbfc>
 800a5ac:	3208      	adds	r2, #8
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	3110      	adds	r1, #16
 800a5b2:	3e10      	subs	r6, #16
 800a5b4:	2b07      	cmp	r3, #7
 800a5b6:	e882 0a00 	stmia.w	r2, {r9, fp}
 800a5ba:	9326      	str	r3, [sp, #152]	; 0x98
 800a5bc:	9127      	str	r1, [sp, #156]	; 0x9c
 800a5be:	dc17      	bgt.n	800a5f0 <_svfprintf_r+0xc24>
 800a5c0:	3e10      	subs	r6, #16
 800a5c2:	3208      	adds	r2, #8
 800a5c4:	2e10      	cmp	r6, #16
 800a5c6:	dd21      	ble.n	800a60c <_svfprintf_r+0xc40>
 800a5c8:	1c58      	adds	r0, r3, #1
 800a5ca:	3110      	adds	r1, #16
 800a5cc:	2807      	cmp	r0, #7
 800a5ce:	e882 0a00 	stmia.w	r2, {r9, fp}
 800a5d2:	9127      	str	r1, [sp, #156]	; 0x9c
 800a5d4:	9026      	str	r0, [sp, #152]	; 0x98
 800a5d6:	dde9      	ble.n	800a5ac <_svfprintf_r+0xbe0>
 800a5d8:	4620      	mov	r0, r4
 800a5da:	4629      	mov	r1, r5
 800a5dc:	aa25      	add	r2, sp, #148	; 0x94
 800a5de:	f005 ff0d 	bl	80103fc <__ssprint_r>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	f47f abb1 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a5e8:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a5ea:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a5ec:	aa32      	add	r2, sp, #200	; 0xc8
 800a5ee:	e7de      	b.n	800a5ae <_svfprintf_r+0xbe2>
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	4629      	mov	r1, r5
 800a5f4:	aa25      	add	r2, sp, #148	; 0x94
 800a5f6:	f005 ff01 	bl	80103fc <__ssprint_r>
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	f47f aba5 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a600:	3e10      	subs	r6, #16
 800a602:	2e10      	cmp	r6, #16
 800a604:	aa32      	add	r2, sp, #200	; 0xc8
 800a606:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a608:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a60a:	dcdd      	bgt.n	800a5c8 <_svfprintf_r+0xbfc>
 800a60c:	4635      	mov	r5, r6
 800a60e:	460c      	mov	r4, r1
 800a610:	4616      	mov	r6, r2
 800a612:	4618      	mov	r0, r3
 800a614:	1c41      	adds	r1, r0, #1
 800a616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a618:	1964      	adds	r4, r4, r5
 800a61a:	2907      	cmp	r1, #7
 800a61c:	e886 0028 	stmia.w	r6, {r3, r5}
 800a620:	9427      	str	r4, [sp, #156]	; 0x9c
 800a622:	9126      	str	r1, [sp, #152]	; 0x98
 800a624:	f300 8300 	bgt.w	800ac28 <_svfprintf_r+0x125c>
 800a628:	3608      	adds	r6, #8
 800a62a:	e55c      	b.n	800a0e6 <_svfprintf_r+0x71a>
 800a62c:	4a2f      	ldr	r2, [pc, #188]	; (800a6ec <_svfprintf_r+0xd20>)
 800a62e:	9209      	str	r2, [sp, #36]	; 0x24
 800a630:	3501      	adds	r5, #1
 800a632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a634:	19e4      	adds	r4, r4, r7
 800a636:	2d07      	cmp	r5, #7
 800a638:	e886 0088 	stmia.w	r6, {r3, r7}
 800a63c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a63e:	9526      	str	r5, [sp, #152]	; 0x98
 800a640:	f77f ae7a 	ble.w	800a338 <_svfprintf_r+0x96c>
 800a644:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a646:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a648:	aa25      	add	r2, sp, #148	; 0x94
 800a64a:	f005 fed7 	bl	80103fc <__ssprint_r>
 800a64e:	2800      	cmp	r0, #0
 800a650:	f47f ab7b 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a654:	ae32      	add	r6, sp, #200	; 0xc8
 800a656:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a658:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a65a:	e66e      	b.n	800a33a <_svfprintf_r+0x96e>
 800a65c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a65e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a660:	aa25      	add	r2, sp, #148	; 0x94
 800a662:	f005 fecb 	bl	80103fc <__ssprint_r>
 800a666:	2800      	cmp	r0, #0
 800a668:	f43f ae8b 	beq.w	800a382 <_svfprintf_r+0x9b6>
 800a66c:	f7ff bb6d 	b.w	8009d4a <_svfprintf_r+0x37e>
 800a670:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a672:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a674:	9306      	str	r3, [sp, #24]
 800a676:	aa25      	add	r2, sp, #148	; 0x94
 800a678:	f005 fec0 	bl	80103fc <__ssprint_r>
 800a67c:	9b06      	ldr	r3, [sp, #24]
 800a67e:	2800      	cmp	r0, #0
 800a680:	f47f ab63 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a684:	ae32      	add	r6, sp, #200	; 0xc8
 800a686:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a688:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a68a:	e549      	b.n	800a120 <_svfprintf_r+0x754>
 800a68c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a68e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a690:	aa25      	add	r2, sp, #148	; 0x94
 800a692:	f005 feb3 	bl	80103fc <__ssprint_r>
 800a696:	2800      	cmp	r0, #0
 800a698:	f47f ab57 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a69c:	ae32      	add	r6, sp, #200	; 0xc8
 800a69e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a6a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a6a2:	e54b      	b.n	800a13c <_svfprintf_r+0x770>
 800a6a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6a8:	aa25      	add	r2, sp, #148	; 0x94
 800a6aa:	f005 fea7 	bl	80103fc <__ssprint_r>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f47f ab4b 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a6b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a6b6:	ae32      	add	r6, sp, #200	; 0xc8
 800a6b8:	e58a      	b.n	800a1d0 <_svfprintf_r+0x804>
 800a6ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6be:	aa25      	add	r2, sp, #148	; 0x94
 800a6c0:	f005 fe9c 	bl	80103fc <__ssprint_r>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	f47f ab40 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a6ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a6cc:	ae32      	add	r6, sp, #200	; 0xc8
 800a6ce:	e4f7      	b.n	800a0c0 <_svfprintf_r+0x6f4>
 800a6d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6d4:	aa25      	add	r2, sp, #148	; 0x94
 800a6d6:	f005 fe91 	bl	80103fc <__ssprint_r>
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	f47f ab35 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a6e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a6e2:	ae32      	add	r6, sp, #200	; 0xc8
 800a6e4:	e4fb      	b.n	800a0de <_svfprintf_r+0x712>
 800a6e6:	bf00      	nop
 800a6e8:	08013a74 	.word	0x08013a74
 800a6ec:	08013a78 	.word	0x08013a78
 800a6f0:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 800a6f4:	960b      	str	r6, [sp, #44]	; 0x2c
 800a6f6:	210f      	movs	r1, #15
 800a6f8:	ea04 0601 	and.w	r6, r4, r1
 800a6fc:	eb0e 0006 	add.w	r0, lr, r6
 800a700:	0927      	lsrs	r7, r4, #4
 800a702:	092a      	lsrs	r2, r5, #4
 800a704:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 800a708:	7803      	ldrb	r3, [r0, #0]
 800a70a:	4615      	mov	r5, r2
 800a70c:	ea54 0205 	orrs.w	r2, r4, r5
 800a710:	4667      	mov	r7, ip
 800a712:	f88c 3000 	strb.w	r3, [ip]
 800a716:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a71a:	d1ed      	bne.n	800a6f8 <_svfprintf_r+0xd2c>
 800a71c:	9907      	ldr	r1, [sp, #28]
 800a71e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a720:	1bc8      	subs	r0, r1, r7
 800a722:	900e      	str	r0, [sp, #56]	; 0x38
 800a724:	f7ff ba76 	b.w	8009c14 <_svfprintf_r+0x248>
 800a728:	2d00      	cmp	r5, #0
 800a72a:	bf08      	it	eq
 800a72c:	2c0a      	cmpeq	r4, #10
 800a72e:	f080 8154 	bcs.w	800a9da <_svfprintf_r+0x100e>
 800a732:	af42      	add	r7, sp, #264	; 0x108
 800a734:	3430      	adds	r4, #48	; 0x30
 800a736:	f807 4d41 	strb.w	r4, [r7, #-65]!
 800a73a:	9b07      	ldr	r3, [sp, #28]
 800a73c:	1bd9      	subs	r1, r3, r7
 800a73e:	910e      	str	r1, [sp, #56]	; 0x38
 800a740:	f7ff ba68 	b.w	8009c14 <_svfprintf_r+0x248>
 800a744:	2302      	movs	r3, #2
 800a746:	f7ff ba2c 	b.w	8009ba2 <_svfprintf_r+0x1d6>
 800a74a:	4640      	mov	r0, r8
 800a74c:	4621      	mov	r1, r4
 800a74e:	aa25      	add	r2, sp, #148	; 0x94
 800a750:	f005 fe54 	bl	80103fc <__ssprint_r>
 800a754:	2800      	cmp	r0, #0
 800a756:	f47f aaf8 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a75a:	ae32      	add	r6, sp, #200	; 0xc8
 800a75c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a75e:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a760:	e6d5      	b.n	800a50e <_svfprintf_r+0xb42>
 800a762:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a764:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a766:	9306      	str	r3, [sp, #24]
 800a768:	aa25      	add	r2, sp, #148	; 0x94
 800a76a:	f005 fe47 	bl	80103fc <__ssprint_r>
 800a76e:	9b06      	ldr	r3, [sp, #24]
 800a770:	2800      	cmp	r0, #0
 800a772:	f47f aaea 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a776:	ae32      	add	r6, sp, #200	; 0xc8
 800a778:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a77a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a77c:	f7ff ba82 	b.w	8009c84 <_svfprintf_r+0x2b8>
 800a780:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a782:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a784:	aa25      	add	r2, sp, #148	; 0x94
 800a786:	f005 fe39 	bl	80103fc <__ssprint_r>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	f47f aadd 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a790:	ae32      	add	r6, sp, #200	; 0xc8
 800a792:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a794:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a796:	f7ff ba88 	b.w	8009caa <_svfprintf_r+0x2de>
 800a79a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800a79c:	2d00      	cmp	r5, #0
 800a79e:	f340 82b5 	ble.w	800ad0c <_svfprintf_r+0x1340>
 800a7a2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a7a4:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a7a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a7a8:	428d      	cmp	r5, r1
 800a7aa:	bfa8      	it	ge
 800a7ac:	460d      	movge	r5, r1
 800a7ae:	18b8      	adds	r0, r7, r2
 800a7b0:	2d00      	cmp	r5, #0
 800a7b2:	9009      	str	r0, [sp, #36]	; 0x24
 800a7b4:	dd0a      	ble.n	800a7cc <_svfprintf_r+0xe00>
 800a7b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a7b8:	6037      	str	r7, [r6, #0]
 800a7ba:	1c59      	adds	r1, r3, #1
 800a7bc:	1964      	adds	r4, r4, r5
 800a7be:	2907      	cmp	r1, #7
 800a7c0:	6075      	str	r5, [r6, #4]
 800a7c2:	9427      	str	r4, [sp, #156]	; 0x9c
 800a7c4:	9126      	str	r1, [sp, #152]	; 0x98
 800a7c6:	f300 847d 	bgt.w	800b0c4 <_svfprintf_r+0x16f8>
 800a7ca:	3608      	adds	r6, #8
 800a7cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a7ce:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a7d2:	1b55      	subs	r5, r2, r5
 800a7d4:	2d00      	cmp	r5, #0
 800a7d6:	f340 814f 	ble.w	800aa78 <_svfprintf_r+0x10ac>
 800a7da:	2d10      	cmp	r5, #16
 800a7dc:	f340 8274 	ble.w	800acc8 <_svfprintf_r+0x12fc>
 800a7e0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a7e2:	4b9f      	ldr	r3, [pc, #636]	; (800aa60 <_svfprintf_r+0x1094>)
 800a7e4:	f8c6 9000 	str.w	r9, [r6]
 800a7e8:	f04f 0810 	mov.w	r8, #16
 800a7ec:	3101      	adds	r1, #1
 800a7ee:	f1a5 0e11 	sub.w	lr, r5, #17
 800a7f2:	4444      	add	r4, r8
 800a7f4:	2907      	cmp	r1, #7
 800a7f6:	f8c6 8004 	str.w	r8, [r6, #4]
 800a7fa:	930e      	str	r3, [sp, #56]	; 0x38
 800a7fc:	9427      	str	r4, [sp, #156]	; 0x9c
 800a7fe:	9126      	str	r1, [sp, #152]	; 0x98
 800a800:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 800a804:	f300 8451 	bgt.w	800b0aa <_svfprintf_r+0x16de>
 800a808:	3608      	adds	r6, #8
 800a80a:	3d10      	subs	r5, #16
 800a80c:	2d10      	cmp	r5, #16
 800a80e:	f340 825e 	ble.w	800acce <_svfprintf_r+0x1302>
 800a812:	f1bb 0f00 	cmp.w	fp, #0
 800a816:	d00f      	beq.n	800a838 <_svfprintf_r+0xe6c>
 800a818:	3101      	adds	r1, #1
 800a81a:	3410      	adds	r4, #16
 800a81c:	2907      	cmp	r1, #7
 800a81e:	f8c6 9000 	str.w	r9, [r6]
 800a822:	f8c6 8004 	str.w	r8, [r6, #4]
 800a826:	9427      	str	r4, [sp, #156]	; 0x9c
 800a828:	9126      	str	r1, [sp, #152]	; 0x98
 800a82a:	f300 8471 	bgt.w	800b110 <_svfprintf_r+0x1744>
 800a82e:	3608      	adds	r6, #8
 800a830:	3d10      	subs	r5, #16
 800a832:	2d10      	cmp	r5, #16
 800a834:	f340 824b 	ble.w	800acce <_svfprintf_r+0x1302>
 800a838:	4620      	mov	r0, r4
 800a83a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a83e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a840:	e012      	b.n	800a868 <_svfprintf_r+0xe9c>
 800a842:	f106 0208 	add.w	r2, r6, #8
 800a846:	1c59      	adds	r1, r3, #1
 800a848:	3010      	adds	r0, #16
 800a84a:	3d10      	subs	r5, #16
 800a84c:	2907      	cmp	r1, #7
 800a84e:	f8c2 9000 	str.w	r9, [r2]
 800a852:	f8c2 8004 	str.w	r8, [r2, #4]
 800a856:	9126      	str	r1, [sp, #152]	; 0x98
 800a858:	9027      	str	r0, [sp, #156]	; 0x9c
 800a85a:	dc1b      	bgt.n	800a894 <_svfprintf_r+0xec8>
 800a85c:	f102 0608 	add.w	r6, r2, #8
 800a860:	3d10      	subs	r5, #16
 800a862:	2d10      	cmp	r5, #16
 800a864:	f340 8407 	ble.w	800b076 <_svfprintf_r+0x16aa>
 800a868:	1c4b      	adds	r3, r1, #1
 800a86a:	3010      	adds	r0, #16
 800a86c:	2b07      	cmp	r3, #7
 800a86e:	f8c6 9000 	str.w	r9, [r6]
 800a872:	f8c6 8004 	str.w	r8, [r6, #4]
 800a876:	9027      	str	r0, [sp, #156]	; 0x9c
 800a878:	9326      	str	r3, [sp, #152]	; 0x98
 800a87a:	dde2      	ble.n	800a842 <_svfprintf_r+0xe76>
 800a87c:	4658      	mov	r0, fp
 800a87e:	4621      	mov	r1, r4
 800a880:	aa25      	add	r2, sp, #148	; 0x94
 800a882:	f005 fdbb 	bl	80103fc <__ssprint_r>
 800a886:	2800      	cmp	r0, #0
 800a888:	f47f aa5f 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a88c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a88e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a890:	aa32      	add	r2, sp, #200	; 0xc8
 800a892:	e7d8      	b.n	800a846 <_svfprintf_r+0xe7a>
 800a894:	4658      	mov	r0, fp
 800a896:	4621      	mov	r1, r4
 800a898:	aa25      	add	r2, sp, #148	; 0x94
 800a89a:	f005 fdaf 	bl	80103fc <__ssprint_r>
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	f47f aa53 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a8a4:	ae32      	add	r6, sp, #200	; 0xc8
 800a8a6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a8a8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a8aa:	e7d9      	b.n	800a860 <_svfprintf_r+0xe94>
 800a8ac:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a8ae:	af32      	add	r7, sp, #200	; 0xc8
 800a8b0:	940e      	str	r4, [sp, #56]	; 0x38
 800a8b2:	f7ff b9af 	b.w	8009c14 <_svfprintf_r+0x248>
 800a8b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a8b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a8ba:	aa25      	add	r2, sp, #148	; 0x94
 800a8bc:	f005 fd9e 	bl	80103fc <__ssprint_r>
 800a8c0:	2800      	cmp	r0, #0
 800a8c2:	f47f aa42 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a8c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a8c8:	ae32      	add	r6, sp, #200	; 0xc8
 800a8ca:	f7ff bbe8 	b.w	800a09e <_svfprintf_r+0x6d2>
 800a8ce:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a8d0:	3f01      	subs	r7, #1
 800a8d2:	2f00      	cmp	r7, #0
 800a8d4:	f77f ad31 	ble.w	800a33a <_svfprintf_r+0x96e>
 800a8d8:	2f10      	cmp	r7, #16
 800a8da:	f77f aea7 	ble.w	800a62c <_svfprintf_r+0xc60>
 800a8de:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a8e0:	4b5f      	ldr	r3, [pc, #380]	; (800aa60 <_svfprintf_r+0x1094>)
 800a8e2:	f8c6 9000 	str.w	r9, [r6]
 800a8e6:	f04f 0810 	mov.w	r8, #16
 800a8ea:	3501      	adds	r5, #1
 800a8ec:	f1a0 0b12 	sub.w	fp, r0, #18
 800a8f0:	4444      	add	r4, r8
 800a8f2:	2d07      	cmp	r5, #7
 800a8f4:	f8c6 8004 	str.w	r8, [r6, #4]
 800a8f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a8fa:	9427      	str	r4, [sp, #156]	; 0x9c
 800a8fc:	9526      	str	r5, [sp, #152]	; 0x98
 800a8fe:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800a902:	f300 83ba 	bgt.w	800b07a <_svfprintf_r+0x16ae>
 800a906:	3608      	adds	r6, #8
 800a908:	3f10      	subs	r7, #16
 800a90a:	2f10      	cmp	r7, #16
 800a90c:	f77f ae90 	ble.w	800a630 <_svfprintf_r+0xc64>
 800a910:	f1bb 0f00 	cmp.w	fp, #0
 800a914:	d00f      	beq.n	800a936 <_svfprintf_r+0xf6a>
 800a916:	3501      	adds	r5, #1
 800a918:	3410      	adds	r4, #16
 800a91a:	2d07      	cmp	r5, #7
 800a91c:	f8c6 9000 	str.w	r9, [r6]
 800a920:	f8c6 8004 	str.w	r8, [r6, #4]
 800a924:	9427      	str	r4, [sp, #156]	; 0x9c
 800a926:	9526      	str	r5, [sp, #152]	; 0x98
 800a928:	f300 83b3 	bgt.w	800b092 <_svfprintf_r+0x16c6>
 800a92c:	3608      	adds	r6, #8
 800a92e:	3f10      	subs	r7, #16
 800a930:	2f10      	cmp	r7, #16
 800a932:	f77f ae7d 	ble.w	800a630 <_svfprintf_r+0xc64>
 800a936:	4621      	mov	r1, r4
 800a938:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a93c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a93e:	e010      	b.n	800a962 <_svfprintf_r+0xf96>
 800a940:	3608      	adds	r6, #8
 800a942:	3501      	adds	r5, #1
 800a944:	3110      	adds	r1, #16
 800a946:	3f10      	subs	r7, #16
 800a948:	2d07      	cmp	r5, #7
 800a94a:	f8c6 9000 	str.w	r9, [r6]
 800a94e:	f8c6 8004 	str.w	r8, [r6, #4]
 800a952:	9127      	str	r1, [sp, #156]	; 0x9c
 800a954:	9526      	str	r5, [sp, #152]	; 0x98
 800a956:	dc1a      	bgt.n	800a98e <_svfprintf_r+0xfc2>
 800a958:	3608      	adds	r6, #8
 800a95a:	3f10      	subs	r7, #16
 800a95c:	2f10      	cmp	r7, #16
 800a95e:	f340 835d 	ble.w	800b01c <_svfprintf_r+0x1650>
 800a962:	3501      	adds	r5, #1
 800a964:	3110      	adds	r1, #16
 800a966:	2d07      	cmp	r5, #7
 800a968:	f8c6 9000 	str.w	r9, [r6]
 800a96c:	f8c6 8004 	str.w	r8, [r6, #4]
 800a970:	9127      	str	r1, [sp, #156]	; 0x9c
 800a972:	9526      	str	r5, [sp, #152]	; 0x98
 800a974:	dde4      	ble.n	800a940 <_svfprintf_r+0xf74>
 800a976:	4658      	mov	r0, fp
 800a978:	4621      	mov	r1, r4
 800a97a:	aa25      	add	r2, sp, #148	; 0x94
 800a97c:	f005 fd3e 	bl	80103fc <__ssprint_r>
 800a980:	2800      	cmp	r0, #0
 800a982:	f47f a9e2 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a986:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a988:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a98a:	ae32      	add	r6, sp, #200	; 0xc8
 800a98c:	e7d9      	b.n	800a942 <_svfprintf_r+0xf76>
 800a98e:	4658      	mov	r0, fp
 800a990:	4621      	mov	r1, r4
 800a992:	aa25      	add	r2, sp, #148	; 0x94
 800a994:	f005 fd32 	bl	80103fc <__ssprint_r>
 800a998:	2800      	cmp	r0, #0
 800a99a:	f47f a9d6 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a99e:	ae32      	add	r6, sp, #200	; 0xc8
 800a9a0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a9a2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a9a4:	e7d9      	b.n	800a95a <_svfprintf_r+0xf8e>
 800a9a6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a9a8:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 800aa60 <_svfprintf_r+0x1094>
 800a9ac:	3101      	adds	r1, #1
 800a9ae:	1964      	adds	r4, r4, r5
 800a9b0:	2907      	cmp	r1, #7
 800a9b2:	f8c6 b000 	str.w	fp, [r6]
 800a9b6:	6075      	str	r5, [r6, #4]
 800a9b8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a9ba:	9126      	str	r1, [sp, #152]	; 0x98
 800a9bc:	f77f ac18 	ble.w	800a1f0 <_svfprintf_r+0x824>
 800a9c0:	e4c6      	b.n	800a350 <_svfprintf_r+0x984>
 800a9c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a9c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9c6:	aa25      	add	r2, sp, #148	; 0x94
 800a9c8:	f005 fd18 	bl	80103fc <__ssprint_r>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	f47f a9bc 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800a9d2:	ae32      	add	r6, sp, #200	; 0xc8
 800a9d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a9d6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a9d8:	e42e      	b.n	800a238 <_svfprintf_r+0x86c>
 800a9da:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 800a9de:	4620      	mov	r0, r4
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	220a      	movs	r2, #10
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f008 fc4b 	bl	8013280 <__aeabi_uldivmod>
 800a9ea:	3230      	adds	r2, #48	; 0x30
 800a9ec:	f88b 2000 	strb.w	r2, [fp]
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	4629      	mov	r1, r5
 800a9f4:	220a      	movs	r2, #10
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	f008 fc42 	bl	8013280 <__aeabi_uldivmod>
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	460d      	mov	r5, r1
 800aa00:	ea54 0005 	orrs.w	r0, r4, r5
 800aa04:	465f      	mov	r7, fp
 800aa06:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa0a:	d1e8      	bne.n	800a9de <_svfprintf_r+0x1012>
 800aa0c:	e507      	b.n	800a41e <_svfprintf_r+0xa52>
 800aa0e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aa10:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa12:	aa25      	add	r2, sp, #148	; 0x94
 800aa14:	f005 fcf2 	bl	80103fc <__ssprint_r>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	f47f a996 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800aa1e:	ae32      	add	r6, sp, #200	; 0xc8
 800aa20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aa22:	9926      	ldr	r1, [sp, #152]	; 0x98
 800aa24:	e41d      	b.n	800a262 <_svfprintf_r+0x896>
 800aa26:	9910      	ldr	r1, [sp, #64]	; 0x40
 800aa28:	680c      	ldr	r4, [r1, #0]
 800aa2a:	17e5      	asrs	r5, r4, #31
 800aa2c:	4622      	mov	r2, r4
 800aa2e:	462b      	mov	r3, r5
 800aa30:	1d0f      	adds	r7, r1, #4
 800aa32:	2a00      	cmp	r2, #0
 800aa34:	f173 0000 	sbcs.w	r0, r3, #0
 800aa38:	9710      	str	r7, [sp, #64]	; 0x40
 800aa3a:	f6bf a8cd 	bge.w	8009bd8 <_svfprintf_r+0x20c>
 800aa3e:	222d      	movs	r2, #45	; 0x2d
 800aa40:	4264      	negs	r4, r4
 800aa42:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aa46:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	f7ff b8c5 	b.w	8009bda <_svfprintf_r+0x20e>
 800aa50:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa52:	6815      	ldr	r5, [r2, #0]
 800aa54:	1d17      	adds	r7, r2, #4
 800aa56:	462c      	mov	r4, r5
 800aa58:	9710      	str	r7, [sp, #64]	; 0x40
 800aa5a:	2500      	movs	r5, #0
 800aa5c:	f7ff b9ec 	b.w	8009e38 <_svfprintf_r+0x46c>
 800aa60:	08013a78 	.word	0x08013a78
 800aa64:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aa66:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa68:	aa25      	add	r2, sp, #148	; 0x94
 800aa6a:	f005 fcc7 	bl	80103fc <__ssprint_r>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	f47f a96b 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800aa74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aa76:	ae32      	add	r6, sp, #200	; 0xc8
 800aa78:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800aa7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa7c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	4407      	add	r7, r0
 800aa82:	db72      	blt.n	800ab6a <_svfprintf_r+0x119e>
 800aa84:	9908      	ldr	r1, [sp, #32]
 800aa86:	07c9      	lsls	r1, r1, #31
 800aa88:	d46f      	bmi.n	800ab6a <_svfprintf_r+0x119e>
 800aa8a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800aa8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa8e:	1bed      	subs	r5, r5, r7
 800aa90:	1ac9      	subs	r1, r1, r3
 800aa92:	42a9      	cmp	r1, r5
 800aa94:	bfb8      	it	lt
 800aa96:	460d      	movlt	r5, r1
 800aa98:	2d00      	cmp	r5, #0
 800aa9a:	dd0a      	ble.n	800aab2 <_svfprintf_r+0x10e6>
 800aa9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aa9e:	6037      	str	r7, [r6, #0]
 800aaa0:	1c50      	adds	r0, r2, #1
 800aaa2:	1964      	adds	r4, r4, r5
 800aaa4:	2807      	cmp	r0, #7
 800aaa6:	6075      	str	r5, [r6, #4]
 800aaa8:	9427      	str	r4, [sp, #156]	; 0x9c
 800aaaa:	9026      	str	r0, [sp, #152]	; 0x98
 800aaac:	f300 836f 	bgt.w	800b18e <_svfprintf_r+0x17c2>
 800aab0:	3608      	adds	r6, #8
 800aab2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800aab6:	1b4d      	subs	r5, r1, r5
 800aab8:	2d00      	cmp	r5, #0
 800aaba:	f77f ab9a 	ble.w	800a1f2 <_svfprintf_r+0x826>
 800aabe:	2d10      	cmp	r5, #16
 800aac0:	f77f af71 	ble.w	800a9a6 <_svfprintf_r+0xfda>
 800aac4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aac6:	f8c6 9000 	str.w	r9, [r6]
 800aaca:	2710      	movs	r7, #16
 800aacc:	1c51      	adds	r1, r2, #1
 800aace:	f1a5 0811 	sub.w	r8, r5, #17
 800aad2:	19e4      	adds	r4, r4, r7
 800aad4:	2907      	cmp	r1, #7
 800aad6:	6077      	str	r7, [r6, #4]
 800aad8:	f8df b348 	ldr.w	fp, [pc, #840]	; 800ae24 <_svfprintf_r+0x1458>
 800aadc:	9427      	str	r4, [sp, #156]	; 0x9c
 800aade:	9126      	str	r1, [sp, #152]	; 0x98
 800aae0:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800aae4:	f300 8347 	bgt.w	800b176 <_svfprintf_r+0x17aa>
 800aae8:	3608      	adds	r6, #8
 800aaea:	3d10      	subs	r5, #16
 800aaec:	2d10      	cmp	r5, #16
 800aaee:	f77f af5d 	ble.w	800a9ac <_svfprintf_r+0xfe0>
 800aaf2:	f1b8 0f00 	cmp.w	r8, #0
 800aaf6:	d00e      	beq.n	800ab16 <_svfprintf_r+0x114a>
 800aaf8:	3101      	adds	r1, #1
 800aafa:	3410      	adds	r4, #16
 800aafc:	2907      	cmp	r1, #7
 800aafe:	f8c6 9000 	str.w	r9, [r6]
 800ab02:	6077      	str	r7, [r6, #4]
 800ab04:	9427      	str	r4, [sp, #156]	; 0x9c
 800ab06:	9126      	str	r1, [sp, #152]	; 0x98
 800ab08:	f300 83a5 	bgt.w	800b256 <_svfprintf_r+0x188a>
 800ab0c:	3608      	adds	r6, #8
 800ab0e:	3d10      	subs	r5, #16
 800ab10:	2d10      	cmp	r5, #16
 800ab12:	f77f af4b 	ble.w	800a9ac <_svfprintf_r+0xfe0>
 800ab16:	4620      	mov	r0, r4
 800ab18:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800ab1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ab1e:	e00f      	b.n	800ab40 <_svfprintf_r+0x1174>
 800ab20:	3608      	adds	r6, #8
 800ab22:	1c59      	adds	r1, r3, #1
 800ab24:	3010      	adds	r0, #16
 800ab26:	3d10      	subs	r5, #16
 800ab28:	2907      	cmp	r1, #7
 800ab2a:	f8c6 9000 	str.w	r9, [r6]
 800ab2e:	6077      	str	r7, [r6, #4]
 800ab30:	9126      	str	r1, [sp, #152]	; 0x98
 800ab32:	9027      	str	r0, [sp, #156]	; 0x9c
 800ab34:	dc28      	bgt.n	800ab88 <_svfprintf_r+0x11bc>
 800ab36:	3608      	adds	r6, #8
 800ab38:	3d10      	subs	r5, #16
 800ab3a:	2d10      	cmp	r5, #16
 800ab3c:	f340 80d3 	ble.w	800ace6 <_svfprintf_r+0x131a>
 800ab40:	1c4b      	adds	r3, r1, #1
 800ab42:	3010      	adds	r0, #16
 800ab44:	2b07      	cmp	r3, #7
 800ab46:	f8c6 9000 	str.w	r9, [r6]
 800ab4a:	6077      	str	r7, [r6, #4]
 800ab4c:	9027      	str	r0, [sp, #156]	; 0x9c
 800ab4e:	9326      	str	r3, [sp, #152]	; 0x98
 800ab50:	dde6      	ble.n	800ab20 <_svfprintf_r+0x1154>
 800ab52:	4640      	mov	r0, r8
 800ab54:	4621      	mov	r1, r4
 800ab56:	aa25      	add	r2, sp, #148	; 0x94
 800ab58:	f005 fc50 	bl	80103fc <__ssprint_r>
 800ab5c:	2800      	cmp	r0, #0
 800ab5e:	f47f a8f4 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800ab62:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800ab64:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab66:	ae32      	add	r6, sp, #200	; 0xc8
 800ab68:	e7db      	b.n	800ab22 <_svfprintf_r+0x1156>
 800ab6a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab6c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800ab6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ab70:	6030      	str	r0, [r6, #0]
 800ab72:	18a4      	adds	r4, r4, r2
 800ab74:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ab76:	1c4a      	adds	r2, r1, #1
 800ab78:	2a07      	cmp	r2, #7
 800ab7a:	6070      	str	r0, [r6, #4]
 800ab7c:	9427      	str	r4, [sp, #156]	; 0x9c
 800ab7e:	9226      	str	r2, [sp, #152]	; 0x98
 800ab80:	f300 82d3 	bgt.w	800b12a <_svfprintf_r+0x175e>
 800ab84:	3608      	adds	r6, #8
 800ab86:	e780      	b.n	800aa8a <_svfprintf_r+0x10be>
 800ab88:	4640      	mov	r0, r8
 800ab8a:	4621      	mov	r1, r4
 800ab8c:	aa25      	add	r2, sp, #148	; 0x94
 800ab8e:	f005 fc35 	bl	80103fc <__ssprint_r>
 800ab92:	2800      	cmp	r0, #0
 800ab94:	f47f a8d9 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800ab98:	ae32      	add	r6, sp, #200	; 0xc8
 800ab9a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800ab9c:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab9e:	e7cb      	b.n	800ab38 <_svfprintf_r+0x116c>
 800aba0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aba2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aba4:	9306      	str	r3, [sp, #24]
 800aba6:	aa25      	add	r2, sp, #148	; 0x94
 800aba8:	f005 fc28 	bl	80103fc <__ssprint_r>
 800abac:	9b06      	ldr	r3, [sp, #24]
 800abae:	2800      	cmp	r0, #0
 800abb0:	f47f a8cb 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800abb4:	ae32      	add	r6, sp, #200	; 0xc8
 800abb6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800abb8:	9826      	ldr	r0, [sp, #152]	; 0x98
 800abba:	e4df      	b.n	800a57c <_svfprintf_r+0xbb0>
 800abbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800abbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abc0:	aa25      	add	r2, sp, #148	; 0x94
 800abc2:	f005 fc1b 	bl	80103fc <__ssprint_r>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	f47f a8bf 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800abcc:	ae32      	add	r6, sp, #200	; 0xc8
 800abce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800abd0:	9826      	ldr	r0, [sp, #152]	; 0x98
 800abd2:	e4e1      	b.n	800a598 <_svfprintf_r+0xbcc>
 800abd4:	9908      	ldr	r1, [sp, #32]
 800abd6:	07ca      	lsls	r2, r1, #31
 800abd8:	f53f ab81 	bmi.w	800a2de <_svfprintf_r+0x912>
 800abdc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800abde:	6037      	str	r7, [r6, #0]
 800abe0:	3401      	adds	r4, #1
 800abe2:	1c55      	adds	r5, r2, #1
 800abe4:	2001      	movs	r0, #1
 800abe6:	f7ff bba1 	b.w	800a32c <_svfprintf_r+0x960>
 800abea:	980c      	ldr	r0, [sp, #48]	; 0x30
 800abec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abee:	aa25      	add	r2, sp, #148	; 0x94
 800abf0:	f005 fc04 	bl	80103fc <__ssprint_r>
 800abf4:	2800      	cmp	r0, #0
 800abf6:	f47f a8a8 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800abfa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800abfc:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800abfe:	ae32      	add	r6, sp, #200	; 0xc8
 800ac00:	f7ff bb79 	b.w	800a2f6 <_svfprintf_r+0x92a>
 800ac04:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac06:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ac08:	aa25      	add	r2, sp, #148	; 0x94
 800ac0a:	f005 fbf7 	bl	80103fc <__ssprint_r>
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f47f a89b 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800ac14:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ac16:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800ac18:	ae32      	add	r6, sp, #200	; 0xc8
 800ac1a:	f7ff bb78 	b.w	800a30e <_svfprintf_r+0x942>
 800ac1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac20:	af32      	add	r7, sp, #200	; 0xc8
 800ac22:	910e      	str	r1, [sp, #56]	; 0x38
 800ac24:	f7fe bff6 	b.w	8009c14 <_svfprintf_r+0x248>
 800ac28:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac2a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ac2c:	aa25      	add	r2, sp, #148	; 0x94
 800ac2e:	f005 fbe5 	bl	80103fc <__ssprint_r>
 800ac32:	2800      	cmp	r0, #0
 800ac34:	f47f a889 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800ac38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ac3a:	ae32      	add	r6, sp, #200	; 0xc8
 800ac3c:	f7ff ba53 	b.w	800a0e6 <_svfprintf_r+0x71a>
 800ac40:	f005 fb5c 	bl	80102fc <__fpclassifyd>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	f040 80f1 	bne.w	800ae2c <_svfprintf_r+0x1460>
 800ac4a:	2703      	movs	r7, #3
 800ac4c:	4a73      	ldr	r2, [pc, #460]	; (800ae1c <_svfprintf_r+0x1450>)
 800ac4e:	970b      	str	r7, [sp, #44]	; 0x2c
 800ac50:	4f73      	ldr	r7, [pc, #460]	; (800ae20 <_svfprintf_r+0x1454>)
 800ac52:	9012      	str	r0, [sp, #72]	; 0x48
 800ac54:	9808      	ldr	r0, [sp, #32]
 800ac56:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800ac5a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ac5e:	bfd8      	it	le
 800ac60:	4617      	movle	r7, r2
 800ac62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac64:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800ac68:	2103      	movs	r1, #3
 800ac6a:	9408      	str	r4, [sp, #32]
 800ac6c:	910e      	str	r1, [sp, #56]	; 0x38
 800ac6e:	9214      	str	r2, [sp, #80]	; 0x50
 800ac70:	f7fe bfdb 	b.w	8009c2a <_svfprintf_r+0x25e>
 800ac74:	9b08      	ldr	r3, [sp, #32]
 800ac76:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800ac7a:	f000 81bb 	beq.w	800aff4 <_svfprintf_r+0x1628>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ac82:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ac84:	1d01      	adds	r1, r0, #4
 800ac86:	882c      	ldrh	r4, [r5, #0]
 800ac88:	9110      	str	r1, [sp, #64]	; 0x40
 800ac8a:	2500      	movs	r5, #0
 800ac8c:	f7fe bf89 	b.w	8009ba2 <_svfprintf_r+0x1d6>
 800ac90:	9808      	ldr	r0, [sp, #32]
 800ac92:	0640      	lsls	r0, r0, #25
 800ac94:	f140 81a5 	bpl.w	800afe2 <_svfprintf_r+0x1616>
 800ac98:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ac9a:	1d08      	adds	r0, r1, #4
 800ac9c:	880c      	ldrh	r4, [r1, #0]
 800ac9e:	9010      	str	r0, [sp, #64]	; 0x40
 800aca0:	2301      	movs	r3, #1
 800aca2:	2500      	movs	r5, #0
 800aca4:	f7fe bf7d 	b.w	8009ba2 <_svfprintf_r+0x1d6>
 800aca8:	f89a 8000 	ldrb.w	r8, [sl]
 800acac:	f7fe bef0 	b.w	8009a90 <_svfprintf_r+0xc4>
 800acb0:	9b08      	ldr	r3, [sp, #32]
 800acb2:	06da      	lsls	r2, r3, #27
 800acb4:	f140 81a6 	bpl.w	800b004 <_svfprintf_r+0x1638>
 800acb8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800acba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800acbc:	6813      	ldr	r3, [r2, #0]
 800acbe:	1d14      	adds	r4, r2, #4
 800acc0:	9410      	str	r4, [sp, #64]	; 0x40
 800acc2:	6018      	str	r0, [r3, #0]
 800acc4:	f7fe bead 	b.w	8009a22 <_svfprintf_r+0x56>
 800acc8:	4856      	ldr	r0, [pc, #344]	; (800ae24 <_svfprintf_r+0x1458>)
 800acca:	9926      	ldr	r1, [sp, #152]	; 0x98
 800accc:	900e      	str	r0, [sp, #56]	; 0x38
 800acce:	1c4b      	adds	r3, r1, #1
 800acd0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800acd2:	1964      	adds	r4, r4, r5
 800acd4:	2b07      	cmp	r3, #7
 800acd6:	e886 0021 	stmia.w	r6, {r0, r5}
 800acda:	9427      	str	r4, [sp, #156]	; 0x9c
 800acdc:	9326      	str	r3, [sp, #152]	; 0x98
 800acde:	f73f aec1 	bgt.w	800aa64 <_svfprintf_r+0x1098>
 800ace2:	3608      	adds	r6, #8
 800ace4:	e6c8      	b.n	800aa78 <_svfprintf_r+0x10ac>
 800ace6:	4604      	mov	r4, r0
 800ace8:	e660      	b.n	800a9ac <_svfprintf_r+0xfe0>
 800acea:	4b4e      	ldr	r3, [pc, #312]	; (800ae24 <_svfprintf_r+0x1458>)
 800acec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800acee:	9309      	str	r3, [sp, #36]	; 0x24
 800acf0:	f7ff ba63 	b.w	800a1ba <_svfprintf_r+0x7ee>
 800acf4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800acf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800acf8:	aa25      	add	r2, sp, #148	; 0x94
 800acfa:	f005 fb7f 	bl	80103fc <__ssprint_r>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	f47f a823 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800ad04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ad06:	ae32      	add	r6, sp, #200	; 0xc8
 800ad08:	f7ff bba8 	b.w	800a45c <_svfprintf_r+0xa90>
 800ad0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ad0e:	4b46      	ldr	r3, [pc, #280]	; (800ae28 <_svfprintf_r+0x145c>)
 800ad10:	1c50      	adds	r0, r2, #1
 800ad12:	3401      	adds	r4, #1
 800ad14:	2101      	movs	r1, #1
 800ad16:	2807      	cmp	r0, #7
 800ad18:	6033      	str	r3, [r6, #0]
 800ad1a:	6071      	str	r1, [r6, #4]
 800ad1c:	9427      	str	r4, [sp, #156]	; 0x9c
 800ad1e:	9026      	str	r0, [sp, #152]	; 0x98
 800ad20:	f300 8144 	bgt.w	800afac <_svfprintf_r+0x15e0>
 800ad24:	3608      	adds	r6, #8
 800ad26:	b92d      	cbnz	r5, 800ad34 <_svfprintf_r+0x1368>
 800ad28:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ad2a:	b91a      	cbnz	r2, 800ad34 <_svfprintf_r+0x1368>
 800ad2c:	9808      	ldr	r0, [sp, #32]
 800ad2e:	07c0      	lsls	r0, r0, #31
 800ad30:	f57f aa5f 	bpl.w	800a1f2 <_svfprintf_r+0x826>
 800ad34:	9826      	ldr	r0, [sp, #152]	; 0x98
 800ad36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ad38:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ad3a:	6033      	str	r3, [r6, #0]
 800ad3c:	1862      	adds	r2, r4, r1
 800ad3e:	1c43      	adds	r3, r0, #1
 800ad40:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ad42:	2b07      	cmp	r3, #7
 800ad44:	6071      	str	r1, [r6, #4]
 800ad46:	9227      	str	r2, [sp, #156]	; 0x9c
 800ad48:	9326      	str	r3, [sp, #152]	; 0x98
 800ad4a:	f300 82bc 	bgt.w	800b2c6 <_svfprintf_r+0x18fa>
 800ad4e:	3608      	adds	r6, #8
 800ad50:	426d      	negs	r5, r5
 800ad52:	2d00      	cmp	r5, #0
 800ad54:	f340 817d 	ble.w	800b052 <_svfprintf_r+0x1686>
 800ad58:	2d10      	cmp	r5, #16
 800ad5a:	f340 81f2 	ble.w	800b142 <_svfprintf_r+0x1776>
 800ad5e:	2410      	movs	r4, #16
 800ad60:	3301      	adds	r3, #1
 800ad62:	f1a5 0c11 	sub.w	ip, r5, #17
 800ad66:	1912      	adds	r2, r2, r4
 800ad68:	2b07      	cmp	r3, #7
 800ad6a:	f8c6 9000 	str.w	r9, [r6]
 800ad6e:	6074      	str	r4, [r6, #4]
 800ad70:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800ae24 <_svfprintf_r+0x1458>
 800ad74:	9227      	str	r2, [sp, #156]	; 0x9c
 800ad76:	9326      	str	r3, [sp, #152]	; 0x98
 800ad78:	f3cc 1800 	ubfx	r8, ip, #4, #1
 800ad7c:	f300 8319 	bgt.w	800b3b2 <_svfprintf_r+0x19e6>
 800ad80:	3608      	adds	r6, #8
 800ad82:	3d10      	subs	r5, #16
 800ad84:	2d10      	cmp	r5, #16
 800ad86:	f340 81de 	ble.w	800b146 <_svfprintf_r+0x177a>
 800ad8a:	f1b8 0f00 	cmp.w	r8, #0
 800ad8e:	d00e      	beq.n	800adae <_svfprintf_r+0x13e2>
 800ad90:	3301      	adds	r3, #1
 800ad92:	3210      	adds	r2, #16
 800ad94:	2b07      	cmp	r3, #7
 800ad96:	f8c6 9000 	str.w	r9, [r6]
 800ad9a:	6074      	str	r4, [r6, #4]
 800ad9c:	9227      	str	r2, [sp, #156]	; 0x9c
 800ad9e:	9326      	str	r3, [sp, #152]	; 0x98
 800ada0:	f300 8313 	bgt.w	800b3ca <_svfprintf_r+0x19fe>
 800ada4:	3608      	adds	r6, #8
 800ada6:	3d10      	subs	r5, #16
 800ada8:	2d10      	cmp	r5, #16
 800adaa:	f340 81cc 	ble.w	800b146 <_svfprintf_r+0x177a>
 800adae:	4630      	mov	r0, r6
 800adb0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800adb4:	462e      	mov	r6, r5
 800adb6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800adb8:	e010      	b.n	800addc <_svfprintf_r+0x1410>
 800adba:	3008      	adds	r0, #8
 800adbc:	3301      	adds	r3, #1
 800adbe:	3210      	adds	r2, #16
 800adc0:	3e10      	subs	r6, #16
 800adc2:	2b07      	cmp	r3, #7
 800adc4:	f8c0 9000 	str.w	r9, [r0]
 800adc8:	6044      	str	r4, [r0, #4]
 800adca:	9227      	str	r2, [sp, #156]	; 0x9c
 800adcc:	9326      	str	r3, [sp, #152]	; 0x98
 800adce:	f300 80fc 	bgt.w	800afca <_svfprintf_r+0x15fe>
 800add2:	3008      	adds	r0, #8
 800add4:	3e10      	subs	r6, #16
 800add6:	2e10      	cmp	r6, #16
 800add8:	f340 829d 	ble.w	800b316 <_svfprintf_r+0x194a>
 800addc:	3301      	adds	r3, #1
 800adde:	3210      	adds	r2, #16
 800ade0:	2b07      	cmp	r3, #7
 800ade2:	f8c0 9000 	str.w	r9, [r0]
 800ade6:	6044      	str	r4, [r0, #4]
 800ade8:	9227      	str	r2, [sp, #156]	; 0x9c
 800adea:	9326      	str	r3, [sp, #152]	; 0x98
 800adec:	dde5      	ble.n	800adba <_svfprintf_r+0x13ee>
 800adee:	4640      	mov	r0, r8
 800adf0:	4629      	mov	r1, r5
 800adf2:	aa25      	add	r2, sp, #148	; 0x94
 800adf4:	f005 fb02 	bl	80103fc <__ssprint_r>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	f47e afa6 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800adfe:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ae00:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae02:	a832      	add	r0, sp, #200	; 0xc8
 800ae04:	e7da      	b.n	800adbc <_svfprintf_r+0x13f0>
 800ae06:	9a08      	ldr	r2, [sp, #32]
 800ae08:	f893 8001 	ldrb.w	r8, [r3, #1]
 800ae0c:	f042 0220 	orr.w	r2, r2, #32
 800ae10:	f10a 0a01 	add.w	sl, sl, #1
 800ae14:	9208      	str	r2, [sp, #32]
 800ae16:	f7fe be3b 	b.w	8009a90 <_svfprintf_r+0xc4>
 800ae1a:	bf00      	nop
 800ae1c:	08013a3c 	.word	0x08013a3c
 800ae20:	08013a40 	.word	0x08013a40
 800ae24:	08013a78 	.word	0x08013a78
 800ae28:	08013a74 	.word	0x08013a74
 800ae2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ae2e:	1c6b      	adds	r3, r5, #1
 800ae30:	f000 80c8 	beq.w	800afc4 <_svfprintf_r+0x15f8>
 800ae34:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800ae38:	f000 8257 	beq.w	800b2ea <_svfprintf_r+0x191e>
 800ae3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ae40:	f000 8253 	beq.w	800b2ea <_svfprintf_r+0x191e>
 800ae44:	9b08      	ldr	r3, [sp, #32]
 800ae46:	2c00      	cmp	r4, #0
 800ae48:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 800ae4c:	951a      	str	r5, [sp, #104]	; 0x68
 800ae4e:	f2c0 8259 	blt.w	800b304 <_svfprintf_r+0x1938>
 800ae52:	2000      	movs	r0, #0
 800ae54:	9012      	str	r0, [sp, #72]	; 0x48
 800ae56:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800ae5a:	f000 8208 	beq.w	800b26e <_svfprintf_r+0x18a2>
 800ae5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ae62:	f000 8204 	beq.w	800b26e <_svfprintf_r+0x18a2>
 800ae66:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800ae6a:	f000 8250 	beq.w	800b30e <_svfprintf_r+0x1942>
 800ae6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ae72:	f000 824c 	beq.w	800b30e <_svfprintf_r+0x1942>
 800ae76:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800ae7a:	2102      	movs	r1, #2
 800ae7c:	e88d 1002 	stmia.w	sp, {r1, ip}
 800ae80:	a81f      	add	r0, sp, #124	; 0x7c
 800ae82:	a920      	add	r1, sp, #128	; 0x80
 800ae84:	ad1e      	add	r5, sp, #120	; 0x78
 800ae86:	9003      	str	r0, [sp, #12]
 800ae88:	465a      	mov	r2, fp
 800ae8a:	4623      	mov	r3, r4
 800ae8c:	9502      	str	r5, [sp, #8]
 800ae8e:	9104      	str	r1, [sp, #16]
 800ae90:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ae92:	f8cd c018 	str.w	ip, [sp, #24]
 800ae96:	f002 fb8f 	bl	800d5b8 <_dtoa_r>
 800ae9a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800ae9e:	4607      	mov	r7, r0
 800aea0:	f8dd c018 	ldr.w	ip, [sp, #24]
 800aea4:	d002      	beq.n	800aeac <_svfprintf_r+0x14e0>
 800aea6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aeaa:	d103      	bne.n	800aeb4 <_svfprintf_r+0x14e8>
 800aeac:	9a08      	ldr	r2, [sp, #32]
 800aeae:	07d0      	lsls	r0, r2, #31
 800aeb0:	f140 8297 	bpl.w	800b3e2 <_svfprintf_r+0x1a16>
 800aeb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aeb8:	eb07 050c 	add.w	r5, r7, ip
 800aebc:	f000 81ea 	beq.w	800b294 <_svfprintf_r+0x18c8>
 800aec0:	4658      	mov	r0, fp
 800aec2:	4621      	mov	r1, r4
 800aec4:	2200      	movs	r2, #0
 800aec6:	2300      	movs	r3, #0
 800aec8:	f008 f9a8 	bl	801321c <__aeabi_dcmpeq>
 800aecc:	b9e8      	cbnz	r0, 800af0a <_svfprintf_r+0x153e>
 800aece:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800aed0:	42a5      	cmp	r5, r4
 800aed2:	f240 82e7 	bls.w	800b4a4 <_svfprintf_r+0x1ad8>
 800aed6:	4623      	mov	r3, r4
 800aed8:	2130      	movs	r1, #48	; 0x30
 800aeda:	f803 1b01 	strb.w	r1, [r3], #1
 800aede:	43e2      	mvns	r2, r4
 800aee0:	18a8      	adds	r0, r5, r2
 800aee2:	42ab      	cmp	r3, r5
 800aee4:	9320      	str	r3, [sp, #128]	; 0x80
 800aee6:	f000 0201 	and.w	r2, r0, #1
 800aeea:	d00d      	beq.n	800af08 <_svfprintf_r+0x153c>
 800aeec:	b122      	cbz	r2, 800aef8 <_svfprintf_r+0x152c>
 800aeee:	3301      	adds	r3, #1
 800aef0:	42ab      	cmp	r3, r5
 800aef2:	7061      	strb	r1, [r4, #1]
 800aef4:	9320      	str	r3, [sp, #128]	; 0x80
 800aef6:	d007      	beq.n	800af08 <_svfprintf_r+0x153c>
 800aef8:	461c      	mov	r4, r3
 800aefa:	f804 1b01 	strb.w	r1, [r4], #1
 800aefe:	7059      	strb	r1, [r3, #1]
 800af00:	1c63      	adds	r3, r4, #1
 800af02:	42ab      	cmp	r3, r5
 800af04:	9320      	str	r3, [sp, #128]	; 0x80
 800af06:	d1f7      	bne.n	800aef8 <_svfprintf_r+0x152c>
 800af08:	461d      	mov	r5, r3
 800af0a:	1bed      	subs	r5, r5, r7
 800af0c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800af10:	9511      	str	r5, [sp, #68]	; 0x44
 800af12:	f000 815d 	beq.w	800b1d0 <_svfprintf_r+0x1804>
 800af16:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af1a:	f000 8159 	beq.w	800b1d0 <_svfprintf_r+0x1804>
 800af1e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800af22:	f040 82ba 	bne.w	800b49a <_svfprintf_r+0x1ace>
 800af26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800af28:	2a00      	cmp	r2, #0
 800af2a:	f340 828d 	ble.w	800b448 <_svfprintf_r+0x1a7c>
 800af2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af30:	2b00      	cmp	r3, #0
 800af32:	f040 8258 	bne.w	800b3e6 <_svfprintf_r+0x1a1a>
 800af36:	9c08      	ldr	r4, [sp, #32]
 800af38:	07e3      	lsls	r3, r4, #31
 800af3a:	f100 8254 	bmi.w	800b3e6 <_svfprintf_r+0x1a1a>
 800af3e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800af42:	910b      	str	r1, [sp, #44]	; 0x2c
 800af44:	920e      	str	r2, [sp, #56]	; 0x38
 800af46:	9214      	str	r2, [sp, #80]	; 0x50
 800af48:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800af4a:	2c00      	cmp	r4, #0
 800af4c:	f000 813a 	beq.w	800b1c4 <_svfprintf_r+0x17f8>
 800af50:	981a      	ldr	r0, [sp, #104]	; 0x68
 800af52:	212d      	movs	r1, #45	; 0x2d
 800af54:	2400      	movs	r4, #0
 800af56:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800af5a:	9008      	str	r0, [sp, #32]
 800af5c:	9412      	str	r4, [sp, #72]	; 0x48
 800af5e:	f7fe be65 	b.w	8009c2c <_svfprintf_r+0x260>
 800af62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af64:	9510      	str	r5, [sp, #64]	; 0x40
 800af66:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800af6a:	920b      	str	r2, [sp, #44]	; 0x2c
 800af6c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800af70:	9414      	str	r4, [sp, #80]	; 0x50
 800af72:	f7fe be5a 	b.w	8009c2a <_svfprintf_r+0x25e>
 800af76:	980c      	ldr	r0, [sp, #48]	; 0x30
 800af78:	990a      	ldr	r1, [sp, #40]	; 0x28
 800af7a:	aa25      	add	r2, sp, #148	; 0x94
 800af7c:	f005 fa3e 	bl	80103fc <__ssprint_r>
 800af80:	2800      	cmp	r0, #0
 800af82:	f47e aee2 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800af86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800af88:	ae32      	add	r6, sp, #200	; 0xc8
 800af8a:	f7ff ba7c 	b.w	800a486 <_svfprintf_r+0xaba>
 800af8e:	2140      	movs	r1, #64	; 0x40
 800af90:	980c      	ldr	r0, [sp, #48]	; 0x30
 800af92:	f7fd fc49 	bl	8008828 <_malloc_r>
 800af96:	990a      	ldr	r1, [sp, #40]	; 0x28
 800af98:	6008      	str	r0, [r1, #0]
 800af9a:	6108      	str	r0, [r1, #16]
 800af9c:	2800      	cmp	r0, #0
 800af9e:	f000 8275 	beq.w	800b48c <_svfprintf_r+0x1ac0>
 800afa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afa4:	2640      	movs	r6, #64	; 0x40
 800afa6:	6156      	str	r6, [r2, #20]
 800afa8:	f7fe bd2d 	b.w	8009a06 <_svfprintf_r+0x3a>
 800afac:	980c      	ldr	r0, [sp, #48]	; 0x30
 800afae:	990a      	ldr	r1, [sp, #40]	; 0x28
 800afb0:	aa25      	add	r2, sp, #148	; 0x94
 800afb2:	f005 fa23 	bl	80103fc <__ssprint_r>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	f47e aec7 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800afbc:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800afbe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800afc0:	ae32      	add	r6, sp, #200	; 0xc8
 800afc2:	e6b0      	b.n	800ad26 <_svfprintf_r+0x135a>
 800afc4:	2706      	movs	r7, #6
 800afc6:	9709      	str	r7, [sp, #36]	; 0x24
 800afc8:	e73c      	b.n	800ae44 <_svfprintf_r+0x1478>
 800afca:	4640      	mov	r0, r8
 800afcc:	4629      	mov	r1, r5
 800afce:	aa25      	add	r2, sp, #148	; 0x94
 800afd0:	f005 fa14 	bl	80103fc <__ssprint_r>
 800afd4:	2800      	cmp	r0, #0
 800afd6:	f47e aeb8 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800afda:	a832      	add	r0, sp, #200	; 0xc8
 800afdc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800afde:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800afe0:	e6f8      	b.n	800add4 <_svfprintf_r+0x1408>
 800afe2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800afe4:	6817      	ldr	r7, [r2, #0]
 800afe6:	1d13      	adds	r3, r2, #4
 800afe8:	9310      	str	r3, [sp, #64]	; 0x40
 800afea:	463c      	mov	r4, r7
 800afec:	2500      	movs	r5, #0
 800afee:	2301      	movs	r3, #1
 800aff0:	f7fe bdd7 	b.w	8009ba2 <_svfprintf_r+0x1d6>
 800aff4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800aff6:	680a      	ldr	r2, [r1, #0]
 800aff8:	1d0f      	adds	r7, r1, #4
 800affa:	4614      	mov	r4, r2
 800affc:	2500      	movs	r5, #0
 800affe:	9710      	str	r7, [sp, #64]	; 0x40
 800b000:	f7fe bdcf 	b.w	8009ba2 <_svfprintf_r+0x1d6>
 800b004:	9a08      	ldr	r2, [sp, #32]
 800b006:	0653      	lsls	r3, r2, #25
 800b008:	f140 80d4 	bpl.w	800b1b4 <_svfprintf_r+0x17e8>
 800b00c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b00e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b010:	6814      	ldr	r4, [r2, #0]
 800b012:	1d10      	adds	r0, r2, #4
 800b014:	9010      	str	r0, [sp, #64]	; 0x40
 800b016:	8021      	strh	r1, [r4, #0]
 800b018:	f7fe bd03 	b.w	8009a22 <_svfprintf_r+0x56>
 800b01c:	460c      	mov	r4, r1
 800b01e:	f7ff bb07 	b.w	800a630 <_svfprintf_r+0xc64>
 800b022:	f7fe f941 	bl	80092a8 <strlen>
 800b026:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800b02a:	900e      	str	r0, [sp, #56]	; 0x38
 800b02c:	9412      	str	r4, [sp, #72]	; 0x48
 800b02e:	910b      	str	r1, [sp, #44]	; 0x2c
 800b030:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800b034:	9510      	str	r5, [sp, #64]	; 0x40
 800b036:	9414      	str	r4, [sp, #80]	; 0x50
 800b038:	f7fe bdf7 	b.w	8009c2a <_svfprintf_r+0x25e>
 800b03c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b03e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b040:	aa25      	add	r2, sp, #148	; 0x94
 800b042:	f005 f9db 	bl	80103fc <__ssprint_r>
 800b046:	2800      	cmp	r0, #0
 800b048:	f47e ae7f 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b04c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b04e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b050:	ae32      	add	r6, sp, #200	; 0xc8
 800b052:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b054:	6037      	str	r7, [r6, #0]
 800b056:	1854      	adds	r4, r2, r1
 800b058:	1c5a      	adds	r2, r3, #1
 800b05a:	2a07      	cmp	r2, #7
 800b05c:	6071      	str	r1, [r6, #4]
 800b05e:	9427      	str	r4, [sp, #156]	; 0x9c
 800b060:	9226      	str	r2, [sp, #152]	; 0x98
 800b062:	f77f a8c5 	ble.w	800a1f0 <_svfprintf_r+0x824>
 800b066:	f7ff b973 	b.w	800a350 <_svfprintf_r+0x984>
 800b06a:	48a3      	ldr	r0, [pc, #652]	; (800b2f8 <_svfprintf_r+0x192c>)
 800b06c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b06e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b070:	901a      	str	r0, [sp, #104]	; 0x68
 800b072:	f7ff b807 	b.w	800a084 <_svfprintf_r+0x6b8>
 800b076:	4604      	mov	r4, r0
 800b078:	e629      	b.n	800acce <_svfprintf_r+0x1302>
 800b07a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b07c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b07e:	aa25      	add	r2, sp, #148	; 0x94
 800b080:	f005 f9bc 	bl	80103fc <__ssprint_r>
 800b084:	2800      	cmp	r0, #0
 800b086:	f47e ae60 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b08a:	ae32      	add	r6, sp, #200	; 0xc8
 800b08c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b08e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800b090:	e43a      	b.n	800a908 <_svfprintf_r+0xf3c>
 800b092:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b094:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b096:	aa25      	add	r2, sp, #148	; 0x94
 800b098:	f005 f9b0 	bl	80103fc <__ssprint_r>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	f47e ae54 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b0a2:	ae32      	add	r6, sp, #200	; 0xc8
 800b0a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b0a6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800b0a8:	e441      	b.n	800a92e <_svfprintf_r+0xf62>
 800b0aa:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0ae:	aa25      	add	r2, sp, #148	; 0x94
 800b0b0:	f005 f9a4 	bl	80103fc <__ssprint_r>
 800b0b4:	2800      	cmp	r0, #0
 800b0b6:	f47e ae48 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b0ba:	ae32      	add	r6, sp, #200	; 0xc8
 800b0bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b0be:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b0c0:	f7ff bba3 	b.w	800a80a <_svfprintf_r+0xe3e>
 800b0c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0c8:	aa25      	add	r2, sp, #148	; 0x94
 800b0ca:	f005 f997 	bl	80103fc <__ssprint_r>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	f47e ae3b 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b0d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b0d6:	ae32      	add	r6, sp, #200	; 0xc8
 800b0d8:	f7ff bb78 	b.w	800a7cc <_svfprintf_r+0xe00>
 800b0dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0e0:	aa25      	add	r2, sp, #148	; 0x94
 800b0e2:	f005 f98b 	bl	80103fc <__ssprint_r>
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	f47e ae2f 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b0ec:	ae32      	add	r6, sp, #200	; 0xc8
 800b0ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b0f0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b0f2:	f7ff b9e4 	b.w	800a4be <_svfprintf_r+0xaf2>
 800b0f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0fa:	aa25      	add	r2, sp, #148	; 0x94
 800b0fc:	f005 f97e 	bl	80103fc <__ssprint_r>
 800b100:	2800      	cmp	r0, #0
 800b102:	f47e ae22 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b106:	ae32      	add	r6, sp, #200	; 0xc8
 800b108:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b10a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b10c:	f7ff b9e9 	b.w	800a4e2 <_svfprintf_r+0xb16>
 800b110:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b112:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b114:	aa25      	add	r2, sp, #148	; 0x94
 800b116:	f005 f971 	bl	80103fc <__ssprint_r>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	f47e ae15 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b120:	ae32      	add	r6, sp, #200	; 0xc8
 800b122:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b124:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b126:	f7ff bb83 	b.w	800a830 <_svfprintf_r+0xe64>
 800b12a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b12c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b12e:	aa25      	add	r2, sp, #148	; 0x94
 800b130:	f005 f964 	bl	80103fc <__ssprint_r>
 800b134:	2800      	cmp	r0, #0
 800b136:	f47e ae08 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b13a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b13c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b13e:	ae32      	add	r6, sp, #200	; 0xc8
 800b140:	e4a3      	b.n	800aa8a <_svfprintf_r+0x10be>
 800b142:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 800b300 <_svfprintf_r+0x1934>
 800b146:	3301      	adds	r3, #1
 800b148:	1952      	adds	r2, r2, r5
 800b14a:	2b07      	cmp	r3, #7
 800b14c:	f8c6 b000 	str.w	fp, [r6]
 800b150:	6075      	str	r5, [r6, #4]
 800b152:	9227      	str	r2, [sp, #156]	; 0x9c
 800b154:	9326      	str	r3, [sp, #152]	; 0x98
 800b156:	f73f af71 	bgt.w	800b03c <_svfprintf_r+0x1670>
 800b15a:	3608      	adds	r6, #8
 800b15c:	e779      	b.n	800b052 <_svfprintf_r+0x1686>
 800b15e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b160:	9510      	str	r5, [sp, #64]	; 0x40
 800b162:	2f06      	cmp	r7, #6
 800b164:	bf28      	it	cs
 800b166:	2706      	movcs	r7, #6
 800b168:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 800b16c:	970e      	str	r7, [sp, #56]	; 0x38
 800b16e:	940b      	str	r4, [sp, #44]	; 0x2c
 800b170:	4f62      	ldr	r7, [pc, #392]	; (800b2fc <_svfprintf_r+0x1930>)
 800b172:	f7fe bed9 	b.w	8009f28 <_svfprintf_r+0x55c>
 800b176:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b178:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b17a:	aa25      	add	r2, sp, #148	; 0x94
 800b17c:	f005 f93e 	bl	80103fc <__ssprint_r>
 800b180:	2800      	cmp	r0, #0
 800b182:	f47e ade2 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b186:	ae32      	add	r6, sp, #200	; 0xc8
 800b188:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b18a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b18c:	e4ad      	b.n	800aaea <_svfprintf_r+0x111e>
 800b18e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b190:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b192:	aa25      	add	r2, sp, #148	; 0x94
 800b194:	f005 f932 	bl	80103fc <__ssprint_r>
 800b198:	2800      	cmp	r0, #0
 800b19a:	f47e add6 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b19e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b1a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b1a4:	1b99      	subs	r1, r3, r6
 800b1a6:	ae32      	add	r6, sp, #200	; 0xc8
 800b1a8:	e483      	b.n	800aab2 <_svfprintf_r+0x10e6>
 800b1aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b1ac:	f8df 8148 	ldr.w	r8, [pc, #328]	; 800b2f8 <_svfprintf_r+0x192c>
 800b1b0:	f7ff b8fc 	b.w	800a3ac <_svfprintf_r+0x9e0>
 800b1b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b1b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1b8:	6801      	ldr	r1, [r0, #0]
 800b1ba:	1d04      	adds	r4, r0, #4
 800b1bc:	9410      	str	r4, [sp, #64]	; 0x40
 800b1be:	600b      	str	r3, [r1, #0]
 800b1c0:	f7fe bc2f 	b.w	8009a22 <_svfprintf_r+0x56>
 800b1c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b1c6:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800b1ca:	9208      	str	r2, [sp, #32]
 800b1cc:	f7fe bd2d 	b.w	8009c2a <_svfprintf_r+0x25e>
 800b1d0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b1d2:	1cd1      	adds	r1, r2, #3
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	db02      	blt.n	800b1de <_svfprintf_r+0x1812>
 800b1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	da28      	bge.n	800b230 <_svfprintf_r+0x1864>
 800b1de:	f1a8 0802 	sub.w	r8, r8, #2
 800b1e2:	1e43      	subs	r3, r0, #1
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	931e      	str	r3, [sp, #120]	; 0x78
 800b1e8:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 800b1ec:	f2c0 811c 	blt.w	800b428 <_svfprintf_r+0x1a5c>
 800b1f0:	222b      	movs	r2, #43	; 0x2b
 800b1f2:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800b1f6:	2b09      	cmp	r3, #9
 800b1f8:	f300 809e 	bgt.w	800b338 <_svfprintf_r+0x196c>
 800b1fc:	3330      	adds	r3, #48	; 0x30
 800b1fe:	2130      	movs	r1, #48	; 0x30
 800b200:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 800b204:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800b208:	ac22      	add	r4, sp, #136	; 0x88
 800b20a:	aa21      	add	r2, sp, #132	; 0x84
 800b20c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800b20e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b210:	1aa1      	subs	r1, r4, r2
 800b212:	1844      	adds	r4, r0, r1
 800b214:	2b01      	cmp	r3, #1
 800b216:	9119      	str	r1, [sp, #100]	; 0x64
 800b218:	940e      	str	r4, [sp, #56]	; 0x38
 800b21a:	f340 810a 	ble.w	800b432 <_svfprintf_r+0x1a66>
 800b21e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b220:	1c5a      	adds	r2, r3, #1
 800b222:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800b226:	2000      	movs	r0, #0
 800b228:	920e      	str	r2, [sp, #56]	; 0x38
 800b22a:	910b      	str	r1, [sp, #44]	; 0x2c
 800b22c:	9014      	str	r0, [sp, #80]	; 0x50
 800b22e:	e68b      	b.n	800af48 <_svfprintf_r+0x157c>
 800b230:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800b232:	42a2      	cmp	r2, r4
 800b234:	db72      	blt.n	800b31c <_svfprintf_r+0x1950>
 800b236:	9c08      	ldr	r4, [sp, #32]
 800b238:	07e0      	lsls	r0, r4, #31
 800b23a:	f100 80ed 	bmi.w	800b418 <_svfprintf_r+0x1a4c>
 800b23e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800b242:	910b      	str	r1, [sp, #44]	; 0x2c
 800b244:	920e      	str	r2, [sp, #56]	; 0x38
 800b246:	f04f 0867 	mov.w	r8, #103	; 0x67
 800b24a:	e67c      	b.n	800af46 <_svfprintf_r+0x157a>
 800b24c:	232d      	movs	r3, #45	; 0x2d
 800b24e:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 800b252:	f7fe bdc6 	b.w	8009de2 <_svfprintf_r+0x416>
 800b256:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b258:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b25a:	aa25      	add	r2, sp, #148	; 0x94
 800b25c:	f005 f8ce 	bl	80103fc <__ssprint_r>
 800b260:	2800      	cmp	r0, #0
 800b262:	f47e ad72 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b266:	ae32      	add	r6, sp, #200	; 0xc8
 800b268:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b26a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b26c:	e44f      	b.n	800ab0e <_svfprintf_r+0x1142>
 800b26e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b270:	2703      	movs	r7, #3
 800b272:	9700      	str	r7, [sp, #0]
 800b274:	a81e      	add	r0, sp, #120	; 0x78
 800b276:	a91f      	add	r1, sp, #124	; 0x7c
 800b278:	af20      	add	r7, sp, #128	; 0x80
 800b27a:	4623      	mov	r3, r4
 800b27c:	9501      	str	r5, [sp, #4]
 800b27e:	9002      	str	r0, [sp, #8]
 800b280:	9704      	str	r7, [sp, #16]
 800b282:	465a      	mov	r2, fp
 800b284:	9103      	str	r1, [sp, #12]
 800b286:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b288:	f002 f996 	bl	800d5b8 <_dtoa_r>
 800b28c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b28e:	4607      	mov	r7, r0
 800b290:	18c5      	adds	r5, r0, r3
 800b292:	469c      	mov	ip, r3
 800b294:	783a      	ldrb	r2, [r7, #0]
 800b296:	2a30      	cmp	r2, #48	; 0x30
 800b298:	f000 80ad 	beq.w	800b3f6 <_svfprintf_r+0x1a2a>
 800b29c:	981e      	ldr	r0, [sp, #120]	; 0x78
 800b29e:	182d      	adds	r5, r5, r0
 800b2a0:	e60e      	b.n	800aec0 <_svfprintf_r+0x14f4>
 800b2a2:	4917      	ldr	r1, [pc, #92]	; (800b300 <_svfprintf_r+0x1934>)
 800b2a4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b2a6:	9109      	str	r1, [sp, #36]	; 0x24
 800b2a8:	f7ff b9b4 	b.w	800a614 <_svfprintf_r+0xc48>
 800b2ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2b0:	9012      	str	r0, [sp, #72]	; 0x48
 800b2b2:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800b2b6:	940b      	str	r4, [sp, #44]	; 0x2c
 800b2b8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800b2bc:	9510      	str	r5, [sp, #64]	; 0x40
 800b2be:	920e      	str	r2, [sp, #56]	; 0x38
 800b2c0:	9014      	str	r0, [sp, #80]	; 0x50
 800b2c2:	f7fe bcb2 	b.w	8009c2a <_svfprintf_r+0x25e>
 800b2c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b2c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b2ca:	aa25      	add	r2, sp, #148	; 0x94
 800b2cc:	f005 f896 	bl	80103fc <__ssprint_r>
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	f47e ad3a 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b2d6:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800b2d8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b2da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b2dc:	ae32      	add	r6, sp, #200	; 0xc8
 800b2de:	e537      	b.n	800ad50 <_svfprintf_r+0x1384>
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	46a2      	mov	sl, r4
 800b2e4:	9209      	str	r2, [sp, #36]	; 0x24
 800b2e6:	f7fe bbd5 	b.w	8009a94 <_svfprintf_r+0xc8>
 800b2ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	bf08      	it	eq
 800b2f0:	2001      	moveq	r0, #1
 800b2f2:	9009      	str	r0, [sp, #36]	; 0x24
 800b2f4:	e5a6      	b.n	800ae44 <_svfprintf_r+0x1478>
 800b2f6:	bf00      	nop
 800b2f8:	08013a88 	.word	0x08013a88
 800b2fc:	08013a6c 	.word	0x08013a6c
 800b300:	08013a78 	.word	0x08013a78
 800b304:	212d      	movs	r1, #45	; 0x2d
 800b306:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800b30a:	9112      	str	r1, [sp, #72]	; 0x48
 800b30c:	e5a3      	b.n	800ae56 <_svfprintf_r+0x148a>
 800b30e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b310:	f107 0c01 	add.w	ip, r7, #1
 800b314:	e5b1      	b.n	800ae7a <_svfprintf_r+0x14ae>
 800b316:	4635      	mov	r5, r6
 800b318:	4606      	mov	r6, r0
 800b31a:	e714      	b.n	800b146 <_svfprintf_r+0x177a>
 800b31c:	2a00      	cmp	r2, #0
 800b31e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b320:	bfd4      	ite	le
 800b322:	f1c2 0002 	rsble	r0, r2, #2
 800b326:	2001      	movgt	r0, #1
 800b328:	1840      	adds	r0, r0, r1
 800b32a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800b32e:	900e      	str	r0, [sp, #56]	; 0x38
 800b330:	930b      	str	r3, [sp, #44]	; 0x2c
 800b332:	f04f 0867 	mov.w	r8, #103	; 0x67
 800b336:	e606      	b.n	800af46 <_svfprintf_r+0x157a>
 800b338:	f246 6467 	movw	r4, #26215	; 0x6667
 800b33c:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 800b340:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800b344:	fb84 2503 	smull	r2, r5, r4, r3
 800b348:	17d8      	asrs	r0, r3, #31
 800b34a:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 800b34e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800b352:	460a      	mov	r2, r1
 800b354:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 800b358:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b35c:	7011      	strb	r1, [r2, #0]
 800b35e:	1e51      	subs	r1, r2, #1
 800b360:	2809      	cmp	r0, #9
 800b362:	4603      	mov	r3, r0
 800b364:	dcee      	bgt.n	800b344 <_svfprintf_r+0x1978>
 800b366:	3330      	adds	r3, #48	; 0x30
 800b368:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 800b36c:	b2d8      	uxtb	r0, r3
 800b36e:	428d      	cmp	r5, r1
 800b370:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b374:	f240 8093 	bls.w	800b49e <_svfprintf_r+0x1ad2>
 800b378:	1aac      	subs	r4, r5, r2
 800b37a:	07e4      	lsls	r4, r4, #31
 800b37c:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 800b380:	4613      	mov	r3, r2
 800b382:	d50d      	bpl.n	800b3a0 <_svfprintf_r+0x19d4>
 800b384:	4613      	mov	r3, r2
 800b386:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800b38a:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 800b38e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b392:	e005      	b.n	800b3a0 <_svfprintf_r+0x19d4>
 800b394:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b398:	7061      	strb	r1, [r4, #1]
 800b39a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b39e:	1c61      	adds	r1, r4, #1
 800b3a0:	1c4c      	adds	r4, r1, #1
 800b3a2:	42ab      	cmp	r3, r5
 800b3a4:	7048      	strb	r0, [r1, #1]
 800b3a6:	d1f5      	bne.n	800b394 <_svfprintf_r+0x19c8>
 800b3a8:	ab42      	add	r3, sp, #264	; 0x108
 800b3aa:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 800b3ae:	3cf6      	subs	r4, #246	; 0xf6
 800b3b0:	e72b      	b.n	800b20a <_svfprintf_r+0x183e>
 800b3b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b3b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3b6:	aa25      	add	r2, sp, #148	; 0x94
 800b3b8:	f005 f820 	bl	80103fc <__ssprint_r>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	f47e acc4 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b3c2:	ae32      	add	r6, sp, #200	; 0xc8
 800b3c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b3c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3c8:	e4db      	b.n	800ad82 <_svfprintf_r+0x13b6>
 800b3ca:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b3cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3ce:	aa25      	add	r2, sp, #148	; 0x94
 800b3d0:	f005 f814 	bl	80103fc <__ssprint_r>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	f47e acb8 	bne.w	8009d4a <_svfprintf_r+0x37e>
 800b3da:	ae32      	add	r6, sp, #200	; 0xc8
 800b3dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800b3de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3e0:	e4e1      	b.n	800ada6 <_svfprintf_r+0x13da>
 800b3e2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b3e4:	e591      	b.n	800af0a <_svfprintf_r+0x153e>
 800b3e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3e8:	1c43      	adds	r3, r0, #1
 800b3ea:	18d4      	adds	r4, r2, r3
 800b3ec:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 800b3f0:	940e      	str	r4, [sp, #56]	; 0x38
 800b3f2:	910b      	str	r1, [sp, #44]	; 0x2c
 800b3f4:	e5a7      	b.n	800af46 <_svfprintf_r+0x157a>
 800b3f6:	4658      	mov	r0, fp
 800b3f8:	4621      	mov	r1, r4
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	f8cd c018 	str.w	ip, [sp, #24]
 800b402:	f007 ff0b 	bl	801321c <__aeabi_dcmpeq>
 800b406:	f8dd c018 	ldr.w	ip, [sp, #24]
 800b40a:	2800      	cmp	r0, #0
 800b40c:	f47f af46 	bne.w	800b29c <_svfprintf_r+0x18d0>
 800b410:	f1cc 0001 	rsb	r0, ip, #1
 800b414:	901e      	str	r0, [sp, #120]	; 0x78
 800b416:	e742      	b.n	800b29e <_svfprintf_r+0x18d2>
 800b418:	1c50      	adds	r0, r2, #1
 800b41a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800b41e:	900e      	str	r0, [sp, #56]	; 0x38
 800b420:	930b      	str	r3, [sp, #44]	; 0x2c
 800b422:	f04f 0867 	mov.w	r8, #103	; 0x67
 800b426:	e58e      	b.n	800af46 <_svfprintf_r+0x157a>
 800b428:	242d      	movs	r4, #45	; 0x2d
 800b42a:	425b      	negs	r3, r3
 800b42c:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 800b430:	e6e1      	b.n	800b1f6 <_svfprintf_r+0x182a>
 800b432:	9a08      	ldr	r2, [sp, #32]
 800b434:	f012 0101 	ands.w	r1, r2, #1
 800b438:	f47f aef1 	bne.w	800b21e <_svfprintf_r+0x1852>
 800b43c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b43e:	9114      	str	r1, [sp, #80]	; 0x50
 800b440:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800b444:	940b      	str	r4, [sp, #44]	; 0x2c
 800b446:	e57f      	b.n	800af48 <_svfprintf_r+0x157c>
 800b448:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b44a:	b9c1      	cbnz	r1, 800b47e <_svfprintf_r+0x1ab2>
 800b44c:	9808      	ldr	r0, [sp, #32]
 800b44e:	07c4      	lsls	r4, r0, #31
 800b450:	d415      	bmi.n	800b47e <_svfprintf_r+0x1ab2>
 800b452:	2301      	movs	r3, #1
 800b454:	930b      	str	r3, [sp, #44]	; 0x2c
 800b456:	930e      	str	r3, [sp, #56]	; 0x38
 800b458:	e575      	b.n	800af46 <_svfprintf_r+0x157a>
 800b45a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b45c:	f89a 8001 	ldrb.w	r8, [sl, #1]
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b464:	9209      	str	r2, [sp, #36]	; 0x24
 800b466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b468:	3304      	adds	r3, #4
 800b46a:	2a00      	cmp	r2, #0
 800b46c:	9310      	str	r3, [sp, #64]	; 0x40
 800b46e:	46a2      	mov	sl, r4
 800b470:	f6be ab0e 	bge.w	8009a90 <_svfprintf_r+0xc4>
 800b474:	f04f 33ff 	mov.w	r3, #4294967295
 800b478:	9309      	str	r3, [sp, #36]	; 0x24
 800b47a:	f7fe bb09 	b.w	8009a90 <_svfprintf_r+0xc4>
 800b47e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b480:	1ca1      	adds	r1, r4, #2
 800b482:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800b486:	910e      	str	r1, [sp, #56]	; 0x38
 800b488:	900b      	str	r0, [sp, #44]	; 0x2c
 800b48a:	e55c      	b.n	800af46 <_svfprintf_r+0x157a>
 800b48c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b48e:	210c      	movs	r1, #12
 800b490:	6011      	str	r1, [r2, #0]
 800b492:	f04f 30ff 	mov.w	r0, #4294967295
 800b496:	f7fe bc62 	b.w	8009d5e <_svfprintf_r+0x392>
 800b49a:	981e      	ldr	r0, [sp, #120]	; 0x78
 800b49c:	e6a1      	b.n	800b1e2 <_svfprintf_r+0x1816>
 800b49e:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 800b4a2:	e6b2      	b.n	800b20a <_svfprintf_r+0x183e>
 800b4a4:	4625      	mov	r5, r4
 800b4a6:	e530      	b.n	800af0a <_svfprintf_r+0x153e>

0800b4a8 <_vfprintf_r>:
 800b4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ac:	b0c5      	sub	sp, #276	; 0x114
 800b4ae:	461d      	mov	r5, r3
 800b4b0:	910a      	str	r1, [sp, #40]	; 0x28
 800b4b2:	4614      	mov	r4, r2
 800b4b4:	900b      	str	r0, [sp, #44]	; 0x2c
 800b4b6:	f003 fd5f 	bl	800ef78 <_localeconv_r>
 800b4ba:	6800      	ldr	r0, [r0, #0]
 800b4bc:	9014      	str	r0, [sp, #80]	; 0x50
 800b4be:	f7fd fef3 	bl	80092a8 <strlen>
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	9016      	str	r0, [sp, #88]	; 0x58
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800b4cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4ce:	9510      	str	r5, [sp, #64]	; 0x40
 800b4d0:	b119      	cbz	r1, 800b4da <_vfprintf_r+0x32>
 800b4d2:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f000 8109 	beq.w	800b6ec <_vfprintf_r+0x244>
 800b4da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4dc:	8993      	ldrh	r3, [r2, #12]
 800b4de:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 800b4e2:	b201      	sxth	r1, r0
 800b4e4:	b939      	cbnz	r1, 800b4f6 <_vfprintf_r+0x4e>
 800b4e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4e8:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800b4ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b4ee:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800b4f2:	8183      	strh	r3, [r0, #12]
 800b4f4:	6641      	str	r1, [r0, #100]	; 0x64
 800b4f6:	f003 0008 	and.w	r0, r3, #8
 800b4fa:	b202      	sxth	r2, r0
 800b4fc:	2a00      	cmp	r2, #0
 800b4fe:	f000 80be 	beq.w	800b67e <_vfprintf_r+0x1d6>
 800b502:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b504:	6908      	ldr	r0, [r1, #16]
 800b506:	2800      	cmp	r0, #0
 800b508:	f000 80b9 	beq.w	800b67e <_vfprintf_r+0x1d6>
 800b50c:	f003 021a 	and.w	r2, r3, #26
 800b510:	2a0a      	cmp	r2, #10
 800b512:	f000 80c0 	beq.w	800b696 <_vfprintf_r+0x1ee>
 800b516:	2100      	movs	r1, #0
 800b518:	ab34      	add	r3, sp, #208	; 0xd0
 800b51a:	f8df 9570 	ldr.w	r9, [pc, #1392]	; 800ba8c <_vfprintf_r+0x5e4>
 800b51e:	9111      	str	r1, [sp, #68]	; 0x44
 800b520:	9308      	str	r3, [sp, #32]
 800b522:	9327      	str	r3, [sp, #156]	; 0x9c
 800b524:	9129      	str	r1, [sp, #164]	; 0xa4
 800b526:	9128      	str	r1, [sp, #160]	; 0xa0
 800b528:	911a      	str	r1, [sp, #104]	; 0x68
 800b52a:	911b      	str	r1, [sp, #108]	; 0x6c
 800b52c:	910e      	str	r1, [sp, #56]	; 0x38
 800b52e:	46a3      	mov	fp, r4
 800b530:	469a      	mov	sl, r3
 800b532:	f89b 4000 	ldrb.w	r4, [fp]
 800b536:	2c00      	cmp	r4, #0
 800b538:	f000 80dc 	beq.w	800b6f4 <_vfprintf_r+0x24c>
 800b53c:	2c25      	cmp	r4, #37	; 0x25
 800b53e:	f000 80d9 	beq.w	800b6f4 <_vfprintf_r+0x24c>
 800b542:	f10b 0501 	add.w	r5, fp, #1
 800b546:	e001      	b.n	800b54c <_vfprintf_r+0xa4>
 800b548:	2a25      	cmp	r2, #37	; 0x25
 800b54a:	d004      	beq.n	800b556 <_vfprintf_r+0xae>
 800b54c:	462c      	mov	r4, r5
 800b54e:	3501      	adds	r5, #1
 800b550:	7822      	ldrb	r2, [r4, #0]
 800b552:	2a00      	cmp	r2, #0
 800b554:	d1f8      	bne.n	800b548 <_vfprintf_r+0xa0>
 800b556:	ebcb 0504 	rsb	r5, fp, r4
 800b55a:	b18d      	cbz	r5, 800b580 <_vfprintf_r+0xd8>
 800b55c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b55e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800b560:	f8ca b000 	str.w	fp, [sl]
 800b564:	1c5a      	adds	r2, r3, #1
 800b566:	1941      	adds	r1, r0, r5
 800b568:	2a07      	cmp	r2, #7
 800b56a:	f8ca 5004 	str.w	r5, [sl, #4]
 800b56e:	9129      	str	r1, [sp, #164]	; 0xa4
 800b570:	9228      	str	r2, [sp, #160]	; 0xa0
 800b572:	f10a 0a08 	add.w	sl, sl, #8
 800b576:	f300 80af 	bgt.w	800b6d8 <_vfprintf_r+0x230>
 800b57a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b57c:	1941      	adds	r1, r0, r5
 800b57e:	910e      	str	r1, [sp, #56]	; 0x38
 800b580:	7823      	ldrb	r3, [r4, #0]
 800b582:	2b00      	cmp	r3, #0
 800b584:	f000 8094 	beq.w	800b6b0 <_vfprintf_r+0x208>
 800b588:	2600      	movs	r6, #0
 800b58a:	f04f 3eff 	mov.w	lr, #4294967295
 800b58e:	f894 8001 	ldrb.w	r8, [r4, #1]
 800b592:	960d      	str	r6, [sp, #52]	; 0x34
 800b594:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 800b598:	9609      	str	r6, [sp, #36]	; 0x24
 800b59a:	f104 0b01 	add.w	fp, r4, #1
 800b59e:	2120      	movs	r1, #32
 800b5a0:	222b      	movs	r2, #43	; 0x2b
 800b5a2:	4676      	mov	r6, lr
 800b5a4:	f10b 0b01 	add.w	fp, fp, #1
 800b5a8:	f1a8 0320 	sub.w	r3, r8, #32
 800b5ac:	2b58      	cmp	r3, #88	; 0x58
 800b5ae:	f200 82db 	bhi.w	800bb68 <_vfprintf_r+0x6c0>
 800b5b2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b5b6:	02eb      	.short	0x02eb
 800b5b8:	02d902d9 	.word	0x02d902d9
 800b5bc:	02d902f5 	.word	0x02d902f5
 800b5c0:	02d902d9 	.word	0x02d902d9
 800b5c4:	02d902d9 	.word	0x02d902d9
 800b5c8:	032202d9 	.word	0x032202d9
 800b5cc:	02d900a1 	.word	0x02d900a1
 800b5d0:	00a6005d 	.word	0x00a6005d
 800b5d4:	00c102d9 	.word	0x00c102d9
 800b5d8:	032e032e 	.word	0x032e032e
 800b5dc:	032e032e 	.word	0x032e032e
 800b5e0:	032e032e 	.word	0x032e032e
 800b5e4:	032e032e 	.word	0x032e032e
 800b5e8:	02d9032e 	.word	0x02d9032e
 800b5ec:	02d902d9 	.word	0x02d902d9
 800b5f0:	02d902d9 	.word	0x02d902d9
 800b5f4:	02d902d9 	.word	0x02d902d9
 800b5f8:	02d902d9 	.word	0x02d902d9
 800b5fc:	018602d9 	.word	0x018602d9
 800b600:	02d900c8 	.word	0x02d900c8
 800b604:	02d900c8 	.word	0x02d900c8
 800b608:	02d902d9 	.word	0x02d902d9
 800b60c:	017f02d9 	.word	0x017f02d9
 800b610:	02d902d9 	.word	0x02d902d9
 800b614:	02d901cb 	.word	0x02d901cb
 800b618:	02d902d9 	.word	0x02d902d9
 800b61c:	02d902d9 	.word	0x02d902d9
 800b620:	02d901e5 	.word	0x02d901e5
 800b624:	01fb02d9 	.word	0x01fb02d9
 800b628:	02d902d9 	.word	0x02d902d9
 800b62c:	02d902d9 	.word	0x02d902d9
 800b630:	02d902d9 	.word	0x02d902d9
 800b634:	02d902d9 	.word	0x02d902d9
 800b638:	02d902d9 	.word	0x02d902d9
 800b63c:	02a802c4 	.word	0x02a802c4
 800b640:	00c800c8 	.word	0x00c800c8
 800b644:	02bd00c8 	.word	0x02bd00c8
 800b648:	02d902a8 	.word	0x02d902a8
 800b64c:	025602d9 	.word	0x025602d9
 800b650:	026d02d9 	.word	0x026d02d9
 800b654:	028f027b 	.word	0x028f027b
 800b658:	02d90220 	.word	0x02d90220
 800b65c:	02d90227 	.word	0x02d90227
 800b660:	02d902fc 	.word	0x02d902fc
 800b664:	030e02d9 	.word	0x030e02d9
 800b668:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b66a:	9310      	str	r3, [sp, #64]	; 0x40
 800b66c:	4240      	negs	r0, r0
 800b66e:	900d      	str	r0, [sp, #52]	; 0x34
 800b670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b672:	f043 0004 	orr.w	r0, r3, #4
 800b676:	9009      	str	r0, [sp, #36]	; 0x24
 800b678:	f89b 8000 	ldrb.w	r8, [fp]
 800b67c:	e792      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800b67e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b680:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b682:	f001 fdbf 	bl	800d204 <__swsetup_r>
 800b686:	bb00      	cbnz	r0, 800b6ca <_vfprintf_r+0x222>
 800b688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b68a:	899b      	ldrh	r3, [r3, #12]
 800b68c:	f003 021a 	and.w	r2, r3, #26
 800b690:	2a0a      	cmp	r2, #10
 800b692:	f47f af40 	bne.w	800b516 <_vfprintf_r+0x6e>
 800b696:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b698:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 800b69c:	2800      	cmp	r0, #0
 800b69e:	f6ff af3a 	blt.w	800b516 <_vfprintf_r+0x6e>
 800b6a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b6a4:	4622      	mov	r2, r4
 800b6a6:	462b      	mov	r3, r5
 800b6a8:	f001 fd62 	bl	800d170 <__sbprintf>
 800b6ac:	900e      	str	r0, [sp, #56]	; 0x38
 800b6ae:	e00f      	b.n	800b6d0 <_vfprintf_r+0x228>
 800b6b0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800b6b2:	b120      	cbz	r0, 800b6be <_vfprintf_r+0x216>
 800b6b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b6b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b6b8:	aa27      	add	r2, sp, #156	; 0x9c
 800b6ba:	f005 fe0f 	bl	80112dc <__sprint_r>
 800b6be:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b6c0:	898a      	ldrh	r2, [r1, #12]
 800b6c2:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b6c6:	b218      	sxth	r0, r3
 800b6c8:	b110      	cbz	r0, 800b6d0 <_vfprintf_r+0x228>
 800b6ca:	f04f 31ff 	mov.w	r1, #4294967295
 800b6ce:	910e      	str	r1, [sp, #56]	; 0x38
 800b6d0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b6d2:	b045      	add	sp, #276	; 0x114
 800b6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b6da:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b6dc:	aa27      	add	r2, sp, #156	; 0x9c
 800b6de:	f005 fdfd 	bl	80112dc <__sprint_r>
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	d1eb      	bne.n	800b6be <_vfprintf_r+0x216>
 800b6e6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800b6ea:	e746      	b.n	800b57a <_vfprintf_r+0xd2>
 800b6ec:	4608      	mov	r0, r1
 800b6ee:	f003 f9a5 	bl	800ea3c <__sinit>
 800b6f2:	e6f2      	b.n	800b4da <_vfprintf_r+0x32>
 800b6f4:	465c      	mov	r4, fp
 800b6f6:	e743      	b.n	800b580 <_vfprintf_r+0xd8>
 800b6f8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800b6fc:	f89b 8000 	ldrb.w	r8, [fp]
 800b700:	e750      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800b702:	4658      	mov	r0, fp
 800b704:	f810 8b01 	ldrb.w	r8, [r0], #1
 800b708:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 800b70c:	f001 84f5 	beq.w	800d0fa <_vfprintf_r+0x1c52>
 800b710:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800b714:	2600      	movs	r6, #0
 800b716:	2b09      	cmp	r3, #9
 800b718:	f201 847d 	bhi.w	800d016 <_vfprintf_r+0x1b6e>
 800b71c:	f810 8b01 	ldrb.w	r8, [r0], #1
 800b720:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800b724:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800b728:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800b72c:	2b09      	cmp	r3, #9
 800b72e:	4683      	mov	fp, r0
 800b730:	d9f4      	bls.n	800b71c <_vfprintf_r+0x274>
 800b732:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800b736:	e737      	b.n	800b5a8 <_vfprintf_r+0x100>
 800b738:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b73a:	f040 0380 	orr.w	r3, r0, #128	; 0x80
 800b73e:	9309      	str	r3, [sp, #36]	; 0x24
 800b740:	f89b 8000 	ldrb.w	r8, [fp]
 800b744:	e72e      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800b746:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b748:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b74c:	1dea      	adds	r2, r5, #7
 800b74e:	f022 0407 	bic.w	r4, r2, #7
 800b752:	f104 0108 	add.w	r1, r4, #8
 800b756:	9110      	str	r1, [sp, #64]	; 0x40
 800b758:	46b6      	mov	lr, r6
 800b75a:	6826      	ldr	r6, [r4, #0]
 800b75c:	6864      	ldr	r4, [r4, #4]
 800b75e:	f8cd e01c 	str.w	lr, [sp, #28]
 800b762:	4630      	mov	r0, r6
 800b764:	4621      	mov	r1, r4
 800b766:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800b76a:	4621      	mov	r1, r4
 800b76c:	4630      	mov	r0, r6
 800b76e:	f004 fdc5 	bl	80102fc <__fpclassifyd>
 800b772:	2801      	cmp	r0, #1
 800b774:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800b778:	4630      	mov	r0, r6
 800b77a:	4621      	mov	r1, r4
 800b77c:	f041 80ac 	bne.w	800c8d8 <_vfprintf_r+0x1430>
 800b780:	2200      	movs	r2, #0
 800b782:	2300      	movs	r3, #0
 800b784:	f007 fd54 	bl	8013230 <__aeabi_dcmplt>
 800b788:	2800      	cmp	r0, #0
 800b78a:	f041 8382 	bne.w	800ce92 <_vfprintf_r+0x19ea>
 800b78e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800b792:	4cba      	ldr	r4, [pc, #744]	; (800ba7c <_vfprintf_r+0x5d4>)
 800b794:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b796:	4eba      	ldr	r6, [pc, #744]	; (800ba80 <_vfprintf_r+0x5d8>)
 800b798:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800b79a:	2203      	movs	r2, #3
 800b79c:	2100      	movs	r1, #0
 800b79e:	920c      	str	r2, [sp, #48]	; 0x30
 800b7a0:	9112      	str	r1, [sp, #72]	; 0x48
 800b7a2:	2847      	cmp	r0, #71	; 0x47
 800b7a4:	bfcc      	ite	gt
 800b7a6:	46b0      	movgt	r8, r6
 800b7a8:	46a0      	movle	r8, r4
 800b7aa:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800b7ae:	2103      	movs	r1, #3
 800b7b0:	2400      	movs	r4, #0
 800b7b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b7b4:	910f      	str	r1, [sp, #60]	; 0x3c
 800b7b6:	9415      	str	r4, [sp, #84]	; 0x54
 800b7b8:	b113      	cbz	r3, 800b7c0 <_vfprintf_r+0x318>
 800b7ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b7bc:	1c44      	adds	r4, r0, #1
 800b7be:	940c      	str	r4, [sp, #48]	; 0x30
 800b7c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7c2:	f011 0502 	ands.w	r5, r1, #2
 800b7c6:	d002      	beq.n	800b7ce <_vfprintf_r+0x326>
 800b7c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7ca:	1c90      	adds	r0, r2, #2
 800b7cc:	900c      	str	r0, [sp, #48]	; 0x30
 800b7ce:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b7d0:	f014 0684 	ands.w	r6, r4, #132	; 0x84
 800b7d4:	f040 82d2 	bne.w	800bd7c <_vfprintf_r+0x8d4>
 800b7d8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b7da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7dc:	1aff      	subs	r7, r7, r3
 800b7de:	2f00      	cmp	r7, #0
 800b7e0:	f340 82cc 	ble.w	800bd7c <_vfprintf_r+0x8d4>
 800b7e4:	2f10      	cmp	r7, #16
 800b7e6:	f341 82b0 	ble.w	800cd4a <_vfprintf_r+0x18a2>
 800b7ea:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800b7ec:	4aa5      	ldr	r2, [pc, #660]	; (800ba84 <_vfprintf_r+0x5dc>)
 800b7ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b7f0:	f8ca 2000 	str.w	r2, [sl]
 800b7f4:	2410      	movs	r4, #16
 800b7f6:	9217      	str	r2, [sp, #92]	; 0x5c
 800b7f8:	1902      	adds	r2, r0, r4
 800b7fa:	1c58      	adds	r0, r3, #1
 800b7fc:	f1a7 0c11 	sub.w	ip, r7, #17
 800b800:	2807      	cmp	r0, #7
 800b802:	f8ca 4004 	str.w	r4, [sl, #4]
 800b806:	f3cc 1c00 	ubfx	ip, ip, #4, #1
 800b80a:	9229      	str	r2, [sp, #164]	; 0xa4
 800b80c:	9028      	str	r0, [sp, #160]	; 0xa0
 800b80e:	f10a 0a08 	add.w	sl, sl, #8
 800b812:	f300 85d2 	bgt.w	800c3ba <_vfprintf_r+0xf12>
 800b816:	3f10      	subs	r7, #16
 800b818:	2f10      	cmp	r7, #16
 800b81a:	f340 821d 	ble.w	800bc58 <_vfprintf_r+0x7b0>
 800b81e:	f1bc 0f00 	cmp.w	ip, #0
 800b822:	d012      	beq.n	800b84a <_vfprintf_r+0x3a2>
 800b824:	3001      	adds	r0, #1
 800b826:	f643 2198 	movw	r1, #15000	; 0x3a98
 800b82a:	3210      	adds	r2, #16
 800b82c:	f6c0 0101 	movt	r1, #2049	; 0x801
 800b830:	2807      	cmp	r0, #7
 800b832:	e88a 0012 	stmia.w	sl, {r1, r4}
 800b836:	9229      	str	r2, [sp, #164]	; 0xa4
 800b838:	9028      	str	r0, [sp, #160]	; 0xa0
 800b83a:	f10a 0a08 	add.w	sl, sl, #8
 800b83e:	f300 85ce 	bgt.w	800c3de <_vfprintf_r+0xf36>
 800b842:	3f10      	subs	r7, #16
 800b844:	2f10      	cmp	r7, #16
 800b846:	f340 8207 	ble.w	800bc58 <_vfprintf_r+0x7b0>
 800b84a:	951c      	str	r5, [sp, #112]	; 0x70
 800b84c:	961d      	str	r6, [sp, #116]	; 0x74
 800b84e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b850:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b852:	e012      	b.n	800b87a <_vfprintf_r+0x3d2>
 800b854:	1c48      	adds	r0, r1, #1
 800b856:	f643 2198 	movw	r1, #15000	; 0x3a98
 800b85a:	3210      	adds	r2, #16
 800b85c:	f6c0 0101 	movt	r1, #2049	; 0x801
 800b860:	2807      	cmp	r0, #7
 800b862:	e88a 0012 	stmia.w	sl, {r1, r4}
 800b866:	f10a 0a08 	add.w	sl, sl, #8
 800b86a:	9229      	str	r2, [sp, #164]	; 0xa4
 800b86c:	9028      	str	r0, [sp, #160]	; 0xa0
 800b86e:	f300 81e1 	bgt.w	800bc34 <_vfprintf_r+0x78c>
 800b872:	3f10      	subs	r7, #16
 800b874:	2f10      	cmp	r7, #16
 800b876:	f340 81ed 	ble.w	800bc54 <_vfprintf_r+0x7ac>
 800b87a:	1c41      	adds	r1, r0, #1
 800b87c:	f643 2098 	movw	r0, #15000	; 0x3a98
 800b880:	3210      	adds	r2, #16
 800b882:	f6c0 0001 	movt	r0, #2049	; 0x801
 800b886:	2907      	cmp	r1, #7
 800b888:	e88a 0011 	stmia.w	sl, {r0, r4}
 800b88c:	f1a7 0710 	sub.w	r7, r7, #16
 800b890:	f10a 0a08 	add.w	sl, sl, #8
 800b894:	9229      	str	r2, [sp, #164]	; 0xa4
 800b896:	9128      	str	r1, [sp, #160]	; 0xa0
 800b898:	dddc      	ble.n	800b854 <_vfprintf_r+0x3ac>
 800b89a:	4628      	mov	r0, r5
 800b89c:	4631      	mov	r1, r6
 800b89e:	aa27      	add	r2, sp, #156	; 0x9c
 800b8a0:	f005 fd1c 	bl	80112dc <__sprint_r>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	f47f af0a 	bne.w	800b6be <_vfprintf_r+0x216>
 800b8aa:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800b8ac:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800b8ae:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800b8b2:	e7cf      	b.n	800b854 <_vfprintf_r+0x3ac>
 800b8b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8b6:	f043 0008 	orr.w	r0, r3, #8
 800b8ba:	9009      	str	r0, [sp, #36]	; 0x24
 800b8bc:	f89b 8000 	ldrb.w	r8, [fp]
 800b8c0:	e670      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800b8c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8c4:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b8c8:	46b6      	mov	lr, r6
 800b8ca:	f043 0610 	orr.w	r6, r3, #16
 800b8ce:	9609      	str	r6, [sp, #36]	; 0x24
 800b8d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8d2:	0686      	lsls	r6, r0, #26
 800b8d4:	f140 811e 	bpl.w	800bb14 <_vfprintf_r+0x66c>
 800b8d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b8da:	1dd4      	adds	r4, r2, #7
 800b8dc:	f024 0007 	bic.w	r0, r4, #7
 800b8e0:	e9d0 2300 	ldrd	r2, r3, [r0]
 800b8e4:	3008      	adds	r0, #8
 800b8e6:	9010      	str	r0, [sp, #64]	; 0x40
 800b8e8:	4614      	mov	r4, r2
 800b8ea:	461d      	mov	r5, r3
 800b8ec:	2a00      	cmp	r2, #0
 800b8ee:	f173 0000 	sbcs.w	r0, r3, #0
 800b8f2:	f2c0 87e6 	blt.w	800c8c2 <_vfprintf_r+0x141a>
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	f1be 0f00 	cmp.w	lr, #0
 800b8fc:	db03      	blt.n	800b906 <_vfprintf_r+0x45e>
 800b8fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b900:	f026 0280 	bic.w	r2, r6, #128	; 0x80
 800b904:	9209      	str	r2, [sp, #36]	; 0x24
 800b906:	ea54 0205 	orrs.w	r2, r4, r5
 800b90a:	f040 833b 	bne.w	800bf84 <_vfprintf_r+0xadc>
 800b90e:	f1be 0f00 	cmp.w	lr, #0
 800b912:	f040 8337 	bne.w	800bf84 <_vfprintf_r+0xadc>
 800b916:	2b00      	cmp	r3, #0
 800b918:	f040 8539 	bne.w	800c38e <_vfprintf_r+0xee6>
 800b91c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b91e:	07e9      	lsls	r1, r5, #31
 800b920:	f140 8535 	bpl.w	800c38e <_vfprintf_r+0xee6>
 800b924:	ac44      	add	r4, sp, #272	; 0x110
 800b926:	2030      	movs	r0, #48	; 0x30
 800b928:	f804 0d41 	strb.w	r0, [r4, #-65]!
 800b92c:	9b08      	ldr	r3, [sp, #32]
 800b92e:	1b19      	subs	r1, r3, r4
 800b930:	910f      	str	r1, [sp, #60]	; 0x3c
 800b932:	46a0      	mov	r8, r4
 800b934:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b936:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800b93a:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
 800b93e:	4575      	cmp	r5, lr
 800b940:	bfb8      	it	lt
 800b942:	4675      	movlt	r5, lr
 800b944:	2600      	movs	r6, #0
 800b946:	950c      	str	r5, [sp, #48]	; 0x30
 800b948:	9615      	str	r6, [sp, #84]	; 0x54
 800b94a:	e735      	b.n	800b7b8 <_vfprintf_r+0x310>
 800b94c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b94e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b952:	f042 0410 	orr.w	r4, r2, #16
 800b956:	9409      	str	r4, [sp, #36]	; 0x24
 800b958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b95a:	f013 0320 	ands.w	r3, r3, #32
 800b95e:	46b6      	mov	lr, r6
 800b960:	f000 80ac 	beq.w	800babc <_vfprintf_r+0x614>
 800b964:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b966:	1ddc      	adds	r4, r3, #7
 800b968:	f024 0107 	bic.w	r1, r4, #7
 800b96c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b970:	f101 0608 	add.w	r6, r1, #8
 800b974:	9610      	str	r6, [sp, #64]	; 0x40
 800b976:	2300      	movs	r3, #0
 800b978:	2000      	movs	r0, #0
 800b97a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b97e:	e7bb      	b.n	800b8f8 <_vfprintf_r+0x450>
 800b980:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b982:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b986:	f044 0510 	orr.w	r5, r4, #16
 800b98a:	9509      	str	r5, [sp, #36]	; 0x24
 800b98c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b98e:	0685      	lsls	r5, r0, #26
 800b990:	46b6      	mov	lr, r6
 800b992:	f140 8113 	bpl.w	800bbbc <_vfprintf_r+0x714>
 800b996:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b998:	1de8      	adds	r0, r5, #7
 800b99a:	f020 0107 	bic.w	r1, r0, #7
 800b99e:	f101 0608 	add.w	r6, r1, #8
 800b9a2:	9610      	str	r6, [sp, #64]	; 0x40
 800b9a4:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e7e5      	b.n	800b978 <_vfprintf_r+0x4d0>
 800b9ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b9ae:	4836      	ldr	r0, [pc, #216]	; (800ba88 <_vfprintf_r+0x5e0>)
 800b9b0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b9b4:	06a9      	lsls	r1, r5, #26
 800b9b6:	46b6      	mov	lr, r6
 800b9b8:	901a      	str	r0, [sp, #104]	; 0x68
 800b9ba:	f140 8113 	bpl.w	800bbe4 <_vfprintf_r+0x73c>
 800b9be:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b9c0:	1de3      	adds	r3, r4, #7
 800b9c2:	f023 0507 	bic.w	r5, r3, #7
 800b9c6:	f105 0008 	add.w	r0, r5, #8
 800b9ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b9ce:	9010      	str	r0, [sp, #64]	; 0x40
 800b9d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9d2:	07ce      	lsls	r6, r1, #31
 800b9d4:	f140 84e1 	bpl.w	800c39a <_vfprintf_r+0xef2>
 800b9d8:	ea54 0305 	orrs.w	r3, r4, r5
 800b9dc:	f000 84dd 	beq.w	800c39a <_vfprintf_r+0xef2>
 800b9e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b9e2:	f041 0302 	orr.w	r3, r1, #2
 800b9e6:	2630      	movs	r6, #48	; 0x30
 800b9e8:	9309      	str	r3, [sp, #36]	; 0x24
 800b9ea:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
 800b9ee:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	e7c0      	b.n	800b978 <_vfprintf_r+0x4d0>
 800b9f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9f8:	f043 0020 	orr.w	r0, r3, #32
 800b9fc:	9009      	str	r0, [sp, #36]	; 0x24
 800b9fe:	f89b 8000 	ldrb.w	r8, [fp]
 800ba02:	e5cf      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800ba04:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ba06:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ba0a:	46b4      	mov	ip, r6
 800ba0c:	2600      	movs	r6, #0
 800ba0e:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 800ba12:	f8d5 8000 	ldr.w	r8, [r5]
 800ba16:	1d2c      	adds	r4, r5, #4
 800ba18:	f1b8 0f00 	cmp.w	r8, #0
 800ba1c:	f001 8225 	beq.w	800ce6a <_vfprintf_r+0x19c2>
 800ba20:	f1bc 0f00 	cmp.w	ip, #0
 800ba24:	4640      	mov	r0, r8
 800ba26:	f2c1 815a 	blt.w	800ccde <_vfprintf_r+0x1836>
 800ba2a:	4662      	mov	r2, ip
 800ba2c:	4631      	mov	r1, r6
 800ba2e:	f8cd c01c 	str.w	ip, [sp, #28]
 800ba32:	f003 fb2d 	bl	800f090 <memchr>
 800ba36:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f001 82d9 	beq.w	800cff2 <_vfprintf_r+0x1b4a>
 800ba40:	ebc8 0300 	rsb	r3, r8, r0
 800ba44:	4563      	cmp	r3, ip
 800ba46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba48:	9612      	str	r6, [sp, #72]	; 0x48
 800ba4a:	f341 80d6 	ble.w	800cbfa <_vfprintf_r+0x1752>
 800ba4e:	ea2c 70ec 	bic.w	r0, ip, ip, asr #31
 800ba52:	900c      	str	r0, [sp, #48]	; 0x30
 800ba54:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ba58:	9410      	str	r4, [sp, #64]	; 0x40
 800ba5a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800ba5e:	9615      	str	r6, [sp, #84]	; 0x54
 800ba60:	e6aa      	b.n	800b7b8 <_vfprintf_r+0x310>
 800ba62:	f89b 8000 	ldrb.w	r8, [fp]
 800ba66:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800ba6a:	465b      	mov	r3, fp
 800ba6c:	f001 811e 	beq.w	800ccac <_vfprintf_r+0x1804>
 800ba70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba72:	f040 0310 	orr.w	r3, r0, #16
 800ba76:	9309      	str	r3, [sp, #36]	; 0x24
 800ba78:	e594      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800ba7a:	bf00      	nop
 800ba7c:	08013a34 	.word	0x08013a34
 800ba80:	08013a38 	.word	0x08013a38
 800ba84:	08013a98 	.word	0x08013a98
 800ba88:	08013a44 	.word	0x08013a44
 800ba8c:	08013aa8 	.word	0x08013aa8
 800ba90:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ba92:	06a1      	lsls	r1, r4, #26
 800ba94:	f140 87d0 	bpl.w	800ca38 <_vfprintf_r+0x1590>
 800ba98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ba9a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ba9c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ba9e:	6813      	ldr	r3, [r2, #0]
 800baa0:	17c1      	asrs	r1, r0, #31
 800baa2:	1d22      	adds	r2, r4, #4
 800baa4:	6018      	str	r0, [r3, #0]
 800baa6:	6059      	str	r1, [r3, #4]
 800baa8:	9210      	str	r2, [sp, #64]	; 0x40
 800baaa:	e542      	b.n	800b532 <_vfprintf_r+0x8a>
 800baac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bab2:	f013 0320 	ands.w	r3, r3, #32
 800bab6:	46b6      	mov	lr, r6
 800bab8:	f47f af54 	bne.w	800b964 <_vfprintf_r+0x4bc>
 800babc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800babe:	f015 0010 	ands.w	r0, r5, #16
 800bac2:	f000 87ab 	beq.w	800ca1c <_vfprintf_r+0x1574>
 800bac6:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bac8:	6805      	ldr	r5, [r0, #0]
 800baca:	1d02      	adds	r2, r0, #4
 800bacc:	462c      	mov	r4, r5
 800bace:	9210      	str	r2, [sp, #64]	; 0x40
 800bad0:	2500      	movs	r5, #0
 800bad2:	e751      	b.n	800b978 <_vfprintf_r+0x4d0>
 800bad4:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800bad6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bad8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bada:	6825      	ldr	r5, [r4, #0]
 800badc:	46b6      	mov	lr, r6
 800bade:	1d16      	adds	r6, r2, #4
 800bae0:	4aa4      	ldr	r2, [pc, #656]	; (800bd74 <_vfprintf_r+0x8cc>)
 800bae2:	9610      	str	r6, [sp, #64]	; 0x40
 800bae4:	f04f 0878 	mov.w	r8, #120	; 0x78
 800bae8:	f041 0302 	orr.w	r3, r1, #2
 800baec:	2030      	movs	r0, #48	; 0x30
 800baee:	462c      	mov	r4, r5
 800baf0:	9309      	str	r3, [sp, #36]	; 0x24
 800baf2:	f88d 807d 	strb.w	r8, [sp, #125]	; 0x7d
 800baf6:	2500      	movs	r5, #0
 800baf8:	f88d 007c 	strb.w	r0, [sp, #124]	; 0x7c
 800bafc:	921a      	str	r2, [sp, #104]	; 0x68
 800bafe:	2302      	movs	r3, #2
 800bb00:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bb04:	e738      	b.n	800b978 <_vfprintf_r+0x4d0>
 800bb06:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb08:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bb0c:	46b6      	mov	lr, r6
 800bb0e:	0686      	lsls	r6, r0, #26
 800bb10:	f53f aee2 	bmi.w	800b8d8 <_vfprintf_r+0x430>
 800bb14:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bb16:	06ed      	lsls	r5, r5, #27
 800bb18:	f140 879e 	bpl.w	800ca58 <_vfprintf_r+0x15b0>
 800bb1c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bb1e:	6805      	ldr	r5, [r0, #0]
 800bb20:	462c      	mov	r4, r5
 800bb22:	9910      	ldr	r1, [sp, #64]	; 0x40
 800bb24:	17e5      	asrs	r5, r4, #31
 800bb26:	1d0e      	adds	r6, r1, #4
 800bb28:	4622      	mov	r2, r4
 800bb2a:	462b      	mov	r3, r5
 800bb2c:	9610      	str	r6, [sp, #64]	; 0x40
 800bb2e:	e6dd      	b.n	800b8ec <_vfprintf_r+0x444>
 800bb30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb32:	f043 0040 	orr.w	r0, r3, #64	; 0x40
 800bb36:	9009      	str	r0, [sp, #36]	; 0x24
 800bb38:	f89b 8000 	ldrb.w	r8, [fp]
 800bb3c:	e532      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800bb3e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bb40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bb42:	682e      	ldr	r6, [r5, #0]
 800bb44:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bb48:	2401      	movs	r4, #1
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	1d13      	adds	r3, r2, #4
 800bb4e:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800bb52:	940c      	str	r4, [sp, #48]	; 0x30
 800bb54:	9310      	str	r3, [sp, #64]	; 0x40
 800bb56:	f88d 60a8 	strb.w	r6, [sp, #168]	; 0xa8
 800bb5a:	940f      	str	r4, [sp, #60]	; 0x3c
 800bb5c:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 800bb60:	2300      	movs	r3, #0
 800bb62:	9312      	str	r3, [sp, #72]	; 0x48
 800bb64:	9315      	str	r3, [sp, #84]	; 0x54
 800bb66:	e62b      	b.n	800b7c0 <_vfprintf_r+0x318>
 800bb68:	4640      	mov	r0, r8
 800bb6a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	f43f ad9e 	beq.w	800b6b0 <_vfprintf_r+0x208>
 800bb74:	2501      	movs	r5, #1
 800bb76:	2400      	movs	r4, #0
 800bb78:	2601      	movs	r6, #1
 800bb7a:	f88d 80a8 	strb.w	r8, [sp, #168]	; 0xa8
 800bb7e:	950c      	str	r5, [sp, #48]	; 0x30
 800bb80:	f88d 407b 	strb.w	r4, [sp, #123]	; 0x7b
 800bb84:	960f      	str	r6, [sp, #60]	; 0x3c
 800bb86:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 800bb8a:	e7e9      	b.n	800bb60 <_vfprintf_r+0x6b8>
 800bb8c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	f040 8781 	bne.w	800ca98 <_vfprintf_r+0x15f0>
 800bb96:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800bb9a:	f89b 8000 	ldrb.w	r8, [fp]
 800bb9e:	e501      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800bba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba2:	f043 0001 	orr.w	r0, r3, #1
 800bba6:	9009      	str	r0, [sp, #36]	; 0x24
 800bba8:	f89b 8000 	ldrb.w	r8, [fp]
 800bbac:	e4fa      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800bbae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbb0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bbb4:	0685      	lsls	r5, r0, #26
 800bbb6:	46b6      	mov	lr, r6
 800bbb8:	f53f aeed 	bmi.w	800b996 <_vfprintf_r+0x4ee>
 800bbbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bbbe:	06cc      	lsls	r4, r1, #27
 800bbc0:	f140 875e 	bpl.w	800ca80 <_vfprintf_r+0x15d8>
 800bbc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bbc6:	1d13      	adds	r3, r2, #4
 800bbc8:	9310      	str	r3, [sp, #64]	; 0x40
 800bbca:	6814      	ldr	r4, [r2, #0]
 800bbcc:	2500      	movs	r5, #0
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e6d2      	b.n	800b978 <_vfprintf_r+0x4d0>
 800bbd2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bbd4:	4c67      	ldr	r4, [pc, #412]	; (800bd74 <_vfprintf_r+0x8cc>)
 800bbd6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bbda:	06a9      	lsls	r1, r5, #26
 800bbdc:	46b6      	mov	lr, r6
 800bbde:	941a      	str	r4, [sp, #104]	; 0x68
 800bbe0:	f53f aeed 	bmi.w	800b9be <_vfprintf_r+0x516>
 800bbe4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800bbe6:	06f2      	lsls	r2, r6, #27
 800bbe8:	f140 873f 	bpl.w	800ca6a <_vfprintf_r+0x15c2>
 800bbec:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800bbee:	6831      	ldr	r1, [r6, #0]
 800bbf0:	1d32      	adds	r2, r6, #4
 800bbf2:	460c      	mov	r4, r1
 800bbf4:	2500      	movs	r5, #0
 800bbf6:	9210      	str	r2, [sp, #64]	; 0x40
 800bbf8:	e6ea      	b.n	800b9d0 <_vfprintf_r+0x528>
 800bbfa:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bbfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbfe:	6800      	ldr	r0, [r0, #0]
 800bc00:	3304      	adds	r3, #4
 800bc02:	2800      	cmp	r0, #0
 800bc04:	900d      	str	r0, [sp, #52]	; 0x34
 800bc06:	f6ff ad2f 	blt.w	800b668 <_vfprintf_r+0x1c0>
 800bc0a:	f89b 8000 	ldrb.w	r8, [fp]
 800bc0e:	9310      	str	r3, [sp, #64]	; 0x40
 800bc10:	e4c8      	b.n	800b5a4 <_vfprintf_r+0xfc>
 800bc12:	4658      	mov	r0, fp
 800bc14:	2300      	movs	r3, #0
 800bc16:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800bc1a:	f810 8b01 	ldrb.w	r8, [r0], #1
 800bc1e:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 800bc22:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800bc26:	2c09      	cmp	r4, #9
 800bc28:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800bc2c:	4683      	mov	fp, r0
 800bc2e:	d9f2      	bls.n	800bc16 <_vfprintf_r+0x76e>
 800bc30:	930d      	str	r3, [sp, #52]	; 0x34
 800bc32:	e4b9      	b.n	800b5a8 <_vfprintf_r+0x100>
 800bc34:	4628      	mov	r0, r5
 800bc36:	4631      	mov	r1, r6
 800bc38:	aa27      	add	r2, sp, #156	; 0x9c
 800bc3a:	f005 fb4f 	bl	80112dc <__sprint_r>
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	f47f ad3d 	bne.w	800b6be <_vfprintf_r+0x216>
 800bc44:	3f10      	subs	r7, #16
 800bc46:	2f10      	cmp	r7, #16
 800bc48:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800bc4a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800bc4c:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bc50:	f73f ae13 	bgt.w	800b87a <_vfprintf_r+0x3d2>
 800bc54:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800bc56:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800bc58:	19d4      	adds	r4, r2, r7
 800bc5a:	1c43      	adds	r3, r0, #1
 800bc5c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc5e:	2b07      	cmp	r3, #7
 800bc60:	e88a 0084 	stmia.w	sl, {r2, r7}
 800bc64:	9429      	str	r4, [sp, #164]	; 0xa4
 800bc66:	9328      	str	r3, [sp, #160]	; 0xa0
 800bc68:	f10a 0a08 	add.w	sl, sl, #8
 800bc6c:	f340 8087 	ble.w	800bd7e <_vfprintf_r+0x8d6>
 800bc70:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bc72:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc74:	aa27      	add	r2, sp, #156	; 0x9c
 800bc76:	f005 fb31 	bl	80112dc <__sprint_r>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f47f ad1f 	bne.w	800b6be <_vfprintf_r+0x216>
 800bc80:	f89d 107b 	ldrb.w	r1, [sp, #123]	; 0x7b
 800bc84:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800bc86:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bc8a:	2900      	cmp	r1, #0
 800bc8c:	d17b      	bne.n	800bd86 <_vfprintf_r+0x8de>
 800bc8e:	b17d      	cbz	r5, 800bcb0 <_vfprintf_r+0x808>
 800bc90:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800bc92:	1c50      	adds	r0, r2, #1
 800bc94:	3402      	adds	r4, #2
 800bc96:	2102      	movs	r1, #2
 800bc98:	ab1f      	add	r3, sp, #124	; 0x7c
 800bc9a:	2807      	cmp	r0, #7
 800bc9c:	f8ca 3000 	str.w	r3, [sl]
 800bca0:	f8ca 1004 	str.w	r1, [sl, #4]
 800bca4:	9429      	str	r4, [sp, #164]	; 0xa4
 800bca6:	9028      	str	r0, [sp, #160]	; 0xa0
 800bca8:	f10a 0a08 	add.w	sl, sl, #8
 800bcac:	f300 8333 	bgt.w	800c316 <_vfprintf_r+0xe6e>
 800bcb0:	2e80      	cmp	r6, #128	; 0x80
 800bcb2:	f000 8228 	beq.w	800c106 <_vfprintf_r+0xc5e>
 800bcb6:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800bcb8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bcba:	1a2d      	subs	r5, r5, r0
 800bcbc:	2d00      	cmp	r5, #0
 800bcbe:	f340 80a8 	ble.w	800be12 <_vfprintf_r+0x96a>
 800bcc2:	2d10      	cmp	r5, #16
 800bcc4:	f340 86ec 	ble.w	800caa0 <_vfprintf_r+0x15f8>
 800bcc8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800bcca:	f8ca 9000 	str.w	r9, [sl]
 800bcce:	2710      	movs	r7, #16
 800bcd0:	3201      	adds	r2, #1
 800bcd2:	f1a5 0311 	sub.w	r3, r5, #17
 800bcd6:	19e4      	adds	r4, r4, r7
 800bcd8:	2a07      	cmp	r2, #7
 800bcda:	f8ca 7004 	str.w	r7, [sl, #4]
 800bcde:	4e26      	ldr	r6, [pc, #152]	; (800bd78 <_vfprintf_r+0x8d0>)
 800bce0:	9429      	str	r4, [sp, #164]	; 0xa4
 800bce2:	9228      	str	r2, [sp, #160]	; 0xa0
 800bce4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800bce8:	f10a 0a08 	add.w	sl, sl, #8
 800bcec:	f300 82f7 	bgt.w	800c2de <_vfprintf_r+0xe36>
 800bcf0:	3d10      	subs	r5, #16
 800bcf2:	2d10      	cmp	r5, #16
 800bcf4:	dd76      	ble.n	800bde4 <_vfprintf_r+0x93c>
 800bcf6:	b17b      	cbz	r3, 800bd18 <_vfprintf_r+0x870>
 800bcf8:	3201      	adds	r2, #1
 800bcfa:	3410      	adds	r4, #16
 800bcfc:	2a07      	cmp	r2, #7
 800bcfe:	f8ca 9000 	str.w	r9, [sl]
 800bd02:	f8ca 7004 	str.w	r7, [sl, #4]
 800bd06:	9429      	str	r4, [sp, #164]	; 0xa4
 800bd08:	9228      	str	r2, [sp, #160]	; 0xa0
 800bd0a:	f10a 0a08 	add.w	sl, sl, #8
 800bd0e:	f300 82f5 	bgt.w	800c2fc <_vfprintf_r+0xe54>
 800bd12:	3d10      	subs	r5, #16
 800bd14:	2d10      	cmp	r5, #16
 800bd16:	dd65      	ble.n	800bde4 <_vfprintf_r+0x93c>
 800bd18:	4653      	mov	r3, sl
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	46c2      	mov	sl, r8
 800bd1e:	4634      	mov	r4, r6
 800bd20:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800bd24:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800bd26:	e00c      	b.n	800bd42 <_vfprintf_r+0x89a>
 800bd28:	1c42      	adds	r2, r0, #1
 800bd2a:	f8c3 9000 	str.w	r9, [r3]
 800bd2e:	605f      	str	r7, [r3, #4]
 800bd30:	3110      	adds	r1, #16
 800bd32:	3308      	adds	r3, #8
 800bd34:	2a07      	cmp	r2, #7
 800bd36:	9228      	str	r2, [sp, #160]	; 0xa0
 800bd38:	9129      	str	r1, [sp, #164]	; 0xa4
 800bd3a:	dc41      	bgt.n	800bdc0 <_vfprintf_r+0x918>
 800bd3c:	3d10      	subs	r5, #16
 800bd3e:	2d10      	cmp	r5, #16
 800bd40:	dd4c      	ble.n	800bddc <_vfprintf_r+0x934>
 800bd42:	1c50      	adds	r0, r2, #1
 800bd44:	f8c3 9000 	str.w	r9, [r3]
 800bd48:	605f      	str	r7, [r3, #4]
 800bd4a:	3110      	adds	r1, #16
 800bd4c:	3308      	adds	r3, #8
 800bd4e:	2807      	cmp	r0, #7
 800bd50:	9129      	str	r1, [sp, #164]	; 0xa4
 800bd52:	9028      	str	r0, [sp, #160]	; 0xa0
 800bd54:	f1a5 0510 	sub.w	r5, r5, #16
 800bd58:	dde6      	ble.n	800bd28 <_vfprintf_r+0x880>
 800bd5a:	4630      	mov	r0, r6
 800bd5c:	4641      	mov	r1, r8
 800bd5e:	aa27      	add	r2, sp, #156	; 0x9c
 800bd60:	f005 fabc 	bl	80112dc <__sprint_r>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	f47f acaa 	bne.w	800b6be <_vfprintf_r+0x216>
 800bd6a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800bd6c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800bd6e:	ab34      	add	r3, sp, #208	; 0xd0
 800bd70:	e7da      	b.n	800bd28 <_vfprintf_r+0x880>
 800bd72:	bf00      	nop
 800bd74:	08013a58 	.word	0x08013a58
 800bd78:	08013aa8 	.word	0x08013aa8
 800bd7c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800bd7e:	f89d 107b 	ldrb.w	r1, [sp, #123]	; 0x7b
 800bd82:	2900      	cmp	r1, #0
 800bd84:	d083      	beq.n	800bc8e <_vfprintf_r+0x7e6>
 800bd86:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800bd88:	1c50      	adds	r0, r2, #1
 800bd8a:	3401      	adds	r4, #1
 800bd8c:	2101      	movs	r1, #1
 800bd8e:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800bd92:	2807      	cmp	r0, #7
 800bd94:	f8ca 3000 	str.w	r3, [sl]
 800bd98:	f8ca 1004 	str.w	r1, [sl, #4]
 800bd9c:	9429      	str	r4, [sp, #164]	; 0xa4
 800bd9e:	9028      	str	r0, [sp, #160]	; 0xa0
 800bda0:	f10a 0a08 	add.w	sl, sl, #8
 800bda4:	f77f af73 	ble.w	800bc8e <_vfprintf_r+0x7e6>
 800bda8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bdaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bdac:	aa27      	add	r2, sp, #156	; 0x9c
 800bdae:	f005 fa95 	bl	80112dc <__sprint_r>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	f47f ac83 	bne.w	800b6be <_vfprintf_r+0x216>
 800bdb8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800bdba:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bdbe:	e766      	b.n	800bc8e <_vfprintf_r+0x7e6>
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	4641      	mov	r1, r8
 800bdc4:	aa27      	add	r2, sp, #156	; 0x9c
 800bdc6:	f005 fa89 	bl	80112dc <__sprint_r>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	f47f ac77 	bne.w	800b6be <_vfprintf_r+0x216>
 800bdd0:	3d10      	subs	r5, #16
 800bdd2:	2d10      	cmp	r5, #16
 800bdd4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800bdd6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800bdd8:	ab34      	add	r3, sp, #208	; 0xd0
 800bdda:	dcb2      	bgt.n	800bd42 <_vfprintf_r+0x89a>
 800bddc:	46d0      	mov	r8, sl
 800bdde:	4626      	mov	r6, r4
 800bde0:	469a      	mov	sl, r3
 800bde2:	460c      	mov	r4, r1
 800bde4:	1c50      	adds	r0, r2, #1
 800bde6:	1964      	adds	r4, r4, r5
 800bde8:	2807      	cmp	r0, #7
 800bdea:	f8ca 6000 	str.w	r6, [sl]
 800bdee:	f8ca 5004 	str.w	r5, [sl, #4]
 800bdf2:	9429      	str	r4, [sp, #164]	; 0xa4
 800bdf4:	9028      	str	r0, [sp, #160]	; 0xa0
 800bdf6:	f10a 0a08 	add.w	sl, sl, #8
 800bdfa:	dd0a      	ble.n	800be12 <_vfprintf_r+0x96a>
 800bdfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bdfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 800be00:	aa27      	add	r2, sp, #156	; 0x9c
 800be02:	f005 fa6b 	bl	80112dc <__sprint_r>
 800be06:	2800      	cmp	r0, #0
 800be08:	f47f ac59 	bne.w	800b6be <_vfprintf_r+0x216>
 800be0c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800be0e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800be12:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be14:	05ca      	lsls	r2, r1, #23
 800be16:	f100 80de 	bmi.w	800bfd6 <_vfprintf_r+0xb2e>
 800be1a:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800be1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be1e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800be20:	f8ca 8000 	str.w	r8, [sl]
 800be24:	18a4      	adds	r4, r4, r2
 800be26:	1c4b      	adds	r3, r1, #1
 800be28:	f8ca 0004 	str.w	r0, [sl, #4]
 800be2c:	2b07      	cmp	r3, #7
 800be2e:	9429      	str	r4, [sp, #164]	; 0xa4
 800be30:	9328      	str	r3, [sp, #160]	; 0xa0
 800be32:	f10a 0a08 	add.w	sl, sl, #8
 800be36:	f300 823c 	bgt.w	800c2b2 <_vfprintf_r+0xe0a>
 800be3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be3c:	075b      	lsls	r3, r3, #29
 800be3e:	d57e      	bpl.n	800bf3e <_vfprintf_r+0xa96>
 800be40:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800be42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800be44:	1aad      	subs	r5, r5, r2
 800be46:	2d00      	cmp	r5, #0
 800be48:	dd79      	ble.n	800bf3e <_vfprintf_r+0xa96>
 800be4a:	2d10      	cmp	r5, #16
 800be4c:	dd62      	ble.n	800bf14 <_vfprintf_r+0xa6c>
 800be4e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800be50:	2710      	movs	r7, #16
 800be52:	1c4b      	adds	r3, r1, #1
 800be54:	f643 2698 	movw	r6, #15000	; 0x3a98
 800be58:	f6c0 0601 	movt	r6, #2049	; 0x801
 800be5c:	f1a5 0e11 	sub.w	lr, r5, #17
 800be60:	19e4      	adds	r4, r4, r7
 800be62:	2b07      	cmp	r3, #7
 800be64:	f8ca 6000 	str.w	r6, [sl]
 800be68:	f8ca 7004 	str.w	r7, [sl, #4]
 800be6c:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800be70:	9429      	str	r4, [sp, #164]	; 0xa4
 800be72:	9328      	str	r3, [sp, #160]	; 0xa0
 800be74:	f10a 0a08 	add.w	sl, sl, #8
 800be78:	f300 83c4 	bgt.w	800c604 <_vfprintf_r+0x115c>
 800be7c:	3d10      	subs	r5, #16
 800be7e:	2d10      	cmp	r5, #16
 800be80:	dd4a      	ble.n	800bf18 <_vfprintf_r+0xa70>
 800be82:	f1b8 0f00 	cmp.w	r8, #0
 800be86:	d011      	beq.n	800beac <_vfprintf_r+0xa04>
 800be88:	3301      	adds	r3, #1
 800be8a:	f643 2098 	movw	r0, #15000	; 0x3a98
 800be8e:	3410      	adds	r4, #16
 800be90:	f6c0 0001 	movt	r0, #2049	; 0x801
 800be94:	2b07      	cmp	r3, #7
 800be96:	e88a 0081 	stmia.w	sl, {r0, r7}
 800be9a:	9429      	str	r4, [sp, #164]	; 0xa4
 800be9c:	9328      	str	r3, [sp, #160]	; 0xa0
 800be9e:	f10a 0a08 	add.w	sl, sl, #8
 800bea2:	f300 83bc 	bgt.w	800c61e <_vfprintf_r+0x1176>
 800bea6:	3d10      	subs	r5, #16
 800bea8:	2d10      	cmp	r5, #16
 800beaa:	dd35      	ble.n	800bf18 <_vfprintf_r+0xa70>
 800beac:	4622      	mov	r2, r4
 800beae:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800beb2:	4634      	mov	r4, r6
 800beb4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800beb6:	e010      	b.n	800beda <_vfprintf_r+0xa32>
 800beb8:	3301      	adds	r3, #1
 800beba:	f643 2198 	movw	r1, #15000	; 0x3a98
 800bebe:	3210      	adds	r2, #16
 800bec0:	f6c0 0101 	movt	r1, #2049	; 0x801
 800bec4:	2b07      	cmp	r3, #7
 800bec6:	e88a 0082 	stmia.w	sl, {r1, r7}
 800beca:	f10a 0a08 	add.w	sl, sl, #8
 800bece:	9328      	str	r3, [sp, #160]	; 0xa0
 800bed0:	9229      	str	r2, [sp, #164]	; 0xa4
 800bed2:	dc45      	bgt.n	800bf60 <_vfprintf_r+0xab8>
 800bed4:	3d10      	subs	r5, #16
 800bed6:	2d10      	cmp	r5, #16
 800bed8:	dd51      	ble.n	800bf7e <_vfprintf_r+0xad6>
 800beda:	3301      	adds	r3, #1
 800bedc:	f643 2098 	movw	r0, #15000	; 0x3a98
 800bee0:	3210      	adds	r2, #16
 800bee2:	f6c0 0001 	movt	r0, #2049	; 0x801
 800bee6:	2b07      	cmp	r3, #7
 800bee8:	e88a 0081 	stmia.w	sl, {r0, r7}
 800beec:	f1a5 0510 	sub.w	r5, r5, #16
 800bef0:	f10a 0a08 	add.w	sl, sl, #8
 800bef4:	9229      	str	r2, [sp, #164]	; 0xa4
 800bef6:	9328      	str	r3, [sp, #160]	; 0xa0
 800bef8:	ddde      	ble.n	800beb8 <_vfprintf_r+0xa10>
 800befa:	4640      	mov	r0, r8
 800befc:	4631      	mov	r1, r6
 800befe:	aa27      	add	r2, sp, #156	; 0x9c
 800bf00:	f005 f9ec 	bl	80112dc <__sprint_r>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	f47f abda 	bne.w	800b6be <_vfprintf_r+0x216>
 800bf0a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800bf0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf0e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bf12:	e7d1      	b.n	800beb8 <_vfprintf_r+0xa10>
 800bf14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf16:	4eac      	ldr	r6, [pc, #688]	; (800c1c8 <_vfprintf_r+0xd20>)
 800bf18:	1c58      	adds	r0, r3, #1
 800bf1a:	192c      	adds	r4, r5, r4
 800bf1c:	2807      	cmp	r0, #7
 800bf1e:	f8ca 6000 	str.w	r6, [sl]
 800bf22:	f8ca 5004 	str.w	r5, [sl, #4]
 800bf26:	9429      	str	r4, [sp, #164]	; 0xa4
 800bf28:	9028      	str	r0, [sp, #160]	; 0xa0
 800bf2a:	dd08      	ble.n	800bf3e <_vfprintf_r+0xa96>
 800bf2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bf2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf30:	aa27      	add	r2, sp, #156	; 0x9c
 800bf32:	f005 f9d3 	bl	80112dc <__sprint_r>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f47f abc1 	bne.w	800b6be <_vfprintf_r+0x216>
 800bf3c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800bf3e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800bf40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bf42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf44:	429a      	cmp	r2, r3
 800bf46:	bfac      	ite	ge
 800bf48:	1889      	addge	r1, r1, r2
 800bf4a:	18c9      	addlt	r1, r1, r3
 800bf4c:	910e      	str	r1, [sp, #56]	; 0x38
 800bf4e:	2c00      	cmp	r4, #0
 800bf50:	f040 81bb 	bne.w	800c2ca <_vfprintf_r+0xe22>
 800bf54:	2400      	movs	r4, #0
 800bf56:	9428      	str	r4, [sp, #160]	; 0xa0
 800bf58:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bf5c:	f7ff bae9 	b.w	800b532 <_vfprintf_r+0x8a>
 800bf60:	4640      	mov	r0, r8
 800bf62:	4631      	mov	r1, r6
 800bf64:	aa27      	add	r2, sp, #156	; 0x9c
 800bf66:	f005 f9b9 	bl	80112dc <__sprint_r>
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	f47f aba7 	bne.w	800b6be <_vfprintf_r+0x216>
 800bf70:	3d10      	subs	r5, #16
 800bf72:	2d10      	cmp	r5, #16
 800bf74:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800bf76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf78:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800bf7c:	dcad      	bgt.n	800beda <_vfprintf_r+0xa32>
 800bf7e:	4626      	mov	r6, r4
 800bf80:	4614      	mov	r4, r2
 800bf82:	e7c9      	b.n	800bf18 <_vfprintf_r+0xa70>
 800bf84:	2b01      	cmp	r3, #1
 800bf86:	f000 81f3 	beq.w	800c370 <_vfprintf_r+0xec8>
 800bf8a:	2b02      	cmp	r3, #2
 800bf8c:	f000 81cf 	beq.w	800c32e <_vfprintf_r+0xe86>
 800bf90:	f10d 06cf 	add.w	r6, sp, #207	; 0xcf
 800bf94:	2207      	movs	r2, #7
 800bf96:	08e7      	lsrs	r7, r4, #3
 800bf98:	ea04 0002 	and.w	r0, r4, r2
 800bf9c:	ea47 7745 	orr.w	r7, r7, r5, lsl #29
 800bfa0:	08eb      	lsrs	r3, r5, #3
 800bfa2:	3030      	adds	r0, #48	; 0x30
 800bfa4:	463c      	mov	r4, r7
 800bfa6:	461d      	mov	r5, r3
 800bfa8:	b2c0      	uxtb	r0, r0
 800bfaa:	ea54 0105 	orrs.w	r1, r4, r5
 800bfae:	46b0      	mov	r8, r6
 800bfb0:	7030      	strb	r0, [r6, #0]
 800bfb2:	f106 36ff 	add.w	r6, r6, #4294967295
 800bfb6:	d1ee      	bne.n	800bf96 <_vfprintf_r+0xaee>
 800bfb8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800bfba:	07e4      	lsls	r4, r4, #31
 800bfbc:	4645      	mov	r5, r8
 800bfbe:	d505      	bpl.n	800bfcc <_vfprintf_r+0xb24>
 800bfc0:	2830      	cmp	r0, #48	; 0x30
 800bfc2:	d003      	beq.n	800bfcc <_vfprintf_r+0xb24>
 800bfc4:	2130      	movs	r1, #48	; 0x30
 800bfc6:	46b0      	mov	r8, r6
 800bfc8:	f805 1c01 	strb.w	r1, [r5, #-1]
 800bfcc:	9a08      	ldr	r2, [sp, #32]
 800bfce:	ebc8 0302 	rsb	r3, r8, r2
 800bfd2:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfd4:	e4ae      	b.n	800b934 <_vfprintf_r+0x48c>
 800bfd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bfd8:	2a65      	cmp	r2, #101	; 0x65
 800bfda:	f340 8123 	ble.w	800c224 <_vfprintf_r+0xd7c>
 800bfde:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	f007 f919 	bl	801321c <__aeabi_dcmpeq>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f000 8205 	beq.w	800c3fa <_vfprintf_r+0xf52>
 800bff0:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800bff2:	4a76      	ldr	r2, [pc, #472]	; (800c1cc <_vfprintf_r+0xd24>)
 800bff4:	1c43      	adds	r3, r0, #1
 800bff6:	3401      	adds	r4, #1
 800bff8:	2101      	movs	r1, #1
 800bffa:	2b07      	cmp	r3, #7
 800bffc:	f8ca 2000 	str.w	r2, [sl]
 800c000:	f8ca 1004 	str.w	r1, [sl, #4]
 800c004:	9429      	str	r4, [sp, #164]	; 0xa4
 800c006:	9328      	str	r3, [sp, #160]	; 0xa0
 800c008:	f10a 0a08 	add.w	sl, sl, #8
 800c00c:	f300 854e 	bgt.w	800caac <_vfprintf_r+0x1604>
 800c010:	9820      	ldr	r0, [sp, #128]	; 0x80
 800c012:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c014:	4298      	cmp	r0, r3
 800c016:	db03      	blt.n	800c020 <_vfprintf_r+0xb78>
 800c018:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c01a:	07d3      	lsls	r3, r2, #31
 800c01c:	f57f af0d 	bpl.w	800be3a <_vfprintf_r+0x992>
 800c020:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c022:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c024:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c026:	f8ca 0004 	str.w	r0, [sl, #4]
 800c02a:	1c5a      	adds	r2, r3, #1
 800c02c:	1824      	adds	r4, r4, r0
 800c02e:	2a07      	cmp	r2, #7
 800c030:	f8ca 1000 	str.w	r1, [sl]
 800c034:	9429      	str	r4, [sp, #164]	; 0xa4
 800c036:	9228      	str	r2, [sp, #160]	; 0xa0
 800c038:	f10a 0a08 	add.w	sl, sl, #8
 800c03c:	f300 8640 	bgt.w	800ccc0 <_vfprintf_r+0x1818>
 800c040:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800c042:	3d01      	subs	r5, #1
 800c044:	2d00      	cmp	r5, #0
 800c046:	f77f aef8 	ble.w	800be3a <_vfprintf_r+0x992>
 800c04a:	2d10      	cmp	r5, #16
 800c04c:	f340 82d0 	ble.w	800c5f0 <_vfprintf_r+0x1148>
 800c050:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c052:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800c054:	f8ca 9000 	str.w	r9, [sl]
 800c058:	2610      	movs	r6, #16
 800c05a:	3101      	adds	r1, #1
 800c05c:	3f12      	subs	r7, #18
 800c05e:	19a4      	adds	r4, r4, r6
 800c060:	2907      	cmp	r1, #7
 800c062:	f8ca 6004 	str.w	r6, [sl, #4]
 800c066:	f8df 8168 	ldr.w	r8, [pc, #360]	; 800c1d0 <_vfprintf_r+0xd28>
 800c06a:	9429      	str	r4, [sp, #164]	; 0xa4
 800c06c:	9128      	str	r1, [sp, #160]	; 0xa0
 800c06e:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800c072:	f10a 0a08 	add.w	sl, sl, #8
 800c076:	f300 86b2 	bgt.w	800cdde <_vfprintf_r+0x1936>
 800c07a:	3d10      	subs	r5, #16
 800c07c:	2d10      	cmp	r5, #16
 800c07e:	f340 82ba 	ble.w	800c5f6 <_vfprintf_r+0x114e>
 800c082:	b187      	cbz	r7, 800c0a6 <_vfprintf_r+0xbfe>
 800c084:	3101      	adds	r1, #1
 800c086:	3410      	adds	r4, #16
 800c088:	2907      	cmp	r1, #7
 800c08a:	f8ca 9000 	str.w	r9, [sl]
 800c08e:	f8ca 6004 	str.w	r6, [sl, #4]
 800c092:	9429      	str	r4, [sp, #164]	; 0xa4
 800c094:	9128      	str	r1, [sp, #160]	; 0xa0
 800c096:	f10a 0a08 	add.w	sl, sl, #8
 800c09a:	f300 86ae 	bgt.w	800cdfa <_vfprintf_r+0x1952>
 800c09e:	3d10      	subs	r5, #16
 800c0a0:	2d10      	cmp	r5, #16
 800c0a2:	f340 82a8 	ble.w	800c5f6 <_vfprintf_r+0x114e>
 800c0a6:	4622      	mov	r2, r4
 800c0a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c0aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c0ac:	e010      	b.n	800c0d0 <_vfprintf_r+0xc28>
 800c0ae:	1c41      	adds	r1, r0, #1
 800c0b0:	3210      	adds	r2, #16
 800c0b2:	2907      	cmp	r1, #7
 800c0b4:	f8ca 9000 	str.w	r9, [sl]
 800c0b8:	f8ca 6004 	str.w	r6, [sl, #4]
 800c0bc:	f10a 0a08 	add.w	sl, sl, #8
 800c0c0:	9128      	str	r1, [sp, #160]	; 0xa0
 800c0c2:	9229      	str	r2, [sp, #164]	; 0xa4
 800c0c4:	f300 816c 	bgt.w	800c3a0 <_vfprintf_r+0xef8>
 800c0c8:	3d10      	subs	r5, #16
 800c0ca:	2d10      	cmp	r5, #16
 800c0cc:	f340 84ec 	ble.w	800caa8 <_vfprintf_r+0x1600>
 800c0d0:	1c48      	adds	r0, r1, #1
 800c0d2:	3210      	adds	r2, #16
 800c0d4:	2807      	cmp	r0, #7
 800c0d6:	f8ca 9000 	str.w	r9, [sl]
 800c0da:	f8ca 6004 	str.w	r6, [sl, #4]
 800c0de:	f1a5 0510 	sub.w	r5, r5, #16
 800c0e2:	f10a 0a08 	add.w	sl, sl, #8
 800c0e6:	9229      	str	r2, [sp, #164]	; 0xa4
 800c0e8:	9028      	str	r0, [sp, #160]	; 0xa0
 800c0ea:	dde0      	ble.n	800c0ae <_vfprintf_r+0xc06>
 800c0ec:	4638      	mov	r0, r7
 800c0ee:	4621      	mov	r1, r4
 800c0f0:	aa27      	add	r2, sp, #156	; 0x9c
 800c0f2:	f005 f8f3 	bl	80112dc <__sprint_r>
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	f47f aae1 	bne.w	800b6be <_vfprintf_r+0x216>
 800c0fc:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c0fe:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c100:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c104:	e7d3      	b.n	800c0ae <_vfprintf_r+0xc06>
 800c106:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c108:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c10a:	1aad      	subs	r5, r5, r2
 800c10c:	2d00      	cmp	r5, #0
 800c10e:	f77f add2 	ble.w	800bcb6 <_vfprintf_r+0x80e>
 800c112:	2d10      	cmp	r5, #16
 800c114:	f340 874b 	ble.w	800cfae <_vfprintf_r+0x1b06>
 800c118:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c11a:	4e2d      	ldr	r6, [pc, #180]	; (800c1d0 <_vfprintf_r+0xd28>)
 800c11c:	f8ca 9000 	str.w	r9, [sl]
 800c120:	3301      	adds	r3, #1
 800c122:	9617      	str	r6, [sp, #92]	; 0x5c
 800c124:	2610      	movs	r6, #16
 800c126:	f1a5 0711 	sub.w	r7, r5, #17
 800c12a:	19a4      	adds	r4, r4, r6
 800c12c:	2b07      	cmp	r3, #7
 800c12e:	f8ca 6004 	str.w	r6, [sl, #4]
 800c132:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800c136:	9429      	str	r4, [sp, #164]	; 0xa4
 800c138:	9328      	str	r3, [sp, #160]	; 0xa0
 800c13a:	f10a 0a08 	add.w	sl, sl, #8
 800c13e:	f300 8364 	bgt.w	800c80a <_vfprintf_r+0x1362>
 800c142:	3d10      	subs	r5, #16
 800c144:	2d10      	cmp	r5, #16
 800c146:	dd55      	ble.n	800c1f4 <_vfprintf_r+0xd4c>
 800c148:	b17f      	cbz	r7, 800c16a <_vfprintf_r+0xcc2>
 800c14a:	3301      	adds	r3, #1
 800c14c:	3410      	adds	r4, #16
 800c14e:	2b07      	cmp	r3, #7
 800c150:	f8ca 9000 	str.w	r9, [sl]
 800c154:	f8ca 6004 	str.w	r6, [sl, #4]
 800c158:	9429      	str	r4, [sp, #164]	; 0xa4
 800c15a:	9328      	str	r3, [sp, #160]	; 0xa0
 800c15c:	f10a 0a08 	add.w	sl, sl, #8
 800c160:	f300 8380 	bgt.w	800c864 <_vfprintf_r+0x13bc>
 800c164:	3d10      	subs	r5, #16
 800c166:	2d10      	cmp	r5, #16
 800c168:	dd44      	ble.n	800c1f4 <_vfprintf_r+0xd4c>
 800c16a:	4622      	mov	r2, r4
 800c16c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c16e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c170:	e00e      	b.n	800c190 <_vfprintf_r+0xce8>
 800c172:	1c4b      	adds	r3, r1, #1
 800c174:	3210      	adds	r2, #16
 800c176:	2b07      	cmp	r3, #7
 800c178:	f8ca 9000 	str.w	r9, [sl]
 800c17c:	f8ca 6004 	str.w	r6, [sl, #4]
 800c180:	f10a 0a08 	add.w	sl, sl, #8
 800c184:	9328      	str	r3, [sp, #160]	; 0xa0
 800c186:	9229      	str	r2, [sp, #164]	; 0xa4
 800c188:	dc24      	bgt.n	800c1d4 <_vfprintf_r+0xd2c>
 800c18a:	3d10      	subs	r5, #16
 800c18c:	2d10      	cmp	r5, #16
 800c18e:	dd30      	ble.n	800c1f2 <_vfprintf_r+0xd4a>
 800c190:	1c59      	adds	r1, r3, #1
 800c192:	3210      	adds	r2, #16
 800c194:	2907      	cmp	r1, #7
 800c196:	f8ca 9000 	str.w	r9, [sl]
 800c19a:	f8ca 6004 	str.w	r6, [sl, #4]
 800c19e:	f1a5 0510 	sub.w	r5, r5, #16
 800c1a2:	f10a 0a08 	add.w	sl, sl, #8
 800c1a6:	9229      	str	r2, [sp, #164]	; 0xa4
 800c1a8:	9128      	str	r1, [sp, #160]	; 0xa0
 800c1aa:	dde2      	ble.n	800c172 <_vfprintf_r+0xcca>
 800c1ac:	4638      	mov	r0, r7
 800c1ae:	4621      	mov	r1, r4
 800c1b0:	aa27      	add	r2, sp, #156	; 0x9c
 800c1b2:	f005 f893 	bl	80112dc <__sprint_r>
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	f47f aa81 	bne.w	800b6be <_vfprintf_r+0x216>
 800c1bc:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c1be:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c1c0:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c1c4:	e7d5      	b.n	800c172 <_vfprintf_r+0xcca>
 800c1c6:	bf00      	nop
 800c1c8:	08013a98 	.word	0x08013a98
 800c1cc:	08013a74 	.word	0x08013a74
 800c1d0:	08013aa8 	.word	0x08013aa8
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	aa27      	add	r2, sp, #156	; 0x9c
 800c1da:	f005 f87f 	bl	80112dc <__sprint_r>
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	f47f aa6d 	bne.w	800b6be <_vfprintf_r+0x216>
 800c1e4:	3d10      	subs	r5, #16
 800c1e6:	2d10      	cmp	r5, #16
 800c1e8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c1ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c1ec:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c1f0:	dcce      	bgt.n	800c190 <_vfprintf_r+0xce8>
 800c1f2:	4614      	mov	r4, r2
 800c1f4:	1c59      	adds	r1, r3, #1
 800c1f6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c1f8:	1964      	adds	r4, r4, r5
 800c1fa:	2907      	cmp	r1, #7
 800c1fc:	e88a 0021 	stmia.w	sl, {r0, r5}
 800c200:	9429      	str	r4, [sp, #164]	; 0xa4
 800c202:	9128      	str	r1, [sp, #160]	; 0xa0
 800c204:	f10a 0a08 	add.w	sl, sl, #8
 800c208:	f77f ad55 	ble.w	800bcb6 <_vfprintf_r+0x80e>
 800c20c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c20e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c210:	aa27      	add	r2, sp, #156	; 0x9c
 800c212:	f005 f863 	bl	80112dc <__sprint_r>
 800c216:	2800      	cmp	r0, #0
 800c218:	f47f aa51 	bne.w	800b6be <_vfprintf_r+0x216>
 800c21c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c21e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c222:	e548      	b.n	800bcb6 <_vfprintf_r+0x80e>
 800c224:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800c226:	2d01      	cmp	r5, #1
 800c228:	f340 82fc 	ble.w	800c824 <_vfprintf_r+0x137c>
 800c22c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c22e:	f8ca 8000 	str.w	r8, [sl]
 800c232:	1c55      	adds	r5, r2, #1
 800c234:	3401      	adds	r4, #1
 800c236:	2301      	movs	r3, #1
 800c238:	2d07      	cmp	r5, #7
 800c23a:	f8ca 3004 	str.w	r3, [sl, #4]
 800c23e:	f10a 0a08 	add.w	sl, sl, #8
 800c242:	9429      	str	r4, [sp, #164]	; 0xa4
 800c244:	9528      	str	r5, [sp, #160]	; 0xa0
 800c246:	f300 831a 	bgt.w	800c87e <_vfprintf_r+0x13d6>
 800c24a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c24c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c24e:	3501      	adds	r5, #1
 800c250:	18e4      	adds	r4, r4, r3
 800c252:	2d07      	cmp	r5, #7
 800c254:	e88a 0009 	stmia.w	sl, {r0, r3}
 800c258:	f10a 0a08 	add.w	sl, sl, #8
 800c25c:	9429      	str	r4, [sp, #164]	; 0xa4
 800c25e:	9528      	str	r5, [sp, #160]	; 0xa0
 800c260:	f300 831a 	bgt.w	800c898 <_vfprintf_r+0x13f0>
 800c264:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800c268:	2200      	movs	r2, #0
 800c26a:	2300      	movs	r3, #0
 800c26c:	f006 ffd6 	bl	801321c <__aeabi_dcmpeq>
 800c270:	2800      	cmp	r0, #0
 800c272:	f040 814b 	bne.w	800c50c <_vfprintf_r+0x1064>
 800c276:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c278:	f108 0201 	add.w	r2, r8, #1
 800c27c:	1e43      	subs	r3, r0, #1
 800c27e:	e88a 000c 	stmia.w	sl, {r2, r3}
 800c282:	18e4      	adds	r4, r4, r3
 800c284:	3501      	adds	r5, #1
 800c286:	2d07      	cmp	r5, #7
 800c288:	9429      	str	r4, [sp, #164]	; 0xa4
 800c28a:	9528      	str	r5, [sp, #160]	; 0xa0
 800c28c:	f10a 0a08 	add.w	sl, sl, #8
 800c290:	f300 82db 	bgt.w	800c84a <_vfprintf_r+0x13a2>
 800c294:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800c296:	3501      	adds	r5, #1
 800c298:	1864      	adds	r4, r4, r1
 800c29a:	aa23      	add	r2, sp, #140	; 0x8c
 800c29c:	2d07      	cmp	r5, #7
 800c29e:	f8ca 2000 	str.w	r2, [sl]
 800c2a2:	f8ca 1004 	str.w	r1, [sl, #4]
 800c2a6:	f10a 0a08 	add.w	sl, sl, #8
 800c2aa:	9429      	str	r4, [sp, #164]	; 0xa4
 800c2ac:	9528      	str	r5, [sp, #160]	; 0xa0
 800c2ae:	f77f adc4 	ble.w	800be3a <_vfprintf_r+0x992>
 800c2b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2b6:	aa27      	add	r2, sp, #156	; 0x9c
 800c2b8:	f005 f810 	bl	80112dc <__sprint_r>
 800c2bc:	2800      	cmp	r0, #0
 800c2be:	f47f a9fe 	bne.w	800b6be <_vfprintf_r+0x216>
 800c2c2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c2c6:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c2c8:	e5b7      	b.n	800be3a <_vfprintf_r+0x992>
 800c2ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2ce:	aa27      	add	r2, sp, #156	; 0x9c
 800c2d0:	f005 f804 	bl	80112dc <__sprint_r>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	f43f ae3d 	beq.w	800bf54 <_vfprintf_r+0xaac>
 800c2da:	f7ff b9f0 	b.w	800b6be <_vfprintf_r+0x216>
 800c2de:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2e2:	9307      	str	r3, [sp, #28]
 800c2e4:	aa27      	add	r2, sp, #156	; 0x9c
 800c2e6:	f004 fff9 	bl	80112dc <__sprint_r>
 800c2ea:	9b07      	ldr	r3, [sp, #28]
 800c2ec:	2800      	cmp	r0, #0
 800c2ee:	f47f a9e6 	bne.w	800b6be <_vfprintf_r+0x216>
 800c2f2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c2f4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c2f6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c2fa:	e4f9      	b.n	800bcf0 <_vfprintf_r+0x848>
 800c2fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c2fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c300:	aa27      	add	r2, sp, #156	; 0x9c
 800c302:	f004 ffeb 	bl	80112dc <__sprint_r>
 800c306:	2800      	cmp	r0, #0
 800c308:	f47f a9d9 	bne.w	800b6be <_vfprintf_r+0x216>
 800c30c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c30e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c310:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c314:	e4fd      	b.n	800bd12 <_vfprintf_r+0x86a>
 800c316:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c318:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c31a:	aa27      	add	r2, sp, #156	; 0x9c
 800c31c:	f004 ffde 	bl	80112dc <__sprint_r>
 800c320:	2800      	cmp	r0, #0
 800c322:	f47f a9cc 	bne.w	800b6be <_vfprintf_r+0x216>
 800c326:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c328:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c32c:	e4c0      	b.n	800bcb0 <_vfprintf_r+0x808>
 800c32e:	981a      	ldr	r0, [sp, #104]	; 0x68
 800c330:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
 800c334:	f10d 01cf 	add.w	r1, sp, #207	; 0xcf
 800c338:	260f      	movs	r6, #15
 800c33a:	2700      	movs	r7, #0
 800c33c:	ea04 0206 	and.w	r2, r4, r6
 800c340:	1883      	adds	r3, r0, r2
 800c342:	0924      	lsrs	r4, r4, #4
 800c344:	ea44 7c05 	orr.w	ip, r4, r5, lsl #28
 800c348:	092a      	lsrs	r2, r5, #4
 800c34a:	4688      	mov	r8, r1
 800c34c:	4664      	mov	r4, ip
 800c34e:	7819      	ldrb	r1, [r3, #0]
 800c350:	4615      	mov	r5, r2
 800c352:	ea54 0205 	orrs.w	r2, r4, r5
 800c356:	f888 1000 	strb.w	r1, [r8]
 800c35a:	f108 31ff 	add.w	r1, r8, #4294967295
 800c35e:	d1ed      	bne.n	800c33c <_vfprintf_r+0xe94>
 800c360:	9d08      	ldr	r5, [sp, #32]
 800c362:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 800c366:	ebc8 0605 	rsb	r6, r8, r5
 800c36a:	960f      	str	r6, [sp, #60]	; 0x3c
 800c36c:	f7ff bae2 	b.w	800b934 <_vfprintf_r+0x48c>
 800c370:	2d00      	cmp	r5, #0
 800c372:	bf08      	it	eq
 800c374:	2c0a      	cmpeq	r4, #10
 800c376:	f080 815f 	bcs.w	800c638 <_vfprintf_r+0x1190>
 800c37a:	ab44      	add	r3, sp, #272	; 0x110
 800c37c:	3430      	adds	r4, #48	; 0x30
 800c37e:	f803 4d41 	strb.w	r4, [r3, #-65]!
 800c382:	9a08      	ldr	r2, [sp, #32]
 800c384:	1ad1      	subs	r1, r2, r3
 800c386:	910f      	str	r1, [sp, #60]	; 0x3c
 800c388:	4698      	mov	r8, r3
 800c38a:	f7ff bad3 	b.w	800b934 <_vfprintf_r+0x48c>
 800c38e:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
 800c392:	f10d 08d0 	add.w	r8, sp, #208	; 0xd0
 800c396:	f7ff bacd 	b.w	800b934 <_vfprintf_r+0x48c>
 800c39a:	2302      	movs	r3, #2
 800c39c:	f7ff baec 	b.w	800b978 <_vfprintf_r+0x4d0>
 800c3a0:	4638      	mov	r0, r7
 800c3a2:	4621      	mov	r1, r4
 800c3a4:	aa27      	add	r2, sp, #156	; 0x9c
 800c3a6:	f004 ff99 	bl	80112dc <__sprint_r>
 800c3aa:	2800      	cmp	r0, #0
 800c3ac:	f47f a987 	bne.w	800b6be <_vfprintf_r+0x216>
 800c3b0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c3b2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c3b4:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c3b8:	e686      	b.n	800c0c8 <_vfprintf_r+0xc20>
 800c3ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c3bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c3be:	f8cd c01c 	str.w	ip, [sp, #28]
 800c3c2:	aa27      	add	r2, sp, #156	; 0x9c
 800c3c4:	f004 ff8a 	bl	80112dc <__sprint_r>
 800c3c8:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	f47f a976 	bne.w	800b6be <_vfprintf_r+0x216>
 800c3d2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c3d4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c3d6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c3da:	f7ff ba1c 	b.w	800b816 <_vfprintf_r+0x36e>
 800c3de:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c3e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c3e2:	aa27      	add	r2, sp, #156	; 0x9c
 800c3e4:	f004 ff7a 	bl	80112dc <__sprint_r>
 800c3e8:	2800      	cmp	r0, #0
 800c3ea:	f47f a968 	bne.w	800b6be <_vfprintf_r+0x216>
 800c3ee:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c3f0:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c3f2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c3f6:	f7ff ba24 	b.w	800b842 <_vfprintf_r+0x39a>
 800c3fa:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800c3fc:	2e00      	cmp	r6, #0
 800c3fe:	f340 8362 	ble.w	800cac6 <_vfprintf_r+0x161e>
 800c402:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800c404:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c406:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c408:	429d      	cmp	r5, r3
 800c40a:	bfa8      	it	ge
 800c40c:	461d      	movge	r5, r3
 800c40e:	eb08 0100 	add.w	r1, r8, r0
 800c412:	2d00      	cmp	r5, #0
 800c414:	910f      	str	r1, [sp, #60]	; 0x3c
 800c416:	dd0d      	ble.n	800c434 <_vfprintf_r+0xf8c>
 800c418:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c41a:	f8ca 8000 	str.w	r8, [sl]
 800c41e:	1c53      	adds	r3, r2, #1
 800c420:	1964      	adds	r4, r4, r5
 800c422:	2b07      	cmp	r3, #7
 800c424:	f8ca 5004 	str.w	r5, [sl, #4]
 800c428:	9429      	str	r4, [sp, #164]	; 0xa4
 800c42a:	9328      	str	r3, [sp, #160]	; 0xa0
 800c42c:	f10a 0a08 	add.w	sl, sl, #8
 800c430:	f300 84c8 	bgt.w	800cdc4 <_vfprintf_r+0x191c>
 800c434:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c436:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800c43a:	1b45      	subs	r5, r0, r5
 800c43c:	2d00      	cmp	r5, #0
 800c43e:	f340 8136 	ble.w	800c6ae <_vfprintf_r+0x1206>
 800c442:	2d10      	cmp	r5, #16
 800c444:	f340 811a 	ble.w	800c67c <_vfprintf_r+0x11d4>
 800c448:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c44a:	4f8b      	ldr	r7, [pc, #556]	; (800c678 <_vfprintf_r+0x11d0>)
 800c44c:	f8ca 9000 	str.w	r9, [sl]
 800c450:	2610      	movs	r6, #16
 800c452:	3301      	adds	r3, #1
 800c454:	f1a5 0211 	sub.w	r2, r5, #17
 800c458:	19a4      	adds	r4, r4, r6
 800c45a:	2b07      	cmp	r3, #7
 800c45c:	f8ca 6004 	str.w	r6, [sl, #4]
 800c460:	9712      	str	r7, [sp, #72]	; 0x48
 800c462:	9429      	str	r4, [sp, #164]	; 0xa4
 800c464:	9328      	str	r3, [sp, #160]	; 0xa0
 800c466:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800c46a:	f10a 0a08 	add.w	sl, sl, #8
 800c46e:	f300 849b 	bgt.w	800cda8 <_vfprintf_r+0x1900>
 800c472:	3d10      	subs	r5, #16
 800c474:	2d10      	cmp	r5, #16
 800c476:	f340 8104 	ble.w	800c682 <_vfprintf_r+0x11da>
 800c47a:	b187      	cbz	r7, 800c49e <_vfprintf_r+0xff6>
 800c47c:	3301      	adds	r3, #1
 800c47e:	3410      	adds	r4, #16
 800c480:	2b07      	cmp	r3, #7
 800c482:	f8ca 9000 	str.w	r9, [sl]
 800c486:	f8ca 6004 	str.w	r6, [sl, #4]
 800c48a:	9429      	str	r4, [sp, #164]	; 0xa4
 800c48c:	9328      	str	r3, [sp, #160]	; 0xa0
 800c48e:	f10a 0a08 	add.w	sl, sl, #8
 800c492:	f300 84c0 	bgt.w	800ce16 <_vfprintf_r+0x196e>
 800c496:	3d10      	subs	r5, #16
 800c498:	2d10      	cmp	r5, #16
 800c49a:	f340 80f2 	ble.w	800c682 <_vfprintf_r+0x11da>
 800c49e:	4621      	mov	r1, r4
 800c4a0:	4652      	mov	r2, sl
 800c4a2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c4a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c4a6:	e00d      	b.n	800c4c4 <_vfprintf_r+0x101c>
 800c4a8:	1c43      	adds	r3, r0, #1
 800c4aa:	f8c2 9000 	str.w	r9, [r2]
 800c4ae:	6056      	str	r6, [r2, #4]
 800c4b0:	3110      	adds	r1, #16
 800c4b2:	3208      	adds	r2, #8
 800c4b4:	2b07      	cmp	r3, #7
 800c4b6:	9328      	str	r3, [sp, #160]	; 0xa0
 800c4b8:	9129      	str	r1, [sp, #164]	; 0xa4
 800c4ba:	dc1b      	bgt.n	800c4f4 <_vfprintf_r+0x104c>
 800c4bc:	3d10      	subs	r5, #16
 800c4be:	2d10      	cmp	r5, #16
 800c4c0:	f340 8457 	ble.w	800cd72 <_vfprintf_r+0x18ca>
 800c4c4:	1c58      	adds	r0, r3, #1
 800c4c6:	f8c2 9000 	str.w	r9, [r2]
 800c4ca:	6056      	str	r6, [r2, #4]
 800c4cc:	3110      	adds	r1, #16
 800c4ce:	3208      	adds	r2, #8
 800c4d0:	2807      	cmp	r0, #7
 800c4d2:	9129      	str	r1, [sp, #164]	; 0xa4
 800c4d4:	9028      	str	r0, [sp, #160]	; 0xa0
 800c4d6:	f1a5 0510 	sub.w	r5, r5, #16
 800c4da:	dde5      	ble.n	800c4a8 <_vfprintf_r+0x1000>
 800c4dc:	4638      	mov	r0, r7
 800c4de:	4621      	mov	r1, r4
 800c4e0:	aa27      	add	r2, sp, #156	; 0x9c
 800c4e2:	f004 fefb 	bl	80112dc <__sprint_r>
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f47f a8e9 	bne.w	800b6be <_vfprintf_r+0x216>
 800c4ec:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800c4ee:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c4f0:	aa34      	add	r2, sp, #208	; 0xd0
 800c4f2:	e7d9      	b.n	800c4a8 <_vfprintf_r+0x1000>
 800c4f4:	4638      	mov	r0, r7
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	aa27      	add	r2, sp, #156	; 0x9c
 800c4fa:	f004 feef 	bl	80112dc <__sprint_r>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	f47f a8dd 	bne.w	800b6be <_vfprintf_r+0x216>
 800c504:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800c506:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c508:	aa34      	add	r2, sp, #208	; 0xd0
 800c50a:	e7d7      	b.n	800c4bc <_vfprintf_r+0x1014>
 800c50c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800c50e:	3e01      	subs	r6, #1
 800c510:	2e00      	cmp	r6, #0
 800c512:	f77f aebf 	ble.w	800c294 <_vfprintf_r+0xdec>
 800c516:	2e10      	cmp	r6, #16
 800c518:	f340 81cb 	ble.w	800c8b2 <_vfprintf_r+0x140a>
 800c51c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c51e:	4a56      	ldr	r2, [pc, #344]	; (800c678 <_vfprintf_r+0x11d0>)
 800c520:	f8ca 9000 	str.w	r9, [sl]
 800c524:	2710      	movs	r7, #16
 800c526:	3501      	adds	r5, #1
 800c528:	f1a1 0812 	sub.w	r8, r1, #18
 800c52c:	19e4      	adds	r4, r4, r7
 800c52e:	2d07      	cmp	r5, #7
 800c530:	f8ca 7004 	str.w	r7, [sl, #4]
 800c534:	920f      	str	r2, [sp, #60]	; 0x3c
 800c536:	9429      	str	r4, [sp, #164]	; 0xa4
 800c538:	9528      	str	r5, [sp, #160]	; 0xa0
 800c53a:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800c53e:	f10a 0a08 	add.w	sl, sl, #8
 800c542:	f300 8408 	bgt.w	800cd56 <_vfprintf_r+0x18ae>
 800c546:	3e10      	subs	r6, #16
 800c548:	2e10      	cmp	r6, #16
 800c54a:	f340 81b4 	ble.w	800c8b6 <_vfprintf_r+0x140e>
 800c54e:	f1b8 0f00 	cmp.w	r8, #0
 800c552:	d010      	beq.n	800c576 <_vfprintf_r+0x10ce>
 800c554:	3501      	adds	r5, #1
 800c556:	3410      	adds	r4, #16
 800c558:	2d07      	cmp	r5, #7
 800c55a:	f8ca 9000 	str.w	r9, [sl]
 800c55e:	f8ca 7004 	str.w	r7, [sl, #4]
 800c562:	9429      	str	r4, [sp, #164]	; 0xa4
 800c564:	9528      	str	r5, [sp, #160]	; 0xa0
 800c566:	f10a 0a08 	add.w	sl, sl, #8
 800c56a:	f300 840f 	bgt.w	800cd8c <_vfprintf_r+0x18e4>
 800c56e:	3e10      	subs	r6, #16
 800c570:	2e10      	cmp	r6, #16
 800c572:	f340 81a0 	ble.w	800c8b6 <_vfprintf_r+0x140e>
 800c576:	4623      	mov	r3, r4
 800c578:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800c57c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c57e:	e00f      	b.n	800c5a0 <_vfprintf_r+0x10f8>
 800c580:	3501      	adds	r5, #1
 800c582:	3310      	adds	r3, #16
 800c584:	2d07      	cmp	r5, #7
 800c586:	f8ca 9000 	str.w	r9, [sl]
 800c58a:	f8ca 7004 	str.w	r7, [sl, #4]
 800c58e:	f10a 0a08 	add.w	sl, sl, #8
 800c592:	9329      	str	r3, [sp, #164]	; 0xa4
 800c594:	9528      	str	r5, [sp, #160]	; 0xa0
 800c596:	dc1e      	bgt.n	800c5d6 <_vfprintf_r+0x112e>
 800c598:	3e10      	subs	r6, #16
 800c59a:	2e10      	cmp	r6, #16
 800c59c:	f340 839d 	ble.w	800ccda <_vfprintf_r+0x1832>
 800c5a0:	3501      	adds	r5, #1
 800c5a2:	3310      	adds	r3, #16
 800c5a4:	2d07      	cmp	r5, #7
 800c5a6:	f8ca 9000 	str.w	r9, [sl]
 800c5aa:	f8ca 7004 	str.w	r7, [sl, #4]
 800c5ae:	f1a6 0610 	sub.w	r6, r6, #16
 800c5b2:	f10a 0a08 	add.w	sl, sl, #8
 800c5b6:	9329      	str	r3, [sp, #164]	; 0xa4
 800c5b8:	9528      	str	r5, [sp, #160]	; 0xa0
 800c5ba:	dde1      	ble.n	800c580 <_vfprintf_r+0x10d8>
 800c5bc:	4640      	mov	r0, r8
 800c5be:	4621      	mov	r1, r4
 800c5c0:	aa27      	add	r2, sp, #156	; 0x9c
 800c5c2:	f004 fe8b 	bl	80112dc <__sprint_r>
 800c5c6:	2800      	cmp	r0, #0
 800c5c8:	f47f a879 	bne.w	800b6be <_vfprintf_r+0x216>
 800c5cc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c5ce:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800c5d0:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c5d4:	e7d4      	b.n	800c580 <_vfprintf_r+0x10d8>
 800c5d6:	4640      	mov	r0, r8
 800c5d8:	4621      	mov	r1, r4
 800c5da:	aa27      	add	r2, sp, #156	; 0x9c
 800c5dc:	f004 fe7e 	bl	80112dc <__sprint_r>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	f47f a86c 	bne.w	800b6be <_vfprintf_r+0x216>
 800c5e6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c5e8:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800c5ea:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c5ee:	e7d3      	b.n	800c598 <_vfprintf_r+0x10f0>
 800c5f0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c5f2:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800c678 <_vfprintf_r+0x11d0>
 800c5f6:	1964      	adds	r4, r4, r5
 800c5f8:	1c4b      	adds	r3, r1, #1
 800c5fa:	f8ca 8000 	str.w	r8, [sl]
 800c5fe:	f8ca 5004 	str.w	r5, [sl, #4]
 800c602:	e413      	b.n	800be2c <_vfprintf_r+0x984>
 800c604:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c606:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c608:	aa27      	add	r2, sp, #156	; 0x9c
 800c60a:	f004 fe67 	bl	80112dc <__sprint_r>
 800c60e:	2800      	cmp	r0, #0
 800c610:	f47f a855 	bne.w	800b6be <_vfprintf_r+0x216>
 800c614:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c616:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c618:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c61c:	e42e      	b.n	800be7c <_vfprintf_r+0x9d4>
 800c61e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c620:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c622:	aa27      	add	r2, sp, #156	; 0x9c
 800c624:	f004 fe5a 	bl	80112dc <__sprint_r>
 800c628:	2800      	cmp	r0, #0
 800c62a:	f47f a848 	bne.w	800b6be <_vfprintf_r+0x216>
 800c62e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c630:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c632:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c636:	e436      	b.n	800bea6 <_vfprintf_r+0x9fe>
 800c638:	f10d 06cf 	add.w	r6, sp, #207	; 0xcf
 800c63c:	4677      	mov	r7, lr
 800c63e:	4620      	mov	r0, r4
 800c640:	4629      	mov	r1, r5
 800c642:	220a      	movs	r2, #10
 800c644:	2300      	movs	r3, #0
 800c646:	f006 fe1b 	bl	8013280 <__aeabi_uldivmod>
 800c64a:	3230      	adds	r2, #48	; 0x30
 800c64c:	7032      	strb	r2, [r6, #0]
 800c64e:	4620      	mov	r0, r4
 800c650:	4629      	mov	r1, r5
 800c652:	220a      	movs	r2, #10
 800c654:	2300      	movs	r3, #0
 800c656:	f006 fe13 	bl	8013280 <__aeabi_uldivmod>
 800c65a:	4604      	mov	r4, r0
 800c65c:	460d      	mov	r5, r1
 800c65e:	ea54 0105 	orrs.w	r1, r4, r5
 800c662:	46b0      	mov	r8, r6
 800c664:	f106 36ff 	add.w	r6, r6, #4294967295
 800c668:	d1e9      	bne.n	800c63e <_vfprintf_r+0x1196>
 800c66a:	9808      	ldr	r0, [sp, #32]
 800c66c:	ebc8 0400 	rsb	r4, r8, r0
 800c670:	46be      	mov	lr, r7
 800c672:	940f      	str	r4, [sp, #60]	; 0x3c
 800c674:	f7ff b95e 	b.w	800b934 <_vfprintf_r+0x48c>
 800c678:	08013aa8 	.word	0x08013aa8
 800c67c:	4995      	ldr	r1, [pc, #596]	; (800c8d4 <_vfprintf_r+0x142c>)
 800c67e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c680:	9112      	str	r1, [sp, #72]	; 0x48
 800c682:	1c59      	adds	r1, r3, #1
 800c684:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c686:	1964      	adds	r4, r4, r5
 800c688:	2907      	cmp	r1, #7
 800c68a:	e88a 0021 	stmia.w	sl, {r0, r5}
 800c68e:	9429      	str	r4, [sp, #164]	; 0xa4
 800c690:	9128      	str	r1, [sp, #160]	; 0xa0
 800c692:	f10a 0a08 	add.w	sl, sl, #8
 800c696:	dd0a      	ble.n	800c6ae <_vfprintf_r+0x1206>
 800c698:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c69a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c69c:	aa27      	add	r2, sp, #156	; 0x9c
 800c69e:	f004 fe1d 	bl	80112dc <__sprint_r>
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	f47f a80b 	bne.w	800b6be <_vfprintf_r+0x216>
 800c6a8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c6aa:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c6ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c6b0:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c6b2:	9f15      	ldr	r7, [sp, #84]	; 0x54
 800c6b4:	4283      	cmp	r3, r0
 800c6b6:	4447      	add	r7, r8
 800c6b8:	db7c      	blt.n	800c7b4 <_vfprintf_r+0x130c>
 800c6ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6bc:	07d1      	lsls	r1, r2, #31
 800c6be:	d479      	bmi.n	800c7b4 <_vfprintf_r+0x130c>
 800c6c0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800c6c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c6c4:	1bf6      	subs	r6, r6, r7
 800c6c6:	1ad2      	subs	r2, r2, r3
 800c6c8:	42b2      	cmp	r2, r6
 800c6ca:	bfb8      	it	lt
 800c6cc:	4616      	movlt	r6, r2
 800c6ce:	2e00      	cmp	r6, #0
 800c6d0:	dd0d      	ble.n	800c6ee <_vfprintf_r+0x1246>
 800c6d2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c6d4:	f8ca 7000 	str.w	r7, [sl]
 800c6d8:	1c48      	adds	r0, r1, #1
 800c6da:	19a4      	adds	r4, r4, r6
 800c6dc:	2807      	cmp	r0, #7
 800c6de:	f8ca 6004 	str.w	r6, [sl, #4]
 800c6e2:	9429      	str	r4, [sp, #164]	; 0xa4
 800c6e4:	9028      	str	r0, [sp, #160]	; 0xa0
 800c6e6:	f10a 0a08 	add.w	sl, sl, #8
 800c6ea:	f300 83a2 	bgt.w	800ce32 <_vfprintf_r+0x198a>
 800c6ee:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
 800c6f2:	1a55      	subs	r5, r2, r1
 800c6f4:	2d00      	cmp	r5, #0
 800c6f6:	f77f aba0 	ble.w	800be3a <_vfprintf_r+0x992>
 800c6fa:	2d10      	cmp	r5, #16
 800c6fc:	f77f af78 	ble.w	800c5f0 <_vfprintf_r+0x1148>
 800c700:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c702:	f8ca 9000 	str.w	r9, [sl]
 800c706:	2610      	movs	r6, #16
 800c708:	1c41      	adds	r1, r0, #1
 800c70a:	f1a5 0711 	sub.w	r7, r5, #17
 800c70e:	19a4      	adds	r4, r4, r6
 800c710:	2907      	cmp	r1, #7
 800c712:	f8ca 6004 	str.w	r6, [sl, #4]
 800c716:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800c8d4 <_vfprintf_r+0x142c>
 800c71a:	9429      	str	r4, [sp, #164]	; 0xa4
 800c71c:	9128      	str	r1, [sp, #160]	; 0xa0
 800c71e:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800c722:	f10a 0a08 	add.w	sl, sl, #8
 800c726:	f300 8393 	bgt.w	800ce50 <_vfprintf_r+0x19a8>
 800c72a:	3d10      	subs	r5, #16
 800c72c:	2d10      	cmp	r5, #16
 800c72e:	f77f af62 	ble.w	800c5f6 <_vfprintf_r+0x114e>
 800c732:	b187      	cbz	r7, 800c756 <_vfprintf_r+0x12ae>
 800c734:	3101      	adds	r1, #1
 800c736:	3410      	adds	r4, #16
 800c738:	2907      	cmp	r1, #7
 800c73a:	f8ca 9000 	str.w	r9, [sl]
 800c73e:	f8ca 6004 	str.w	r6, [sl, #4]
 800c742:	9429      	str	r4, [sp, #164]	; 0xa4
 800c744:	9128      	str	r1, [sp, #160]	; 0xa0
 800c746:	f10a 0a08 	add.w	sl, sl, #8
 800c74a:	f300 83af 	bgt.w	800ceac <_vfprintf_r+0x1a04>
 800c74e:	3d10      	subs	r5, #16
 800c750:	2d10      	cmp	r5, #16
 800c752:	f77f af50 	ble.w	800c5f6 <_vfprintf_r+0x114e>
 800c756:	4622      	mov	r2, r4
 800c758:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c75a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c75c:	e00f      	b.n	800c77e <_vfprintf_r+0x12d6>
 800c75e:	1c59      	adds	r1, r3, #1
 800c760:	3210      	adds	r2, #16
 800c762:	2907      	cmp	r1, #7
 800c764:	f8ca 9000 	str.w	r9, [sl]
 800c768:	f8ca 6004 	str.w	r6, [sl, #4]
 800c76c:	f10a 0a08 	add.w	sl, sl, #8
 800c770:	9128      	str	r1, [sp, #160]	; 0xa0
 800c772:	9229      	str	r2, [sp, #164]	; 0xa4
 800c774:	dc3c      	bgt.n	800c7f0 <_vfprintf_r+0x1348>
 800c776:	3d10      	subs	r5, #16
 800c778:	2d10      	cmp	r5, #16
 800c77a:	f340 8195 	ble.w	800caa8 <_vfprintf_r+0x1600>
 800c77e:	1c4b      	adds	r3, r1, #1
 800c780:	3210      	adds	r2, #16
 800c782:	2b07      	cmp	r3, #7
 800c784:	f8ca 9000 	str.w	r9, [sl]
 800c788:	f8ca 6004 	str.w	r6, [sl, #4]
 800c78c:	f1a5 0510 	sub.w	r5, r5, #16
 800c790:	f10a 0a08 	add.w	sl, sl, #8
 800c794:	9229      	str	r2, [sp, #164]	; 0xa4
 800c796:	9328      	str	r3, [sp, #160]	; 0xa0
 800c798:	dde1      	ble.n	800c75e <_vfprintf_r+0x12b6>
 800c79a:	4638      	mov	r0, r7
 800c79c:	4621      	mov	r1, r4
 800c79e:	aa27      	add	r2, sp, #156	; 0x9c
 800c7a0:	f004 fd9c 	bl	80112dc <__sprint_r>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	f47e af8a 	bne.w	800b6be <_vfprintf_r+0x216>
 800c7aa:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c7ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c7ae:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c7b2:	e7d4      	b.n	800c75e <_vfprintf_r+0x12b6>
 800c7b4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c7b6:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c7b8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c7ba:	f8ca 1000 	str.w	r1, [sl]
 800c7be:	1824      	adds	r4, r4, r0
 800c7c0:	1c51      	adds	r1, r2, #1
 800c7c2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c7c4:	2907      	cmp	r1, #7
 800c7c6:	f8ca 0004 	str.w	r0, [sl, #4]
 800c7ca:	9429      	str	r4, [sp, #164]	; 0xa4
 800c7cc:	9128      	str	r1, [sp, #160]	; 0xa0
 800c7ce:	f10a 0a08 	add.w	sl, sl, #8
 800c7d2:	f77f af75 	ble.w	800c6c0 <_vfprintf_r+0x1218>
 800c7d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c7d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c7da:	aa27      	add	r2, sp, #156	; 0x9c
 800c7dc:	f004 fd7e 	bl	80112dc <__sprint_r>
 800c7e0:	2800      	cmp	r0, #0
 800c7e2:	f47e af6c 	bne.w	800b6be <_vfprintf_r+0x216>
 800c7e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c7e8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c7ea:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c7ee:	e767      	b.n	800c6c0 <_vfprintf_r+0x1218>
 800c7f0:	4638      	mov	r0, r7
 800c7f2:	4621      	mov	r1, r4
 800c7f4:	aa27      	add	r2, sp, #156	; 0x9c
 800c7f6:	f004 fd71 	bl	80112dc <__sprint_r>
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	f47e af5f 	bne.w	800b6be <_vfprintf_r+0x216>
 800c800:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800c802:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c804:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c808:	e7b5      	b.n	800c776 <_vfprintf_r+0x12ce>
 800c80a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c80c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c80e:	aa27      	add	r2, sp, #156	; 0x9c
 800c810:	f004 fd64 	bl	80112dc <__sprint_r>
 800c814:	2800      	cmp	r0, #0
 800c816:	f47e af52 	bne.w	800b6be <_vfprintf_r+0x216>
 800c81a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c81c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c81e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c822:	e48e      	b.n	800c142 <_vfprintf_r+0xc9a>
 800c824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c826:	07da      	lsls	r2, r3, #31
 800c828:	f53f ad00 	bmi.w	800c22c <_vfprintf_r+0xd84>
 800c82c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800c82e:	f8ca 8000 	str.w	r8, [sl]
 800c832:	1c45      	adds	r5, r0, #1
 800c834:	3401      	adds	r4, #1
 800c836:	2101      	movs	r1, #1
 800c838:	2d07      	cmp	r5, #7
 800c83a:	f8ca 1004 	str.w	r1, [sl, #4]
 800c83e:	f10a 0a08 	add.w	sl, sl, #8
 800c842:	9429      	str	r4, [sp, #164]	; 0xa4
 800c844:	9528      	str	r5, [sp, #160]	; 0xa0
 800c846:	f77f ad25 	ble.w	800c294 <_vfprintf_r+0xdec>
 800c84a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c84c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c84e:	aa27      	add	r2, sp, #156	; 0x9c
 800c850:	f004 fd44 	bl	80112dc <__sprint_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	f47e af32 	bne.w	800b6be <_vfprintf_r+0x216>
 800c85a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c85e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c860:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800c862:	e517      	b.n	800c294 <_vfprintf_r+0xdec>
 800c864:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c866:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c868:	aa27      	add	r2, sp, #156	; 0x9c
 800c86a:	f004 fd37 	bl	80112dc <__sprint_r>
 800c86e:	2800      	cmp	r0, #0
 800c870:	f47e af25 	bne.w	800b6be <_vfprintf_r+0x216>
 800c874:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c876:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c878:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c87c:	e472      	b.n	800c164 <_vfprintf_r+0xcbc>
 800c87e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c880:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c882:	aa27      	add	r2, sp, #156	; 0x9c
 800c884:	f004 fd2a 	bl	80112dc <__sprint_r>
 800c888:	2800      	cmp	r0, #0
 800c88a:	f47e af18 	bne.w	800b6be <_vfprintf_r+0x216>
 800c88e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c890:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800c892:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c896:	e4d8      	b.n	800c24a <_vfprintf_r+0xda2>
 800c898:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c89a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c89c:	aa27      	add	r2, sp, #156	; 0x9c
 800c89e:	f004 fd1d 	bl	80112dc <__sprint_r>
 800c8a2:	2800      	cmp	r0, #0
 800c8a4:	f47e af0b 	bne.w	800b6be <_vfprintf_r+0x216>
 800c8a8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800c8aa:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800c8ac:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c8b0:	e4d8      	b.n	800c264 <_vfprintf_r+0xdbc>
 800c8b2:	4808      	ldr	r0, [pc, #32]	; (800c8d4 <_vfprintf_r+0x142c>)
 800c8b4:	900f      	str	r0, [sp, #60]	; 0x3c
 800c8b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c8b8:	19a4      	adds	r4, r4, r6
 800c8ba:	3501      	adds	r5, #1
 800c8bc:	e88a 0048 	stmia.w	sl, {r3, r6}
 800c8c0:	e4e1      	b.n	800c286 <_vfprintf_r+0xdde>
 800c8c2:	212d      	movs	r1, #45	; 0x2d
 800c8c4:	4264      	negs	r4, r4
 800c8c6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c8ca:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	f7ff b812 	b.w	800b8f8 <_vfprintf_r+0x450>
 800c8d4:	08013aa8 	.word	0x08013aa8
 800c8d8:	f8cd c01c 	str.w	ip, [sp, #28]
 800c8dc:	f003 fd0e 	bl	80102fc <__fpclassifyd>
 800c8e0:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	f000 8172 	beq.w	800cbce <_vfprintf_r+0x1726>
 800c8ea:	f1bc 3fff 	cmp.w	ip, #4294967295
 800c8ee:	f000 83bc 	beq.w	800d06a <_vfprintf_r+0x1bc2>
 800c8f2:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c8f4:	2f67      	cmp	r7, #103	; 0x67
 800c8f6:	f000 8388 	beq.w	800d00a <_vfprintf_r+0x1b62>
 800c8fa:	2f47      	cmp	r7, #71	; 0x47
 800c8fc:	f000 8385 	beq.w	800d00a <_vfprintf_r+0x1b62>
 800c900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c902:	2c00      	cmp	r4, #0
 800c904:	f442 7180 	orr.w	r1, r2, #256	; 0x100
 800c908:	9117      	str	r1, [sp, #92]	; 0x5c
 800c90a:	f2c0 8396 	blt.w	800d03a <_vfprintf_r+0x1b92>
 800c90e:	2000      	movs	r0, #0
 800c910:	9012      	str	r0, [sp, #72]	; 0x48
 800c912:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c914:	2f66      	cmp	r7, #102	; 0x66
 800c916:	f000 834f 	beq.w	800cfb8 <_vfprintf_r+0x1b10>
 800c91a:	2f46      	cmp	r7, #70	; 0x46
 800c91c:	f000 834c 	beq.w	800cfb8 <_vfprintf_r+0x1b10>
 800c920:	2f65      	cmp	r7, #101	; 0x65
 800c922:	f000 839f 	beq.w	800d064 <_vfprintf_r+0x1bbc>
 800c926:	2f45      	cmp	r7, #69	; 0x45
 800c928:	f000 839c 	beq.w	800d064 <_vfprintf_r+0x1bbc>
 800c92c:	4667      	mov	r7, ip
 800c92e:	2102      	movs	r1, #2
 800c930:	e88d 0082 	stmia.w	sp, {r1, r7}
 800c934:	a822      	add	r0, sp, #136	; 0x88
 800c936:	a921      	add	r1, sp, #132	; 0x84
 800c938:	ad20      	add	r5, sp, #128	; 0x80
 800c93a:	4632      	mov	r2, r6
 800c93c:	9004      	str	r0, [sp, #16]
 800c93e:	4623      	mov	r3, r4
 800c940:	9502      	str	r5, [sp, #8]
 800c942:	9103      	str	r1, [sp, #12]
 800c944:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c946:	f8cd c01c 	str.w	ip, [sp, #28]
 800c94a:	f000 fe35 	bl	800d5b8 <_dtoa_r>
 800c94e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c950:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c954:	2a67      	cmp	r2, #103	; 0x67
 800c956:	4680      	mov	r8, r0
 800c958:	d001      	beq.n	800c95e <_vfprintf_r+0x14b6>
 800c95a:	2a47      	cmp	r2, #71	; 0x47
 800c95c:	d103      	bne.n	800c966 <_vfprintf_r+0x14be>
 800c95e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c960:	07d8      	lsls	r0, r3, #31
 800c962:	f140 8385 	bpl.w	800d070 <_vfprintf_r+0x1bc8>
 800c966:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c968:	2946      	cmp	r1, #70	; 0x46
 800c96a:	eb08 0507 	add.w	r5, r8, r7
 800c96e:	f000 8339 	beq.w	800cfe4 <_vfprintf_r+0x1b3c>
 800c972:	4630      	mov	r0, r6
 800c974:	4621      	mov	r1, r4
 800c976:	2200      	movs	r2, #0
 800c978:	2300      	movs	r3, #0
 800c97a:	f8cd c01c 	str.w	ip, [sp, #28]
 800c97e:	f006 fc4d 	bl	801321c <__aeabi_dcmpeq>
 800c982:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c986:	b9e8      	cbnz	r0, 800c9c4 <_vfprintf_r+0x151c>
 800c988:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800c98a:	42b5      	cmp	r5, r6
 800c98c:	f240 83e4 	bls.w	800d158 <_vfprintf_r+0x1cb0>
 800c990:	4633      	mov	r3, r6
 800c992:	2430      	movs	r4, #48	; 0x30
 800c994:	f803 4b01 	strb.w	r4, [r3], #1
 800c998:	43f1      	mvns	r1, r6
 800c99a:	1868      	adds	r0, r5, r1
 800c99c:	42ab      	cmp	r3, r5
 800c99e:	9322      	str	r3, [sp, #136]	; 0x88
 800c9a0:	f000 0201 	and.w	r2, r0, #1
 800c9a4:	d00d      	beq.n	800c9c2 <_vfprintf_r+0x151a>
 800c9a6:	b122      	cbz	r2, 800c9b2 <_vfprintf_r+0x150a>
 800c9a8:	3301      	adds	r3, #1
 800c9aa:	42ab      	cmp	r3, r5
 800c9ac:	7074      	strb	r4, [r6, #1]
 800c9ae:	9322      	str	r3, [sp, #136]	; 0x88
 800c9b0:	d007      	beq.n	800c9c2 <_vfprintf_r+0x151a>
 800c9b2:	461e      	mov	r6, r3
 800c9b4:	f806 4b01 	strb.w	r4, [r6], #1
 800c9b8:	705c      	strb	r4, [r3, #1]
 800c9ba:	1c73      	adds	r3, r6, #1
 800c9bc:	42ab      	cmp	r3, r5
 800c9be:	9322      	str	r3, [sp, #136]	; 0x88
 800c9c0:	d1f7      	bne.n	800c9b2 <_vfprintf_r+0x150a>
 800c9c2:	461d      	mov	r5, r3
 800c9c4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c9c6:	ebc8 0505 	rsb	r5, r8, r5
 800c9ca:	2c67      	cmp	r4, #103	; 0x67
 800c9cc:	9511      	str	r5, [sp, #68]	; 0x44
 800c9ce:	f000 827a 	beq.w	800cec6 <_vfprintf_r+0x1a1e>
 800c9d2:	2c47      	cmp	r4, #71	; 0x47
 800c9d4:	f000 8277 	beq.w	800cec6 <_vfprintf_r+0x1a1e>
 800c9d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c9da:	2966      	cmp	r1, #102	; 0x66
 800c9dc:	f040 83be 	bne.w	800d15c <_vfprintf_r+0x1cb4>
 800c9e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c9e2:	2a00      	cmp	r2, #0
 800c9e4:	f340 8397 	ble.w	800d116 <_vfprintf_r+0x1c6e>
 800c9e8:	f1bc 0f00 	cmp.w	ip, #0
 800c9ec:	f040 837c 	bne.w	800d0e8 <_vfprintf_r+0x1c40>
 800c9f0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c9f2:	07e5      	lsls	r5, r4, #31
 800c9f4:	f100 8378 	bmi.w	800d0e8 <_vfprintf_r+0x1c40>
 800c9f8:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800c9fc:	910c      	str	r1, [sp, #48]	; 0x30
 800c9fe:	920f      	str	r2, [sp, #60]	; 0x3c
 800ca00:	9215      	str	r2, [sp, #84]	; 0x54
 800ca02:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800ca04:	2d00      	cmp	r5, #0
 800ca06:	f000 823e 	beq.w	800ce86 <_vfprintf_r+0x19de>
 800ca0a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800ca0c:	242d      	movs	r4, #45	; 0x2d
 800ca0e:	2000      	movs	r0, #0
 800ca10:	f88d 407b 	strb.w	r4, [sp, #123]	; 0x7b
 800ca14:	9109      	str	r1, [sp, #36]	; 0x24
 800ca16:	9012      	str	r0, [sp, #72]	; 0x48
 800ca18:	f7fe becf 	b.w	800b7ba <_vfprintf_r+0x312>
 800ca1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca1e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800ca22:	f000 8115 	beq.w	800cc50 <_vfprintf_r+0x17a8>
 800ca26:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ca28:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ca2a:	1d0e      	adds	r6, r1, #4
 800ca2c:	8824      	ldrh	r4, [r4, #0]
 800ca2e:	9610      	str	r6, [sp, #64]	; 0x40
 800ca30:	4603      	mov	r3, r0
 800ca32:	2500      	movs	r5, #0
 800ca34:	f7fe bfa0 	b.w	800b978 <_vfprintf_r+0x4d0>
 800ca38:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca3a:	06ca      	lsls	r2, r1, #27
 800ca3c:	f100 8100 	bmi.w	800cc40 <_vfprintf_r+0x1798>
 800ca40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca42:	065b      	lsls	r3, r3, #25
 800ca44:	f140 822a 	bpl.w	800ce9c <_vfprintf_r+0x19f4>
 800ca48:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ca4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca4c:	6803      	ldr	r3, [r0, #0]
 800ca4e:	1d04      	adds	r4, r0, #4
 800ca50:	9410      	str	r4, [sp, #64]	; 0x40
 800ca52:	801a      	strh	r2, [r3, #0]
 800ca54:	f7fe bd6d 	b.w	800b532 <_vfprintf_r+0x8a>
 800ca58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca5a:	0654      	lsls	r4, r2, #25
 800ca5c:	f140 80e7 	bpl.w	800cc2e <_vfprintf_r+0x1786>
 800ca60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ca62:	f9b3 4000 	ldrsh.w	r4, [r3]
 800ca66:	f7ff b85c 	b.w	800bb22 <_vfprintf_r+0x67a>
 800ca6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca6c:	064b      	lsls	r3, r1, #25
 800ca6e:	f140 80d7 	bpl.w	800cc20 <_vfprintf_r+0x1778>
 800ca72:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ca74:	1d05      	adds	r5, r0, #4
 800ca76:	9510      	str	r5, [sp, #64]	; 0x40
 800ca78:	8804      	ldrh	r4, [r0, #0]
 800ca7a:	2500      	movs	r5, #0
 800ca7c:	f7fe bfa8 	b.w	800b9d0 <_vfprintf_r+0x528>
 800ca80:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ca82:	0670      	lsls	r0, r6, #25
 800ca84:	f140 80c3 	bpl.w	800cc0e <_vfprintf_r+0x1766>
 800ca88:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ca8a:	1d0e      	adds	r6, r1, #4
 800ca8c:	880c      	ldrh	r4, [r1, #0]
 800ca8e:	9610      	str	r6, [sp, #64]	; 0x40
 800ca90:	2301      	movs	r3, #1
 800ca92:	2500      	movs	r5, #0
 800ca94:	f7fe bf70 	b.w	800b978 <_vfprintf_r+0x4d0>
 800ca98:	f89b 8000 	ldrb.w	r8, [fp]
 800ca9c:	f7fe bd82 	b.w	800b5a4 <_vfprintf_r+0xfc>
 800caa0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800caa2:	4eb5      	ldr	r6, [pc, #724]	; (800cd78 <_vfprintf_r+0x18d0>)
 800caa4:	f7ff b99e 	b.w	800bde4 <_vfprintf_r+0x93c>
 800caa8:	4614      	mov	r4, r2
 800caaa:	e5a4      	b.n	800c5f6 <_vfprintf_r+0x114e>
 800caac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800caae:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cab0:	aa27      	add	r2, sp, #156	; 0x9c
 800cab2:	f004 fc13 	bl	80112dc <__sprint_r>
 800cab6:	2800      	cmp	r0, #0
 800cab8:	f47e ae01 	bne.w	800b6be <_vfprintf_r+0x216>
 800cabc:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cabe:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cac2:	f7ff baa5 	b.w	800c010 <_vfprintf_r+0xb68>
 800cac6:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800cac8:	4aac      	ldr	r2, [pc, #688]	; (800cd7c <_vfprintf_r+0x18d4>)
 800caca:	1c43      	adds	r3, r0, #1
 800cacc:	3401      	adds	r4, #1
 800cace:	2101      	movs	r1, #1
 800cad0:	2b07      	cmp	r3, #7
 800cad2:	f8ca 2000 	str.w	r2, [sl]
 800cad6:	f8ca 1004 	str.w	r1, [sl, #4]
 800cada:	9429      	str	r4, [sp, #164]	; 0xa4
 800cadc:	9328      	str	r3, [sp, #160]	; 0xa0
 800cade:	f10a 0a08 	add.w	sl, sl, #8
 800cae2:	f300 80c6 	bgt.w	800cc72 <_vfprintf_r+0x17ca>
 800cae6:	2e00      	cmp	r6, #0
 800cae8:	f000 80ba 	beq.w	800cc60 <_vfprintf_r+0x17b8>
 800caec:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800caee:	9916      	ldr	r1, [sp, #88]	; 0x58
 800caf0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800caf2:	f8ca 1004 	str.w	r1, [sl, #4]
 800caf6:	1c43      	adds	r3, r0, #1
 800caf8:	1864      	adds	r4, r4, r1
 800cafa:	2b07      	cmp	r3, #7
 800cafc:	f8ca 2000 	str.w	r2, [sl]
 800cb00:	f10a 0a08 	add.w	sl, sl, #8
 800cb04:	9429      	str	r4, [sp, #164]	; 0xa4
 800cb06:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb08:	f300 8289 	bgt.w	800d01e <_vfprintf_r+0x1b76>
 800cb0c:	4276      	negs	r6, r6
 800cb0e:	2e00      	cmp	r6, #0
 800cb10:	f340 810b 	ble.w	800cd2a <_vfprintf_r+0x1882>
 800cb14:	2e10      	cmp	r6, #16
 800cb16:	f340 80ef 	ble.w	800ccf8 <_vfprintf_r+0x1850>
 800cb1a:	2710      	movs	r7, #16
 800cb1c:	3301      	adds	r3, #1
 800cb1e:	4996      	ldr	r1, [pc, #600]	; (800cd78 <_vfprintf_r+0x18d0>)
 800cb20:	f8ca 9000 	str.w	r9, [sl]
 800cb24:	f1a6 0511 	sub.w	r5, r6, #17
 800cb28:	19e4      	adds	r4, r4, r7
 800cb2a:	2b07      	cmp	r3, #7
 800cb2c:	f8ca 7004 	str.w	r7, [sl, #4]
 800cb30:	910f      	str	r1, [sp, #60]	; 0x3c
 800cb32:	9429      	str	r4, [sp, #164]	; 0xa4
 800cb34:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb36:	f3c5 1500 	ubfx	r5, r5, #4, #1
 800cb3a:	f10a 0a08 	add.w	sl, sl, #8
 800cb3e:	f300 8299 	bgt.w	800d074 <_vfprintf_r+0x1bcc>
 800cb42:	3e10      	subs	r6, #16
 800cb44:	2e10      	cmp	r6, #16
 800cb46:	f340 80d9 	ble.w	800ccfc <_vfprintf_r+0x1854>
 800cb4a:	b185      	cbz	r5, 800cb6e <_vfprintf_r+0x16c6>
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	3410      	adds	r4, #16
 800cb50:	2b07      	cmp	r3, #7
 800cb52:	f8ca 9000 	str.w	r9, [sl]
 800cb56:	f8ca 7004 	str.w	r7, [sl, #4]
 800cb5a:	9429      	str	r4, [sp, #164]	; 0xa4
 800cb5c:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb5e:	f10a 0a08 	add.w	sl, sl, #8
 800cb62:	f300 8294 	bgt.w	800d08e <_vfprintf_r+0x1be6>
 800cb66:	3e10      	subs	r6, #16
 800cb68:	2e10      	cmp	r6, #16
 800cb6a:	f340 80c7 	ble.w	800ccfc <_vfprintf_r+0x1854>
 800cb6e:	4620      	mov	r0, r4
 800cb70:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800cb72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cb74:	e010      	b.n	800cb98 <_vfprintf_r+0x16f0>
 800cb76:	3301      	adds	r3, #1
 800cb78:	3010      	adds	r0, #16
 800cb7a:	2b07      	cmp	r3, #7
 800cb7c:	f8ca 9000 	str.w	r9, [sl]
 800cb80:	f8ca 7004 	str.w	r7, [sl, #4]
 800cb84:	f10a 0a08 	add.w	sl, sl, #8
 800cb88:	9029      	str	r0, [sp, #164]	; 0xa4
 800cb8a:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb8c:	f300 8081 	bgt.w	800cc92 <_vfprintf_r+0x17ea>
 800cb90:	3e10      	subs	r6, #16
 800cb92:	2e10      	cmp	r6, #16
 800cb94:	f340 8256 	ble.w	800d044 <_vfprintf_r+0x1b9c>
 800cb98:	3301      	adds	r3, #1
 800cb9a:	3010      	adds	r0, #16
 800cb9c:	2b07      	cmp	r3, #7
 800cb9e:	f8ca 9000 	str.w	r9, [sl]
 800cba2:	f8ca 7004 	str.w	r7, [sl, #4]
 800cba6:	f1a6 0610 	sub.w	r6, r6, #16
 800cbaa:	f10a 0a08 	add.w	sl, sl, #8
 800cbae:	9029      	str	r0, [sp, #164]	; 0xa4
 800cbb0:	9328      	str	r3, [sp, #160]	; 0xa0
 800cbb2:	dde0      	ble.n	800cb76 <_vfprintf_r+0x16ce>
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	aa27      	add	r2, sp, #156	; 0x9c
 800cbba:	f004 fb8f 	bl	80112dc <__sprint_r>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	f47e ad7d 	bne.w	800b6be <_vfprintf_r+0x216>
 800cbc4:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800cbc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cbc8:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cbcc:	e7d3      	b.n	800cb76 <_vfprintf_r+0x16ce>
 800cbce:	4d6c      	ldr	r5, [pc, #432]	; (800cd80 <_vfprintf_r+0x18d8>)
 800cbd0:	4a6c      	ldr	r2, [pc, #432]	; (800cd84 <_vfprintf_r+0x18dc>)
 800cbd2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cbd4:	9012      	str	r0, [sp, #72]	; 0x48
 800cbd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbd8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cbdc:	2603      	movs	r6, #3
 800cbde:	2947      	cmp	r1, #71	; 0x47
 800cbe0:	bfcc      	ite	gt
 800cbe2:	4690      	movgt	r8, r2
 800cbe4:	46a8      	movle	r8, r5
 800cbe6:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800cbe8:	960c      	str	r6, [sp, #48]	; 0x30
 800cbea:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800cbee:	2603      	movs	r6, #3
 800cbf0:	9409      	str	r4, [sp, #36]	; 0x24
 800cbf2:	960f      	str	r6, [sp, #60]	; 0x3c
 800cbf4:	9515      	str	r5, [sp, #84]	; 0x54
 800cbf6:	f7fe bddf 	b.w	800b7b8 <_vfprintf_r+0x310>
 800cbfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cbfc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cc00:	9410      	str	r4, [sp, #64]	; 0x40
 800cc02:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
 800cc06:	920c      	str	r2, [sp, #48]	; 0x30
 800cc08:	9615      	str	r6, [sp, #84]	; 0x54
 800cc0a:	f7fe bdd5 	b.w	800b7b8 <_vfprintf_r+0x310>
 800cc0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc10:	6813      	ldr	r3, [r2, #0]
 800cc12:	1d10      	adds	r0, r2, #4
 800cc14:	461c      	mov	r4, r3
 800cc16:	2500      	movs	r5, #0
 800cc18:	9010      	str	r0, [sp, #64]	; 0x40
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	f7fe beac 	b.w	800b978 <_vfprintf_r+0x4d0>
 800cc20:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc22:	1d13      	adds	r3, r2, #4
 800cc24:	6814      	ldr	r4, [r2, #0]
 800cc26:	9310      	str	r3, [sp, #64]	; 0x40
 800cc28:	2500      	movs	r5, #0
 800cc2a:	f7fe bed1 	b.w	800b9d0 <_vfprintf_r+0x528>
 800cc2e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cc30:	680c      	ldr	r4, [r1, #0]
 800cc32:	1d0e      	adds	r6, r1, #4
 800cc34:	17e5      	asrs	r5, r4, #31
 800cc36:	4622      	mov	r2, r4
 800cc38:	462b      	mov	r3, r5
 800cc3a:	9610      	str	r6, [sp, #64]	; 0x40
 800cc3c:	f7fe be56 	b.w	800b8ec <_vfprintf_r+0x444>
 800cc40:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cc42:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800cc44:	680b      	ldr	r3, [r1, #0]
 800cc46:	1d08      	adds	r0, r1, #4
 800cc48:	9010      	str	r0, [sp, #64]	; 0x40
 800cc4a:	601c      	str	r4, [r3, #0]
 800cc4c:	f7fe bc71 	b.w	800b532 <_vfprintf_r+0x8a>
 800cc50:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800cc52:	6832      	ldr	r2, [r6, #0]
 800cc54:	1d30      	adds	r0, r6, #4
 800cc56:	4614      	mov	r4, r2
 800cc58:	2500      	movs	r5, #0
 800cc5a:	9010      	str	r0, [sp, #64]	; 0x40
 800cc5c:	f7fe be8c 	b.w	800b978 <_vfprintf_r+0x4d0>
 800cc60:	9811      	ldr	r0, [sp, #68]	; 0x44
 800cc62:	2800      	cmp	r0, #0
 800cc64:	f47f af42 	bne.w	800caec <_vfprintf_r+0x1644>
 800cc68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc6a:	07d8      	lsls	r0, r3, #31
 800cc6c:	f57f a8e5 	bpl.w	800be3a <_vfprintf_r+0x992>
 800cc70:	e73c      	b.n	800caec <_vfprintf_r+0x1644>
 800cc72:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cc74:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cc76:	aa27      	add	r2, sp, #156	; 0x9c
 800cc78:	f004 fb30 	bl	80112dc <__sprint_r>
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	f47e ad1e 	bne.w	800b6be <_vfprintf_r+0x216>
 800cc82:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800cc84:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cc86:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cc8a:	2e00      	cmp	r6, #0
 800cc8c:	f47f af2e 	bne.w	800caec <_vfprintf_r+0x1644>
 800cc90:	e7e6      	b.n	800cc60 <_vfprintf_r+0x17b8>
 800cc92:	4628      	mov	r0, r5
 800cc94:	4621      	mov	r1, r4
 800cc96:	aa27      	add	r2, sp, #156	; 0x9c
 800cc98:	f004 fb20 	bl	80112dc <__sprint_r>
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	f47e ad0e 	bne.w	800b6be <_vfprintf_r+0x216>
 800cca2:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800cca4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cca6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ccaa:	e771      	b.n	800cb90 <_vfprintf_r+0x16e8>
 800ccac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccae:	f893 8001 	ldrb.w	r8, [r3, #1]
 800ccb2:	f040 0020 	orr.w	r0, r0, #32
 800ccb6:	f10b 0b01 	add.w	fp, fp, #1
 800ccba:	9009      	str	r0, [sp, #36]	; 0x24
 800ccbc:	f7fe bc72 	b.w	800b5a4 <_vfprintf_r+0xfc>
 800ccc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ccc2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ccc4:	aa27      	add	r2, sp, #156	; 0x9c
 800ccc6:	f004 fb09 	bl	80112dc <__sprint_r>
 800ccca:	2800      	cmp	r0, #0
 800cccc:	f47e acf7 	bne.w	800b6be <_vfprintf_r+0x216>
 800ccd0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ccd2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ccd6:	f7ff b9b3 	b.w	800c040 <_vfprintf_r+0xb98>
 800ccda:	461c      	mov	r4, r3
 800ccdc:	e5eb      	b.n	800c8b6 <_vfprintf_r+0x140e>
 800ccde:	f7fc fae3 	bl	80092a8 <strlen>
 800cce2:	900f      	str	r0, [sp, #60]	; 0x3c
 800cce4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cce8:	9612      	str	r6, [sp, #72]	; 0x48
 800ccea:	900c      	str	r0, [sp, #48]	; 0x30
 800ccec:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ccf0:	9410      	str	r4, [sp, #64]	; 0x40
 800ccf2:	9615      	str	r6, [sp, #84]	; 0x54
 800ccf4:	f7fe bd60 	b.w	800b7b8 <_vfprintf_r+0x310>
 800ccf8:	4a1f      	ldr	r2, [pc, #124]	; (800cd78 <_vfprintf_r+0x18d0>)
 800ccfa:	920f      	str	r2, [sp, #60]	; 0x3c
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cd00:	19a4      	adds	r4, r4, r6
 800cd02:	2b07      	cmp	r3, #7
 800cd04:	e88a 0044 	stmia.w	sl, {r2, r6}
 800cd08:	9429      	str	r4, [sp, #164]	; 0xa4
 800cd0a:	9328      	str	r3, [sp, #160]	; 0xa0
 800cd0c:	f10a 0a08 	add.w	sl, sl, #8
 800cd10:	dd0b      	ble.n	800cd2a <_vfprintf_r+0x1882>
 800cd12:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cd14:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cd16:	aa27      	add	r2, sp, #156	; 0x9c
 800cd18:	f004 fae0 	bl	80112dc <__sprint_r>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	f47e acce 	bne.w	800b6be <_vfprintf_r+0x216>
 800cd22:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cd24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cd26:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cd2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cd2c:	f8ca 8000 	str.w	r8, [sl]
 800cd30:	1c59      	adds	r1, r3, #1
 800cd32:	18a4      	adds	r4, r4, r2
 800cd34:	2907      	cmp	r1, #7
 800cd36:	f8ca 2004 	str.w	r2, [sl, #4]
 800cd3a:	f10a 0a08 	add.w	sl, sl, #8
 800cd3e:	9429      	str	r4, [sp, #164]	; 0xa4
 800cd40:	9128      	str	r1, [sp, #160]	; 0xa0
 800cd42:	f77f a87a 	ble.w	800be3a <_vfprintf_r+0x992>
 800cd46:	f7ff bab4 	b.w	800c2b2 <_vfprintf_r+0xe0a>
 800cd4a:	490f      	ldr	r1, [pc, #60]	; (800cd88 <_vfprintf_r+0x18e0>)
 800cd4c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800cd4e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800cd50:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd52:	f7fe bf81 	b.w	800bc58 <_vfprintf_r+0x7b0>
 800cd56:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cd58:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cd5a:	aa27      	add	r2, sp, #156	; 0x9c
 800cd5c:	f004 fabe 	bl	80112dc <__sprint_r>
 800cd60:	2800      	cmp	r0, #0
 800cd62:	f47e acac 	bne.w	800b6be <_vfprintf_r+0x216>
 800cd66:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cd68:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800cd6a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cd6e:	f7ff bbea 	b.w	800c546 <_vfprintf_r+0x109e>
 800cd72:	4692      	mov	sl, r2
 800cd74:	460c      	mov	r4, r1
 800cd76:	e484      	b.n	800c682 <_vfprintf_r+0x11da>
 800cd78:	08013aa8 	.word	0x08013aa8
 800cd7c:	08013a74 	.word	0x08013a74
 800cd80:	08013a3c 	.word	0x08013a3c
 800cd84:	08013a40 	.word	0x08013a40
 800cd88:	08013a98 	.word	0x08013a98
 800cd8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cd8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cd90:	aa27      	add	r2, sp, #156	; 0x9c
 800cd92:	f004 faa3 	bl	80112dc <__sprint_r>
 800cd96:	2800      	cmp	r0, #0
 800cd98:	f47e ac91 	bne.w	800b6be <_vfprintf_r+0x216>
 800cd9c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cd9e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800cda0:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cda4:	f7ff bbe3 	b.w	800c56e <_vfprintf_r+0x10c6>
 800cda8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cdaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cdac:	aa27      	add	r2, sp, #156	; 0x9c
 800cdae:	f004 fa95 	bl	80112dc <__sprint_r>
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	f47e ac83 	bne.w	800b6be <_vfprintf_r+0x216>
 800cdb8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cdba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cdbc:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cdc0:	f7ff bb57 	b.w	800c472 <_vfprintf_r+0xfca>
 800cdc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cdc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cdc8:	aa27      	add	r2, sp, #156	; 0x9c
 800cdca:	f004 fa87 	bl	80112dc <__sprint_r>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	f47e ac75 	bne.w	800b6be <_vfprintf_r+0x216>
 800cdd4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cdd6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cdda:	f7ff bb2b 	b.w	800c434 <_vfprintf_r+0xf8c>
 800cdde:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cde0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cde2:	aa27      	add	r2, sp, #156	; 0x9c
 800cde4:	f004 fa7a 	bl	80112dc <__sprint_r>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	f47e ac68 	bne.w	800b6be <_vfprintf_r+0x216>
 800cdee:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cdf0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800cdf2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cdf6:	f7ff b940 	b.w	800c07a <_vfprintf_r+0xbd2>
 800cdfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cdfc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cdfe:	aa27      	add	r2, sp, #156	; 0x9c
 800ce00:	f004 fa6c 	bl	80112dc <__sprint_r>
 800ce04:	2800      	cmp	r0, #0
 800ce06:	f47e ac5a 	bne.w	800b6be <_vfprintf_r+0x216>
 800ce0a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ce0c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800ce0e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce12:	f7ff b944 	b.w	800c09e <_vfprintf_r+0xbf6>
 800ce16:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ce18:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ce1a:	aa27      	add	r2, sp, #156	; 0x9c
 800ce1c:	f004 fa5e 	bl	80112dc <__sprint_r>
 800ce20:	2800      	cmp	r0, #0
 800ce22:	f47e ac4c 	bne.w	800b6be <_vfprintf_r+0x216>
 800ce26:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ce28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ce2a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce2e:	f7ff bb32 	b.w	800c496 <_vfprintf_r+0xfee>
 800ce32:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ce34:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ce36:	aa27      	add	r2, sp, #156	; 0x9c
 800ce38:	f004 fa50 	bl	80112dc <__sprint_r>
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	f47e ac3e 	bne.w	800b6be <_vfprintf_r+0x216>
 800ce42:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ce44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce46:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ce48:	1b5a      	subs	r2, r3, r5
 800ce4a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce4e:	e44e      	b.n	800c6ee <_vfprintf_r+0x1246>
 800ce50:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ce52:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ce54:	aa27      	add	r2, sp, #156	; 0x9c
 800ce56:	f004 fa41 	bl	80112dc <__sprint_r>
 800ce5a:	2800      	cmp	r0, #0
 800ce5c:	f47e ac2f 	bne.w	800b6be <_vfprintf_r+0x216>
 800ce60:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ce62:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800ce64:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce68:	e45f      	b.n	800c72a <_vfprintf_r+0x1282>
 800ce6a:	f1bc 0f06 	cmp.w	ip, #6
 800ce6e:	bf34      	ite	cc
 800ce70:	4666      	movcc	r6, ip
 800ce72:	2606      	movcs	r6, #6
 800ce74:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
 800ce78:	960f      	str	r6, [sp, #60]	; 0x3c
 800ce7a:	910c      	str	r1, [sp, #48]	; 0x30
 800ce7c:	9410      	str	r4, [sp, #64]	; 0x40
 800ce7e:	f8df 82ec 	ldr.w	r8, [pc, #748]	; 800d16c <_vfprintf_r+0x1cc4>
 800ce82:	f7fe be6d 	b.w	800bb60 <_vfprintf_r+0x6b8>
 800ce86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ce88:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ce8c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce8e:	f7fe bc93 	b.w	800b7b8 <_vfprintf_r+0x310>
 800ce92:	232d      	movs	r3, #45	; 0x2d
 800ce94:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ce98:	f7fe bc7b 	b.w	800b792 <_vfprintf_r+0x2ea>
 800ce9c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce9e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cea0:	6804      	ldr	r4, [r0, #0]
 800cea2:	1d02      	adds	r2, r0, #4
 800cea4:	9210      	str	r2, [sp, #64]	; 0x40
 800cea6:	6021      	str	r1, [r4, #0]
 800cea8:	f7fe bb43 	b.w	800b532 <_vfprintf_r+0x8a>
 800ceac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ceae:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ceb0:	aa27      	add	r2, sp, #156	; 0x9c
 800ceb2:	f004 fa13 	bl	80112dc <__sprint_r>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	f47e ac01 	bne.w	800b6be <_vfprintf_r+0x216>
 800cebc:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cebe:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800cec0:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cec4:	e443      	b.n	800c74e <_vfprintf_r+0x12a6>
 800cec6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cec8:	1cd1      	adds	r1, r2, #3
 800ceca:	4616      	mov	r6, r2
 800cecc:	db01      	blt.n	800ced2 <_vfprintf_r+0x1a2a>
 800cece:	4594      	cmp	ip, r2
 800ced0:	da5f      	bge.n	800cf92 <_vfprintf_r+0x1aea>
 800ced2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ced4:	1e95      	subs	r5, r2, #2
 800ced6:	9513      	str	r5, [sp, #76]	; 0x4c
 800ced8:	1e73      	subs	r3, r6, #1
 800ceda:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800cedc:	9320      	str	r3, [sp, #128]	; 0x80
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
 800cee4:	f2c0 8133 	blt.w	800d14e <_vfprintf_r+0x1ca6>
 800cee8:	242b      	movs	r4, #43	; 0x2b
 800ceea:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
 800ceee:	2b09      	cmp	r3, #9
 800cef0:	f340 80da 	ble.w	800d0a8 <_vfprintf_r+0x1c00>
 800cef4:	f246 6667 	movw	r6, #26215	; 0x6667
 800cef8:	f10d 019a 	add.w	r1, sp, #154	; 0x9a
 800cefc:	f2c6 6666 	movt	r6, #26214	; 0x6666
 800cf00:	fb86 2503 	smull	r2, r5, r6, r3
 800cf04:	17da      	asrs	r2, r3, #31
 800cf06:	ebc2 04a5 	rsb	r4, r2, r5, asr #2
 800cf0a:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 800cf0e:	460a      	mov	r2, r1
 800cf10:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
 800cf14:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cf18:	7011      	strb	r1, [r2, #0]
 800cf1a:	1e51      	subs	r1, r2, #1
 800cf1c:	2c09      	cmp	r4, #9
 800cf1e:	4623      	mov	r3, r4
 800cf20:	dcee      	bgt.n	800cf00 <_vfprintf_r+0x1a58>
 800cf22:	3330      	adds	r3, #48	; 0x30
 800cf24:	f10d 059b 	add.w	r5, sp, #155	; 0x9b
 800cf28:	b2d8      	uxtb	r0, r3
 800cf2a:	428d      	cmp	r5, r1
 800cf2c:	f802 0c01 	strb.w	r0, [r2, #-1]
 800cf30:	f240 8116 	bls.w	800d160 <_vfprintf_r+0x1cb8>
 800cf34:	1aac      	subs	r4, r5, r2
 800cf36:	07e6      	lsls	r6, r4, #31
 800cf38:	f10d 018d 	add.w	r1, sp, #141	; 0x8d
 800cf3c:	4613      	mov	r3, r2
 800cf3e:	d50d      	bpl.n	800cf5c <_vfprintf_r+0x1ab4>
 800cf40:	4613      	mov	r3, r2
 800cf42:	f88d 008e 	strb.w	r0, [sp, #142]	; 0x8e
 800cf46:	f10d 018e 	add.w	r1, sp, #142	; 0x8e
 800cf4a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cf4e:	e005      	b.n	800cf5c <_vfprintf_r+0x1ab4>
 800cf50:	f813 4b01 	ldrb.w	r4, [r3], #1
 800cf54:	7074      	strb	r4, [r6, #1]
 800cf56:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cf5a:	1c71      	adds	r1, r6, #1
 800cf5c:	1c4e      	adds	r6, r1, #1
 800cf5e:	42ab      	cmp	r3, r5
 800cf60:	7048      	strb	r0, [r1, #1]
 800cf62:	d1f5      	bne.n	800cf50 <_vfprintf_r+0x1aa8>
 800cf64:	ad44      	add	r5, sp, #272	; 0x110
 800cf66:	ebc2 0645 	rsb	r6, r2, r5, lsl #1
 800cf6a:	3ef6      	subs	r6, #246	; 0xf6
 800cf6c:	aa23      	add	r2, sp, #140	; 0x8c
 800cf6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf70:	9811      	ldr	r0, [sp, #68]	; 0x44
 800cf72:	1ab4      	subs	r4, r6, r2
 800cf74:	1919      	adds	r1, r3, r4
 800cf76:	2801      	cmp	r0, #1
 800cf78:	941b      	str	r4, [sp, #108]	; 0x6c
 800cf7a:	910f      	str	r1, [sp, #60]	; 0x3c
 800cf7c:	f340 80d5 	ble.w	800d12a <_vfprintf_r+0x1c82>
 800cf80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf82:	1c59      	adds	r1, r3, #1
 800cf84:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800cf88:	2600      	movs	r6, #0
 800cf8a:	910f      	str	r1, [sp, #60]	; 0x3c
 800cf8c:	900c      	str	r0, [sp, #48]	; 0x30
 800cf8e:	9615      	str	r6, [sp, #84]	; 0x54
 800cf90:	e537      	b.n	800ca02 <_vfprintf_r+0x155a>
 800cf92:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800cf94:	42aa      	cmp	r2, r5
 800cf96:	db57      	blt.n	800d048 <_vfprintf_r+0x1ba0>
 800cf98:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf9a:	07f0      	lsls	r0, r6, #31
 800cf9c:	f100 809c 	bmi.w	800d0d8 <_vfprintf_r+0x1c30>
 800cfa0:	ea22 75e2 	bic.w	r5, r2, r2, asr #31
 800cfa4:	2467      	movs	r4, #103	; 0x67
 800cfa6:	950c      	str	r5, [sp, #48]	; 0x30
 800cfa8:	920f      	str	r2, [sp, #60]	; 0x3c
 800cfaa:	9413      	str	r4, [sp, #76]	; 0x4c
 800cfac:	e528      	b.n	800ca00 <_vfprintf_r+0x1558>
 800cfae:	486e      	ldr	r0, [pc, #440]	; (800d168 <_vfprintf_r+0x1cc0>)
 800cfb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cfb2:	9017      	str	r0, [sp, #92]	; 0x5c
 800cfb4:	f7ff b91e 	b.w	800c1f4 <_vfprintf_r+0xd4c>
 800cfb8:	2103      	movs	r1, #3
 800cfba:	af20      	add	r7, sp, #128	; 0x80
 800cfbc:	ad21      	add	r5, sp, #132	; 0x84
 800cfbe:	a822      	add	r0, sp, #136	; 0x88
 800cfc0:	e88d 1002 	stmia.w	sp, {r1, ip}
 800cfc4:	9702      	str	r7, [sp, #8]
 800cfc6:	9503      	str	r5, [sp, #12]
 800cfc8:	9004      	str	r0, [sp, #16]
 800cfca:	4632      	mov	r2, r6
 800cfcc:	4623      	mov	r3, r4
 800cfce:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cfd0:	f8cd c01c 	str.w	ip, [sp, #28]
 800cfd4:	f000 faf0 	bl	800d5b8 <_dtoa_r>
 800cfd8:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800cfdc:	4680      	mov	r8, r0
 800cfde:	eb00 050c 	add.w	r5, r0, ip
 800cfe2:	4667      	mov	r7, ip
 800cfe4:	f898 2000 	ldrb.w	r2, [r8]
 800cfe8:	2a30      	cmp	r2, #48	; 0x30
 800cfea:	d065      	beq.n	800d0b8 <_vfprintf_r+0x1c10>
 800cfec:	9f20      	ldr	r7, [sp, #128]	; 0x80
 800cfee:	19ed      	adds	r5, r5, r7
 800cff0:	e4bf      	b.n	800c972 <_vfprintf_r+0x14ca>
 800cff2:	ea2c 71ec 	bic.w	r1, ip, ip, asr #31
 800cff6:	9012      	str	r0, [sp, #72]	; 0x48
 800cff8:	910c      	str	r1, [sp, #48]	; 0x30
 800cffa:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cffe:	9410      	str	r4, [sp, #64]	; 0x40
 800d000:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800d004:	9015      	str	r0, [sp, #84]	; 0x54
 800d006:	f7fe bbd7 	b.w	800b7b8 <_vfprintf_r+0x310>
 800d00a:	f1bc 0f00 	cmp.w	ip, #0
 800d00e:	bf08      	it	eq
 800d010:	f04f 0c01 	moveq.w	ip, #1
 800d014:	e474      	b.n	800c900 <_vfprintf_r+0x1458>
 800d016:	4683      	mov	fp, r0
 800d018:	2600      	movs	r6, #0
 800d01a:	f7fe bac5 	b.w	800b5a8 <_vfprintf_r+0x100>
 800d01e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d020:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d022:	aa27      	add	r2, sp, #156	; 0x9c
 800d024:	f004 f95a 	bl	80112dc <__sprint_r>
 800d028:	2800      	cmp	r0, #0
 800d02a:	f47e ab48 	bne.w	800b6be <_vfprintf_r+0x216>
 800d02e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800d030:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d032:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d034:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d038:	e568      	b.n	800cb0c <_vfprintf_r+0x1664>
 800d03a:	232d      	movs	r3, #45	; 0x2d
 800d03c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800d040:	9312      	str	r3, [sp, #72]	; 0x48
 800d042:	e466      	b.n	800c912 <_vfprintf_r+0x146a>
 800d044:	4604      	mov	r4, r0
 800d046:	e659      	b.n	800ccfc <_vfprintf_r+0x1854>
 800d048:	2a00      	cmp	r2, #0
 800d04a:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800d04c:	bfd4      	ite	le
 800d04e:	f1c2 0602 	rsble	r6, r2, #2
 800d052:	2601      	movgt	r6, #1
 800d054:	1931      	adds	r1, r6, r4
 800d056:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800d05a:	2367      	movs	r3, #103	; 0x67
 800d05c:	910f      	str	r1, [sp, #60]	; 0x3c
 800d05e:	900c      	str	r0, [sp, #48]	; 0x30
 800d060:	9313      	str	r3, [sp, #76]	; 0x4c
 800d062:	e4cd      	b.n	800ca00 <_vfprintf_r+0x1558>
 800d064:	f10c 0701 	add.w	r7, ip, #1
 800d068:	e461      	b.n	800c92e <_vfprintf_r+0x1486>
 800d06a:	f04f 0c06 	mov.w	ip, #6
 800d06e:	e447      	b.n	800c900 <_vfprintf_r+0x1458>
 800d070:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800d072:	e4a7      	b.n	800c9c4 <_vfprintf_r+0x151c>
 800d074:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d076:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d078:	aa27      	add	r2, sp, #156	; 0x9c
 800d07a:	f004 f92f 	bl	80112dc <__sprint_r>
 800d07e:	2800      	cmp	r0, #0
 800d080:	f47e ab1d 	bne.w	800b6be <_vfprintf_r+0x216>
 800d084:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d086:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d088:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d08c:	e559      	b.n	800cb42 <_vfprintf_r+0x169a>
 800d08e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d090:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d092:	aa27      	add	r2, sp, #156	; 0x9c
 800d094:	f004 f922 	bl	80112dc <__sprint_r>
 800d098:	2800      	cmp	r0, #0
 800d09a:	f47e ab10 	bne.w	800b6be <_vfprintf_r+0x216>
 800d09e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d0a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d0a2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d0a6:	e55e      	b.n	800cb66 <_vfprintf_r+0x16be>
 800d0a8:	3330      	adds	r3, #48	; 0x30
 800d0aa:	2030      	movs	r0, #48	; 0x30
 800d0ac:	f88d 008e 	strb.w	r0, [sp, #142]	; 0x8e
 800d0b0:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 800d0b4:	ae24      	add	r6, sp, #144	; 0x90
 800d0b6:	e759      	b.n	800cf6c <_vfprintf_r+0x1ac4>
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	4621      	mov	r1, r4
 800d0bc:	2200      	movs	r2, #0
 800d0be:	2300      	movs	r3, #0
 800d0c0:	f8cd c01c 	str.w	ip, [sp, #28]
 800d0c4:	f006 f8aa 	bl	801321c <__aeabi_dcmpeq>
 800d0c8:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d18d      	bne.n	800cfec <_vfprintf_r+0x1b44>
 800d0d0:	f1c7 0701 	rsb	r7, r7, #1
 800d0d4:	9720      	str	r7, [sp, #128]	; 0x80
 800d0d6:	e78a      	b.n	800cfee <_vfprintf_r+0x1b46>
 800d0d8:	1c51      	adds	r1, r2, #1
 800d0da:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800d0de:	2367      	movs	r3, #103	; 0x67
 800d0e0:	910f      	str	r1, [sp, #60]	; 0x3c
 800d0e2:	900c      	str	r0, [sp, #48]	; 0x30
 800d0e4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0e6:	e48b      	b.n	800ca00 <_vfprintf_r+0x1558>
 800d0e8:	f10c 0e01 	add.w	lr, ip, #1
 800d0ec:	eb02 000e 	add.w	r0, r2, lr
 800d0f0:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800d0f4:	900f      	str	r0, [sp, #60]	; 0x3c
 800d0f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d0f8:	e482      	b.n	800ca00 <_vfprintf_r+0x1558>
 800d0fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d0fc:	f89b 8001 	ldrb.w	r8, [fp, #1]
 800d100:	681e      	ldr	r6, [r3, #0]
 800d102:	3304      	adds	r3, #4
 800d104:	2e00      	cmp	r6, #0
 800d106:	9310      	str	r3, [sp, #64]	; 0x40
 800d108:	4683      	mov	fp, r0
 800d10a:	f6be aa4b 	bge.w	800b5a4 <_vfprintf_r+0xfc>
 800d10e:	f04f 36ff 	mov.w	r6, #4294967295
 800d112:	f7fe ba47 	b.w	800b5a4 <_vfprintf_r+0xfc>
 800d116:	f1bc 0f00 	cmp.w	ip, #0
 800d11a:	d111      	bne.n	800d140 <_vfprintf_r+0x1c98>
 800d11c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d11e:	07c4      	lsls	r4, r0, #31
 800d120:	d40e      	bmi.n	800d140 <_vfprintf_r+0x1c98>
 800d122:	2301      	movs	r3, #1
 800d124:	930c      	str	r3, [sp, #48]	; 0x30
 800d126:	930f      	str	r3, [sp, #60]	; 0x3c
 800d128:	e46a      	b.n	800ca00 <_vfprintf_r+0x1558>
 800d12a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800d12c:	f016 0501 	ands.w	r5, r6, #1
 800d130:	f47f af26 	bne.w	800cf80 <_vfprintf_r+0x1ad8>
 800d134:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d136:	9515      	str	r5, [sp, #84]	; 0x54
 800d138:	ea22 74e2 	bic.w	r4, r2, r2, asr #31
 800d13c:	940c      	str	r4, [sp, #48]	; 0x30
 800d13e:	e460      	b.n	800ca02 <_vfprintf_r+0x155a>
 800d140:	f10c 0602 	add.w	r6, ip, #2
 800d144:	ea26 75e6 	bic.w	r5, r6, r6, asr #31
 800d148:	960f      	str	r6, [sp, #60]	; 0x3c
 800d14a:	950c      	str	r5, [sp, #48]	; 0x30
 800d14c:	e458      	b.n	800ca00 <_vfprintf_r+0x1558>
 800d14e:	212d      	movs	r1, #45	; 0x2d
 800d150:	425b      	negs	r3, r3
 800d152:	f88d 108d 	strb.w	r1, [sp, #141]	; 0x8d
 800d156:	e6ca      	b.n	800ceee <_vfprintf_r+0x1a46>
 800d158:	4635      	mov	r5, r6
 800d15a:	e433      	b.n	800c9c4 <_vfprintf_r+0x151c>
 800d15c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800d15e:	e6bb      	b.n	800ced8 <_vfprintf_r+0x1a30>
 800d160:	f10d 068e 	add.w	r6, sp, #142	; 0x8e
 800d164:	e702      	b.n	800cf6c <_vfprintf_r+0x1ac4>
 800d166:	bf00      	nop
 800d168:	08013aa8 	.word	0x08013aa8
 800d16c:	08013a6c 	.word	0x08013a6c

0800d170 <__sbprintf>:
 800d170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d174:	460c      	mov	r4, r1
 800d176:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800d17a:	69e7      	ldr	r7, [r4, #28]
 800d17c:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 800d180:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800d182:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
 800d186:	9707      	str	r7, [sp, #28]
 800d188:	ad1a      	add	r5, sp, #104	; 0x68
 800d18a:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800d18c:	9119      	str	r1, [sp, #100]	; 0x64
 800d18e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800d192:	9500      	str	r5, [sp, #0]
 800d194:	9504      	str	r5, [sp, #16]
 800d196:	f029 0902 	bic.w	r9, r9, #2
 800d19a:	2500      	movs	r5, #0
 800d19c:	4669      	mov	r1, sp
 800d19e:	9506      	str	r5, [sp, #24]
 800d1a0:	4680      	mov	r8, r0
 800d1a2:	f8ad 900c 	strh.w	r9, [sp, #12]
 800d1a6:	f8ad c00e 	strh.w	ip, [sp, #14]
 800d1aa:	9709      	str	r7, [sp, #36]	; 0x24
 800d1ac:	9602      	str	r6, [sp, #8]
 800d1ae:	9605      	str	r6, [sp, #20]
 800d1b0:	f7fe f97a 	bl	800b4a8 <_vfprintf_r>
 800d1b4:	1e05      	subs	r5, r0, #0
 800d1b6:	db07      	blt.n	800d1c8 <__sbprintf+0x58>
 800d1b8:	4640      	mov	r0, r8
 800d1ba:	4669      	mov	r1, sp
 800d1bc:	f001 fb28 	bl	800e810 <_fflush_r>
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	bf18      	it	ne
 800d1c4:	f04f 35ff 	movne.w	r5, #4294967295
 800d1c8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d1cc:	f003 0040 	and.w	r0, r3, #64	; 0x40
 800d1d0:	b202      	sxth	r2, r0
 800d1d2:	b11a      	cbz	r2, 800d1dc <__sbprintf+0x6c>
 800d1d4:	89a1      	ldrh	r1, [r4, #12]
 800d1d6:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 800d1da:	81a3      	strh	r3, [r4, #12]
 800d1dc:	4628      	mov	r0, r5
 800d1de:	b01b      	add	sp, #108	; 0x6c
 800d1e0:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800d1e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d1e8 <vfprintf>:
 800d1e8:	b470      	push	{r4, r5, r6}
 800d1ea:	f640 0470 	movw	r4, #2160	; 0x870
 800d1ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800d1f2:	4606      	mov	r6, r0
 800d1f4:	460d      	mov	r5, r1
 800d1f6:	6820      	ldr	r0, [r4, #0]
 800d1f8:	4613      	mov	r3, r2
 800d1fa:	4631      	mov	r1, r6
 800d1fc:	462a      	mov	r2, r5
 800d1fe:	bc70      	pop	{r4, r5, r6}
 800d200:	f7fe b952 	b.w	800b4a8 <_vfprintf_r>

0800d204 <__swsetup_r>:
 800d204:	b538      	push	{r3, r4, r5, lr}
 800d206:	4b2f      	ldr	r3, [pc, #188]	; (800d2c4 <__swsetup_r+0xc0>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	4605      	mov	r5, r0
 800d20c:	460c      	mov	r4, r1
 800d20e:	b113      	cbz	r3, 800d216 <__swsetup_r+0x12>
 800d210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d212:	2a00      	cmp	r2, #0
 800d214:	d03d      	beq.n	800d292 <__swsetup_r+0x8e>
 800d216:	89a3      	ldrh	r3, [r4, #12]
 800d218:	f003 0008 	and.w	r0, r3, #8
 800d21c:	b202      	sxth	r2, r0
 800d21e:	4619      	mov	r1, r3
 800d220:	b16a      	cbz	r2, 800d23e <__swsetup_r+0x3a>
 800d222:	6922      	ldr	r2, [r4, #16]
 800d224:	b1ca      	cbz	r2, 800d25a <__swsetup_r+0x56>
 800d226:	f013 0101 	ands.w	r1, r3, #1
 800d22a:	d122      	bne.n	800d272 <__swsetup_r+0x6e>
 800d22c:	f003 0002 	and.w	r0, r3, #2
 800d230:	b203      	sxth	r3, r0
 800d232:	b903      	cbnz	r3, 800d236 <__swsetup_r+0x32>
 800d234:	6961      	ldr	r1, [r4, #20]
 800d236:	60a1      	str	r1, [r4, #8]
 800d238:	b312      	cbz	r2, 800d280 <__swsetup_r+0x7c>
 800d23a:	2000      	movs	r0, #0
 800d23c:	bd38      	pop	{r3, r4, r5, pc}
 800d23e:	f003 0010 	and.w	r0, r3, #16
 800d242:	b202      	sxth	r2, r0
 800d244:	b312      	cbz	r2, 800d28c <__swsetup_r+0x88>
 800d246:	f001 0104 	and.w	r1, r1, #4
 800d24a:	b208      	sxth	r0, r1
 800d24c:	bb28      	cbnz	r0, 800d29a <__swsetup_r+0x96>
 800d24e:	6922      	ldr	r2, [r4, #16]
 800d250:	f043 0308 	orr.w	r3, r3, #8
 800d254:	81a3      	strh	r3, [r4, #12]
 800d256:	2a00      	cmp	r2, #0
 800d258:	d1e5      	bne.n	800d226 <__swsetup_r+0x22>
 800d25a:	f403 7020 	and.w	r0, r3, #640	; 0x280
 800d25e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800d262:	d0e0      	beq.n	800d226 <__swsetup_r+0x22>
 800d264:	4628      	mov	r0, r5
 800d266:	4621      	mov	r1, r4
 800d268:	f001 fe9e 	bl	800efa8 <__smakebuf_r>
 800d26c:	89a3      	ldrh	r3, [r4, #12]
 800d26e:	6922      	ldr	r2, [r4, #16]
 800d270:	e7d9      	b.n	800d226 <__swsetup_r+0x22>
 800d272:	6960      	ldr	r0, [r4, #20]
 800d274:	2100      	movs	r1, #0
 800d276:	4243      	negs	r3, r0
 800d278:	60a1      	str	r1, [r4, #8]
 800d27a:	61a3      	str	r3, [r4, #24]
 800d27c:	2a00      	cmp	r2, #0
 800d27e:	d1dc      	bne.n	800d23a <__swsetup_r+0x36>
 800d280:	89a2      	ldrh	r2, [r4, #12]
 800d282:	f002 0080 	and.w	r0, r2, #128	; 0x80
 800d286:	b203      	sxth	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d0d6      	beq.n	800d23a <__swsetup_r+0x36>
 800d28c:	f04f 30ff 	mov.w	r0, #4294967295
 800d290:	bd38      	pop	{r3, r4, r5, pc}
 800d292:	4618      	mov	r0, r3
 800d294:	f001 fbd2 	bl	800ea3c <__sinit>
 800d298:	e7bd      	b.n	800d216 <__swsetup_r+0x12>
 800d29a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d29c:	b149      	cbz	r1, 800d2b2 <__swsetup_r+0xae>
 800d29e:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800d2a2:	4291      	cmp	r1, r2
 800d2a4:	d003      	beq.n	800d2ae <__swsetup_r+0xaa>
 800d2a6:	4628      	mov	r0, r5
 800d2a8:	f001 fcac 	bl	800ec04 <_free_r>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	2100      	movs	r1, #0
 800d2b0:	6321      	str	r1, [r4, #48]	; 0x30
 800d2b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d2b6:	6922      	ldr	r2, [r4, #16]
 800d2b8:	0418      	lsls	r0, r3, #16
 800d2ba:	2100      	movs	r1, #0
 800d2bc:	0c03      	lsrs	r3, r0, #16
 800d2be:	6061      	str	r1, [r4, #4]
 800d2c0:	6022      	str	r2, [r4, #0]
 800d2c2:	e7c5      	b.n	800d250 <__swsetup_r+0x4c>
 800d2c4:	20000870 	.word	0x20000870

0800d2c8 <quorem>:
 800d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2cc:	6903      	ldr	r3, [r0, #16]
 800d2ce:	690c      	ldr	r4, [r1, #16]
 800d2d0:	429c      	cmp	r4, r3
 800d2d2:	b083      	sub	sp, #12
 800d2d4:	4606      	mov	r6, r0
 800d2d6:	f300 816b 	bgt.w	800d5b0 <quorem+0x2e8>
 800d2da:	1ce0      	adds	r0, r4, #3
 800d2dc:	0082      	lsls	r2, r0, #2
 800d2de:	188f      	adds	r7, r1, r2
 800d2e0:	18b5      	adds	r5, r6, r2
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6868      	ldr	r0, [r5, #4]
 800d2e6:	1c5a      	adds	r2, r3, #1
 800d2e8:	fbb0 f5f2 	udiv	r5, r0, r2
 800d2ec:	f101 0314 	add.w	r3, r1, #20
 800d2f0:	9301      	str	r3, [sp, #4]
 800d2f2:	3c01      	subs	r4, #1
 800d2f4:	3704      	adds	r7, #4
 800d2f6:	f106 0814 	add.w	r8, r6, #20
 800d2fa:	2d00      	cmp	r5, #0
 800d2fc:	f000 80be 	beq.w	800d47c <quorem+0x1b4>
 800d300:	694a      	ldr	r2, [r1, #20]
 800d302:	f8d8 3000 	ldr.w	r3, [r8]
 800d306:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d30a:	b290      	uxth	r0, r2
 800d30c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d310:	fb05 f000 	mul.w	r0, r5, r0
 800d314:	fb05 f20c 	mul.w	r2, r5, ip
 800d318:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 800d31c:	fa1f fe8c 	uxth.w	lr, ip
 800d320:	b29a      	uxth	r2, r3
 800d322:	b280      	uxth	r0, r0
 800d324:	1a12      	subs	r2, r2, r0
 800d326:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800d32a:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800d32e:	b292      	uxth	r2, r2
 800d330:	ebc9 0007 	rsb	r0, r9, r7
 800d334:	f106 0318 	add.w	r3, r6, #24
 800d338:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800d33c:	f101 0218 	add.w	r2, r1, #24
 800d340:	4297      	cmp	r7, r2
 800d342:	f843 9c04 	str.w	r9, [r3, #-4]
 800d346:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800d34a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d34e:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800d352:	d370      	bcc.n	800d436 <quorem+0x16e>
 800d354:	b328      	cbz	r0, 800d3a2 <quorem+0xda>
 800d356:	6810      	ldr	r0, [r2, #0]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	b282      	uxth	r2, r0
 800d35c:	0c00      	lsrs	r0, r0, #16
 800d35e:	fb05 cc02 	mla	ip, r5, r2, ip
 800d362:	fb05 f000 	mul.w	r0, r5, r0
 800d366:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 800d36a:	fa1e f283 	uxtah	r2, lr, r3
 800d36e:	fa1f fc8c 	uxth.w	ip, ip
 800d372:	fa1f fe80 	uxth.w	lr, r0
 800d376:	ebcc 0202 	rsb	r2, ip, r2
 800d37a:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800d37e:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800d382:	fa1f fc82 	uxth.w	ip, r2
 800d386:	f106 031c 	add.w	r3, r6, #28
 800d38a:	f101 021c 	add.w	r2, r1, #28
 800d38e:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 800d392:	4297      	cmp	r7, r2
 800d394:	f843 cc04 	str.w	ip, [r3, #-4]
 800d398:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800d39c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800d3a0:	d349      	bcc.n	800d436 <quorem+0x16e>
 800d3a2:	4610      	mov	r0, r2
 800d3a4:	f8d3 9000 	ldr.w	r9, [r3]
 800d3a8:	f850 bb04 	ldr.w	fp, [r0], #4
 800d3ac:	fa1f fa8b 	uxth.w	sl, fp
 800d3b0:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800d3b4:	fb05 cc0a 	mla	ip, r5, sl, ip
 800d3b8:	fb05 fa0b 	mul.w	sl, r5, fp
 800d3bc:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 800d3c0:	fa1f fa8b 	uxth.w	sl, fp
 800d3c4:	fa1e fe89 	uxtah	lr, lr, r9
 800d3c8:	fa1f fc8c 	uxth.w	ip, ip
 800d3cc:	ebcc 0e0e 	rsb	lr, ip, lr
 800d3d0:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 800d3d4:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 800d3d8:	4699      	mov	r9, r3
 800d3da:	fa1f fe8e 	uxth.w	lr, lr
 800d3de:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 800d3e2:	f849 cb04 	str.w	ip, [r9], #4
 800d3e6:	6852      	ldr	r2, [r2, #4]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	fa1f fe82 	uxth.w	lr, r2
 800d3ee:	fb05 fe0e 	mul.w	lr, r5, lr
 800d3f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3f6:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 800d3fa:	fb05 f20c 	mul.w	r2, r5, ip
 800d3fe:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 800d402:	b29a      	uxth	r2, r3
 800d404:	fa1f fe8c 	uxth.w	lr, ip
 800d408:	eb02 422a 	add.w	r2, r2, sl, asr #16
 800d40c:	fa1f fb8b 	uxth.w	fp, fp
 800d410:	ebcb 0202 	rsb	r2, fp, r2
 800d414:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800d418:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800d41c:	b292      	uxth	r2, r2
 800d41e:	464b      	mov	r3, r9
 800d420:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800d424:	1d02      	adds	r2, r0, #4
 800d426:	4297      	cmp	r7, r2
 800d428:	f843 9b04 	str.w	r9, [r3], #4
 800d42c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d430:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800d434:	d2b5      	bcs.n	800d3a2 <quorem+0xda>
 800d436:	1d20      	adds	r0, r4, #4
 800d438:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 800d43c:	685a      	ldr	r2, [r3, #4]
 800d43e:	b9ea      	cbnz	r2, 800d47c <quorem+0x1b4>
 800d440:	1d18      	adds	r0, r3, #4
 800d442:	4598      	cmp	r8, r3
 800d444:	d219      	bcs.n	800d47a <quorem+0x1b2>
 800d446:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d44a:	b9b2      	cbnz	r2, 800d47a <quorem+0x1b2>
 800d44c:	3b04      	subs	r3, #4
 800d44e:	ebc8 0003 	rsb	r0, r8, r3
 800d452:	1cc2      	adds	r2, r0, #3
 800d454:	0750      	lsls	r0, r2, #29
 800d456:	d50d      	bpl.n	800d474 <quorem+0x1ac>
 800d458:	3c01      	subs	r4, #1
 800d45a:	4598      	cmp	r8, r3
 800d45c:	d20d      	bcs.n	800d47a <quorem+0x1b2>
 800d45e:	681a      	ldr	r2, [r3, #0]
 800d460:	3b04      	subs	r3, #4
 800d462:	b13a      	cbz	r2, 800d474 <quorem+0x1ac>
 800d464:	e009      	b.n	800d47a <quorem+0x1b2>
 800d466:	6818      	ldr	r0, [r3, #0]
 800d468:	3b04      	subs	r3, #4
 800d46a:	b930      	cbnz	r0, 800d47a <quorem+0x1b2>
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	3c01      	subs	r4, #1
 800d470:	3b04      	subs	r3, #4
 800d472:	b912      	cbnz	r2, 800d47a <quorem+0x1b2>
 800d474:	3c01      	subs	r4, #1
 800d476:	4598      	cmp	r8, r3
 800d478:	d3f5      	bcc.n	800d466 <quorem+0x19e>
 800d47a:	6134      	str	r4, [r6, #16]
 800d47c:	4630      	mov	r0, r6
 800d47e:	f002 fbb1 	bl	800fbe4 <__mcmp>
 800d482:	2800      	cmp	r0, #0
 800d484:	f2c0 8083 	blt.w	800d58e <quorem+0x2c6>
 800d488:	9a01      	ldr	r2, [sp, #4]
 800d48a:	f8d8 3000 	ldr.w	r3, [r8]
 800d48e:	f852 0b04 	ldr.w	r0, [r2], #4
 800d492:	fa1f f983 	uxth.w	r9, r3
 800d496:	b281      	uxth	r1, r0
 800d498:	0c00      	lsrs	r0, r0, #16
 800d49a:	ebc1 0109 	rsb	r1, r1, r9
 800d49e:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800d4a2:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d4a6:	eb03 4021 	add.w	r0, r3, r1, asr #16
 800d4aa:	4643      	mov	r3, r8
 800d4ac:	b289      	uxth	r1, r1
 800d4ae:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4b2:	ebc9 0c07 	rsb	ip, r9, r7
 800d4b6:	3501      	adds	r5, #1
 800d4b8:	1400      	asrs	r0, r0, #16
 800d4ba:	4297      	cmp	r7, r2
 800d4bc:	f843 1b04 	str.w	r1, [r3], #4
 800d4c0:	f3cc 0180 	ubfx	r1, ip, #2, #1
 800d4c4:	d34b      	bcc.n	800d55e <quorem+0x296>
 800d4c6:	b1b9      	cbz	r1, 800d4f8 <quorem+0x230>
 800d4c8:	f852 eb04 	ldr.w	lr, [r2], #4
 800d4cc:	6819      	ldr	r1, [r3, #0]
 800d4ce:	fa1f f98e 	uxth.w	r9, lr
 800d4d2:	fa1f fa81 	uxth.w	sl, r1
 800d4d6:	ebc9 090a 	rsb	r9, r9, sl
 800d4da:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 800d4de:	4448      	add	r0, r9
 800d4e0:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 800d4e4:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800d4e8:	b280      	uxth	r0, r0
 800d4ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800d4ee:	f843 0b04 	str.w	r0, [r3], #4
 800d4f2:	1408      	asrs	r0, r1, #16
 800d4f4:	4297      	cmp	r7, r2
 800d4f6:	d332      	bcc.n	800d55e <quorem+0x296>
 800d4f8:	4682      	mov	sl, r0
 800d4fa:	4611      	mov	r1, r2
 800d4fc:	f8d3 e000 	ldr.w	lr, [r3]
 800d500:	f851 0b04 	ldr.w	r0, [r1], #4
 800d504:	fa1f fb8e 	uxth.w	fp, lr
 800d508:	fa1f f980 	uxth.w	r9, r0
 800d50c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800d510:	ebc9 0b0b 	rsb	fp, r9, fp
 800d514:	eb0b 000a 	add.w	r0, fp, sl
 800d518:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 800d51c:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 800d520:	469e      	mov	lr, r3
 800d522:	b280      	uxth	r0, r0
 800d524:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800d528:	f84e 0b04 	str.w	r0, [lr], #4
 800d52c:	6850      	ldr	r0, [r2, #4]
 800d52e:	685b      	ldr	r3, [r3, #4]
 800d530:	b282      	uxth	r2, r0
 800d532:	fa1f fc83 	uxth.w	ip, r3
 800d536:	0c00      	lsrs	r0, r0, #16
 800d538:	ebc2 020c 	rsb	r2, r2, ip
 800d53c:	eb02 4229 	add.w	r2, r2, r9, asr #16
 800d540:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800d544:	eb03 4022 	add.w	r0, r3, r2, asr #16
 800d548:	b292      	uxth	r2, r2
 800d54a:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 800d54e:	4673      	mov	r3, lr
 800d550:	1d0a      	adds	r2, r1, #4
 800d552:	4297      	cmp	r7, r2
 800d554:	f843 ab04 	str.w	sl, [r3], #4
 800d558:	ea4f 4a20 	mov.w	sl, r0, asr #16
 800d55c:	d2cd      	bcs.n	800d4fa <quorem+0x232>
 800d55e:	1d21      	adds	r1, r4, #4
 800d560:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800d564:	6858      	ldr	r0, [r3, #4]
 800d566:	b990      	cbnz	r0, 800d58e <quorem+0x2c6>
 800d568:	1d1a      	adds	r2, r3, #4
 800d56a:	4598      	cmp	r8, r3
 800d56c:	d20e      	bcs.n	800d58c <quorem+0x2c4>
 800d56e:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800d572:	b959      	cbnz	r1, 800d58c <quorem+0x2c4>
 800d574:	3b04      	subs	r3, #4
 800d576:	ebc8 0003 	rsb	r0, r8, r3
 800d57a:	1cc2      	adds	r2, r0, #3
 800d57c:	0752      	lsls	r2, r2, #29
 800d57e:	d513      	bpl.n	800d5a8 <quorem+0x2e0>
 800d580:	3c01      	subs	r4, #1
 800d582:	4598      	cmp	r8, r3
 800d584:	d202      	bcs.n	800d58c <quorem+0x2c4>
 800d586:	6818      	ldr	r0, [r3, #0]
 800d588:	3b04      	subs	r3, #4
 800d58a:	b168      	cbz	r0, 800d5a8 <quorem+0x2e0>
 800d58c:	6134      	str	r4, [r6, #16]
 800d58e:	4628      	mov	r0, r5
 800d590:	b003      	add	sp, #12
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	3b04      	subs	r3, #4
 800d59a:	2a00      	cmp	r2, #0
 800d59c:	d1f6      	bne.n	800d58c <quorem+0x2c4>
 800d59e:	6819      	ldr	r1, [r3, #0]
 800d5a0:	3c01      	subs	r4, #1
 800d5a2:	3b04      	subs	r3, #4
 800d5a4:	2900      	cmp	r1, #0
 800d5a6:	d1f1      	bne.n	800d58c <quorem+0x2c4>
 800d5a8:	3c01      	subs	r4, #1
 800d5aa:	4598      	cmp	r8, r3
 800d5ac:	d3f3      	bcc.n	800d596 <quorem+0x2ce>
 800d5ae:	e7ed      	b.n	800d58c <quorem+0x2c4>
 800d5b0:	2000      	movs	r0, #0
 800d5b2:	e7ed      	b.n	800d590 <quorem+0x2c8>
 800d5b4:	0000      	movs	r0, r0
	...

0800d5b8 <_dtoa_r>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800d5be:	b09f      	sub	sp, #124	; 0x7c
 800d5c0:	4681      	mov	r9, r0
 800d5c2:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800d5c4:	4692      	mov	sl, r2
 800d5c6:	469b      	mov	fp, r3
 800d5c8:	b151      	cbz	r1, 800d5e0 <_dtoa_r+0x28>
 800d5ca:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d5cc:	2201      	movs	r2, #1
 800d5ce:	fa02 f203 	lsl.w	r2, r2, r3
 800d5d2:	604b      	str	r3, [r1, #4]
 800d5d4:	608a      	str	r2, [r1, #8]
 800d5d6:	f001 ff13 	bl	800f400 <_Bfree>
 800d5da:	2000      	movs	r0, #0
 800d5dc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800d5e0:	f1bb 0800 	subs.w	r8, fp, #0
 800d5e4:	db39      	blt.n	800d65a <_dtoa_r+0xa2>
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	6021      	str	r1, [r4, #0]
 800d5ea:	2400      	movs	r4, #0
 800d5ec:	4622      	mov	r2, r4
 800d5ee:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800d5f2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800d5f6:	ea08 0004 	and.w	r0, r8, r4
 800d5fa:	4290      	cmp	r0, r2
 800d5fc:	d016      	beq.n	800d62c <_dtoa_r+0x74>
 800d5fe:	4650      	mov	r0, sl
 800d600:	4659      	mov	r1, fp
 800d602:	2200      	movs	r2, #0
 800d604:	2300      	movs	r3, #0
 800d606:	f005 fe09 	bl	801321c <__aeabi_dcmpeq>
 800d60a:	2800      	cmp	r0, #0
 800d60c:	d02b      	beq.n	800d666 <_dtoa_r+0xae>
 800d60e:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800d610:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800d612:	2001      	movs	r0, #1
 800d614:	6028      	str	r0, [r5, #0]
 800d616:	2c00      	cmp	r4, #0
 800d618:	f000 80cf 	beq.w	800d7ba <_dtoa_r+0x202>
 800d61c:	49a2      	ldr	r1, [pc, #648]	; (800d8a8 <_dtoa_r+0x2f0>)
 800d61e:	1e4b      	subs	r3, r1, #1
 800d620:	6021      	str	r1, [r4, #0]
 800d622:	9305      	str	r3, [sp, #20]
 800d624:	9805      	ldr	r0, [sp, #20]
 800d626:	b01f      	add	sp, #124	; 0x7c
 800d628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800d62e:	f242 720f 	movw	r2, #9999	; 0x270f
 800d632:	6022      	str	r2, [r4, #0]
 800d634:	f1ba 0f00 	cmp.w	sl, #0
 800d638:	f000 80a6 	beq.w	800d788 <_dtoa_r+0x1d0>
 800d63c:	4d9b      	ldr	r5, [pc, #620]	; (800d8ac <_dtoa_r+0x2f4>)
 800d63e:	9505      	str	r5, [sp, #20]
 800d640:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800d642:	2c00      	cmp	r4, #0
 800d644:	d0ee      	beq.n	800d624 <_dtoa_r+0x6c>
 800d646:	9d05      	ldr	r5, [sp, #20]
 800d648:	78eb      	ldrb	r3, [r5, #3]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	f000 820b 	beq.w	800da66 <_dtoa_r+0x4ae>
 800d650:	4628      	mov	r0, r5
 800d652:	3008      	adds	r0, #8
 800d654:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800d656:	6020      	str	r0, [r4, #0]
 800d658:	e7e4      	b.n	800d624 <_dtoa_r+0x6c>
 800d65a:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 800d65e:	2301      	movs	r3, #1
 800d660:	6023      	str	r3, [r4, #0]
 800d662:	46c3      	mov	fp, r8
 800d664:	e7c1      	b.n	800d5ea <_dtoa_r+0x32>
 800d666:	ae1d      	add	r6, sp, #116	; 0x74
 800d668:	af1c      	add	r7, sp, #112	; 0x70
 800d66a:	4652      	mov	r2, sl
 800d66c:	9600      	str	r6, [sp, #0]
 800d66e:	9701      	str	r7, [sp, #4]
 800d670:	4648      	mov	r0, r9
 800d672:	465b      	mov	r3, fp
 800d674:	f002 fc6a 	bl	800ff4c <__d2b>
 800d678:	f3c8 520a 	ubfx	r2, r8, #20, #11
 800d67c:	900c      	str	r0, [sp, #48]	; 0x30
 800d67e:	2a00      	cmp	r2, #0
 800d680:	f040 808c 	bne.w	800d79c <_dtoa_r+0x1e4>
 800d684:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800d686:	991d      	ldr	r1, [sp, #116]	; 0x74
 800d688:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800d68c:	187e      	adds	r6, r7, r1
 800d68e:	429e      	cmp	r6, r3
 800d690:	f2c0 832d 	blt.w	800dcee <_dtoa_r+0x736>
 800d694:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 800d698:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 800d69c:	1ba9      	subs	r1, r5, r6
 800d69e:	f206 4212 	addw	r2, r6, #1042	; 0x412
 800d6a2:	fa08 f301 	lsl.w	r3, r8, r1
 800d6a6:	fa2a f002 	lsr.w	r0, sl, r2
 800d6aa:	4318      	orrs	r0, r3
 800d6ac:	f7fa fdb2 	bl	8008214 <__aeabi_ui2d>
 800d6b0:	2401      	movs	r4, #1
 800d6b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d6b6:	3e01      	subs	r6, #1
 800d6b8:	940d      	str	r4, [sp, #52]	; 0x34
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	2200      	movs	r2, #0
 800d6be:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800d6c2:	f7fa fc69 	bl	8007f98 <__aeabi_dsub>
 800d6c6:	a372      	add	r3, pc, #456	; (adr r3, 800d890 <_dtoa_r+0x2d8>)
 800d6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6cc:	f7fa fe18 	bl	8008300 <__aeabi_dmul>
 800d6d0:	a371      	add	r3, pc, #452	; (adr r3, 800d898 <_dtoa_r+0x2e0>)
 800d6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d6:	f7fa fc61 	bl	8007f9c <__adddf3>
 800d6da:	4604      	mov	r4, r0
 800d6dc:	4630      	mov	r0, r6
 800d6de:	460d      	mov	r5, r1
 800d6e0:	f7fa fda8 	bl	8008234 <__aeabi_i2d>
 800d6e4:	a36e      	add	r3, pc, #440	; (adr r3, 800d8a0 <_dtoa_r+0x2e8>)
 800d6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ea:	f7fa fe09 	bl	8008300 <__aeabi_dmul>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	460b      	mov	r3, r1
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	f7fa fc51 	bl	8007f9c <__adddf3>
 800d6fa:	4604      	mov	r4, r0
 800d6fc:	460d      	mov	r5, r1
 800d6fe:	f7fb f811 	bl	8008724 <__aeabi_d2iz>
 800d702:	4629      	mov	r1, r5
 800d704:	9009      	str	r0, [sp, #36]	; 0x24
 800d706:	2200      	movs	r2, #0
 800d708:	4620      	mov	r0, r4
 800d70a:	2300      	movs	r3, #0
 800d70c:	f005 fd90 	bl	8013230 <__aeabi_dcmplt>
 800d710:	2800      	cmp	r0, #0
 800d712:	f040 82bf 	bne.w	800dc94 <_dtoa_r+0x6dc>
 800d716:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d718:	2816      	cmp	r0, #22
 800d71a:	f200 82b8 	bhi.w	800dc8e <_dtoa_r+0x6d6>
 800d71e:	4c64      	ldr	r4, [pc, #400]	; (800d8b0 <_dtoa_r+0x2f8>)
 800d720:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 800d724:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d728:	4652      	mov	r2, sl
 800d72a:	465b      	mov	r3, fp
 800d72c:	f005 fd9e 	bl	801326c <__aeabi_dcmpgt>
 800d730:	2800      	cmp	r0, #0
 800d732:	f000 82e4 	beq.w	800dcfe <_dtoa_r+0x746>
 800d736:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d738:	2000      	movs	r0, #0
 800d73a:	1e4b      	subs	r3, r1, #1
 800d73c:	9309      	str	r3, [sp, #36]	; 0x24
 800d73e:	9012      	str	r0, [sp, #72]	; 0x48
 800d740:	1bbe      	subs	r6, r7, r6
 800d742:	3e01      	subs	r6, #1
 800d744:	f100 82bd 	bmi.w	800dcc2 <_dtoa_r+0x70a>
 800d748:	2400      	movs	r4, #0
 800d74a:	960a      	str	r6, [sp, #40]	; 0x28
 800d74c:	940e      	str	r4, [sp, #56]	; 0x38
 800d74e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d750:	2900      	cmp	r1, #0
 800d752:	f2c0 82ad 	blt.w	800dcb0 <_dtoa_r+0x6f8>
 800d756:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d758:	9111      	str	r1, [sp, #68]	; 0x44
 800d75a:	186b      	adds	r3, r5, r1
 800d75c:	2100      	movs	r1, #0
 800d75e:	930a      	str	r3, [sp, #40]	; 0x28
 800d760:	9110      	str	r1, [sp, #64]	; 0x40
 800d762:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d764:	2809      	cmp	r0, #9
 800d766:	d82b      	bhi.n	800d7c0 <_dtoa_r+0x208>
 800d768:	2805      	cmp	r0, #5
 800d76a:	f341 8046 	ble.w	800e7fa <_dtoa_r+0x1242>
 800d76e:	1f02      	subs	r2, r0, #4
 800d770:	9228      	str	r2, [sp, #160]	; 0xa0
 800d772:	2500      	movs	r5, #0
 800d774:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800d776:	1ea3      	subs	r3, r4, #2
 800d778:	2b03      	cmp	r3, #3
 800d77a:	d823      	bhi.n	800d7c4 <_dtoa_r+0x20c>
 800d77c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d780:	0529053d 	.word	0x0529053d
 800d784:	053a0342 	.word	0x053a0342
 800d788:	4848      	ldr	r0, [pc, #288]	; (800d8ac <_dtoa_r+0x2f4>)
 800d78a:	494a      	ldr	r1, [pc, #296]	; (800d8b4 <_dtoa_r+0x2fc>)
 800d78c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 800d790:	f1b8 0f00 	cmp.w	r8, #0
 800d794:	bf18      	it	ne
 800d796:	4601      	movne	r1, r0
 800d798:	9105      	str	r1, [sp, #20]
 800d79a:	e751      	b.n	800d640 <_dtoa_r+0x88>
 800d79c:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 800d7a0:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 800d7a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d7a8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	4650      	mov	r0, sl
 800d7b0:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 800d7b4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800d7b6:	920d      	str	r2, [sp, #52]	; 0x34
 800d7b8:	e77f      	b.n	800d6ba <_dtoa_r+0x102>
 800d7ba:	4d3f      	ldr	r5, [pc, #252]	; (800d8b8 <_dtoa_r+0x300>)
 800d7bc:	9505      	str	r5, [sp, #20]
 800d7be:	e731      	b.n	800d624 <_dtoa_r+0x6c>
 800d7c0:	2500      	movs	r5, #0
 800d7c2:	9528      	str	r5, [sp, #160]	; 0xa0
 800d7c4:	2400      	movs	r4, #0
 800d7c6:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800d7ca:	4648      	mov	r0, r9
 800d7cc:	4621      	mov	r1, r4
 800d7ce:	f001 fdf1 	bl	800f3b4 <_Balloc>
 800d7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d7d6:	9005      	str	r0, [sp, #20]
 800d7d8:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800d7dc:	2001      	movs	r0, #1
 800d7de:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7e2:	9429      	str	r4, [sp, #164]	; 0xa4
 800d7e4:	900f      	str	r0, [sp, #60]	; 0x3c
 800d7e6:	991d      	ldr	r1, [sp, #116]	; 0x74
 800d7e8:	2900      	cmp	r1, #0
 800d7ea:	f2c0 813f 	blt.w	800da6c <_dtoa_r+0x4b4>
 800d7ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7f0:	2a0e      	cmp	r2, #14
 800d7f2:	f300 813b 	bgt.w	800da6c <_dtoa_r+0x4b4>
 800d7f6:	4d2e      	ldr	r5, [pc, #184]	; (800d8b0 <_dtoa_r+0x2f8>)
 800d7f8:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800d7fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d800:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d804:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d806:	2900      	cmp	r1, #0
 800d808:	f2c0 84fa 	blt.w	800e200 <_dtoa_r+0xc48>
 800d80c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d810:	4650      	mov	r0, sl
 800d812:	4659      	mov	r1, fp
 800d814:	f7fa fe9e 	bl	8008554 <__aeabi_ddiv>
 800d818:	f7fa ff84 	bl	8008724 <__aeabi_d2iz>
 800d81c:	4606      	mov	r6, r0
 800d81e:	f7fa fd09 	bl	8008234 <__aeabi_i2d>
 800d822:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d826:	f7fa fd6b 	bl	8008300 <__aeabi_dmul>
 800d82a:	4602      	mov	r2, r0
 800d82c:	460b      	mov	r3, r1
 800d82e:	4650      	mov	r0, sl
 800d830:	4659      	mov	r1, fp
 800d832:	f7fa fbb1 	bl	8007f98 <__aeabi_dsub>
 800d836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d838:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d83c:	f106 0230 	add.w	r2, r6, #48	; 0x30
 800d840:	2b01      	cmp	r3, #1
 800d842:	4604      	mov	r4, r0
 800d844:	460d      	mov	r5, r1
 800d846:	f808 2b01 	strb.w	r2, [r8], #1
 800d84a:	f000 8091 	beq.w	800d970 <_dtoa_r+0x3b8>
 800d84e:	2300      	movs	r3, #0
 800d850:	2200      	movs	r2, #0
 800d852:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d856:	f7fa fd53 	bl	8008300 <__aeabi_dmul>
 800d85a:	2200      	movs	r2, #0
 800d85c:	2300      	movs	r3, #0
 800d85e:	4604      	mov	r4, r0
 800d860:	460d      	mov	r5, r1
 800d862:	f005 fcdb 	bl	801321c <__aeabi_dcmpeq>
 800d866:	2800      	cmp	r0, #0
 800d868:	f040 80c0 	bne.w	800d9ec <_dtoa_r+0x434>
 800d86c:	9f05      	ldr	r7, [sp, #20]
 800d86e:	9e05      	ldr	r6, [sp, #20]
 800d870:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d872:	3702      	adds	r7, #2
 800d874:	eb06 0b00 	add.w	fp, r6, r0
 800d878:	ebc7 010b 	rsb	r1, r7, fp
 800d87c:	07c9      	lsls	r1, r1, #31
 800d87e:	f100 80c7 	bmi.w	800da10 <_dtoa_r+0x458>
 800d882:	f8cd b020 	str.w	fp, [sp, #32]
 800d886:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800d88a:	e04b      	b.n	800d924 <_dtoa_r+0x36c>
 800d88c:	f3af 8000 	nop.w
 800d890:	636f4361 	.word	0x636f4361
 800d894:	3fd287a7 	.word	0x3fd287a7
 800d898:	8b60c8b3 	.word	0x8b60c8b3
 800d89c:	3fc68a28 	.word	0x3fc68a28
 800d8a0:	509f79fb 	.word	0x509f79fb
 800d8a4:	3fd34413 	.word	0x3fd34413
 800d8a8:	08013a75 	.word	0x08013a75
 800d8ac:	08013ac4 	.word	0x08013ac4
 800d8b0:	08013ae8 	.word	0x08013ae8
 800d8b4:	08013ab8 	.word	0x08013ab8
 800d8b8:	08013a74 	.word	0x08013a74
 800d8bc:	f7fa fd20 	bl	8008300 <__aeabi_dmul>
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	4604      	mov	r4, r0
 800d8c6:	460d      	mov	r5, r1
 800d8c8:	f005 fca8 	bl	801321c <__aeabi_dcmpeq>
 800d8cc:	4652      	mov	r2, sl
 800d8ce:	465b      	mov	r3, fp
 800d8d0:	2800      	cmp	r0, #0
 800d8d2:	f040 808b 	bne.w	800d9ec <_dtoa_r+0x434>
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f7fa fe3b 	bl	8008554 <__aeabi_ddiv>
 800d8de:	f7fa ff21 	bl	8008724 <__aeabi_d2iz>
 800d8e2:	4606      	mov	r6, r0
 800d8e4:	f7fa fca6 	bl	8008234 <__aeabi_i2d>
 800d8e8:	4652      	mov	r2, sl
 800d8ea:	465b      	mov	r3, fp
 800d8ec:	f7fa fd08 	bl	8008300 <__aeabi_dmul>
 800d8f0:	4602      	mov	r2, r0
 800d8f2:	460b      	mov	r3, r1
 800d8f4:	4620      	mov	r0, r4
 800d8f6:	4629      	mov	r1, r5
 800d8f8:	f7fa fb4e 	bl	8007f98 <__aeabi_dsub>
 800d8fc:	3630      	adds	r6, #48	; 0x30
 800d8fe:	2300      	movs	r3, #0
 800d900:	2200      	movs	r2, #0
 800d902:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d906:	f807 6c01 	strb.w	r6, [r7, #-1]
 800d90a:	f7fa fcf9 	bl	8008300 <__aeabi_dmul>
 800d90e:	2200      	movs	r2, #0
 800d910:	2300      	movs	r3, #0
 800d912:	46b8      	mov	r8, r7
 800d914:	4604      	mov	r4, r0
 800d916:	460d      	mov	r5, r1
 800d918:	f107 0701 	add.w	r7, r7, #1
 800d91c:	f005 fc7e 	bl	801321c <__aeabi_dcmpeq>
 800d920:	2800      	cmp	r0, #0
 800d922:	d163      	bne.n	800d9ec <_dtoa_r+0x434>
 800d924:	4652      	mov	r2, sl
 800d926:	465b      	mov	r3, fp
 800d928:	4620      	mov	r0, r4
 800d92a:	4629      	mov	r1, r5
 800d92c:	f7fa fe12 	bl	8008554 <__aeabi_ddiv>
 800d930:	f7fa fef8 	bl	8008724 <__aeabi_d2iz>
 800d934:	4606      	mov	r6, r0
 800d936:	f7fa fc7d 	bl	8008234 <__aeabi_i2d>
 800d93a:	4652      	mov	r2, sl
 800d93c:	465b      	mov	r3, fp
 800d93e:	f7fa fcdf 	bl	8008300 <__aeabi_dmul>
 800d942:	4602      	mov	r2, r0
 800d944:	460b      	mov	r3, r1
 800d946:	4620      	mov	r0, r4
 800d948:	4629      	mov	r1, r5
 800d94a:	f7fa fb25 	bl	8007f98 <__aeabi_dsub>
 800d94e:	f8dd c020 	ldr.w	ip, [sp, #32]
 800d952:	2300      	movs	r3, #0
 800d954:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800d958:	2200      	movs	r2, #0
 800d95a:	4567      	cmp	r7, ip
 800d95c:	f807 8c01 	strb.w	r8, [r7, #-1]
 800d960:	4604      	mov	r4, r0
 800d962:	46b8      	mov	r8, r7
 800d964:	460d      	mov	r5, r1
 800d966:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d96a:	f107 0701 	add.w	r7, r7, #1
 800d96e:	d1a5      	bne.n	800d8bc <_dtoa_r+0x304>
 800d970:	4622      	mov	r2, r4
 800d972:	462b      	mov	r3, r5
 800d974:	4620      	mov	r0, r4
 800d976:	4629      	mov	r1, r5
 800d978:	f7fa fb10 	bl	8007f9c <__adddf3>
 800d97c:	4604      	mov	r4, r0
 800d97e:	460d      	mov	r5, r1
 800d980:	4622      	mov	r2, r4
 800d982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d986:	462b      	mov	r3, r5
 800d988:	f005 fc52 	bl	8013230 <__aeabi_dcmplt>
 800d98c:	b940      	cbnz	r0, 800d9a0 <_dtoa_r+0x3e8>
 800d98e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d992:	4622      	mov	r2, r4
 800d994:	462b      	mov	r3, r5
 800d996:	f005 fc41 	bl	801321c <__aeabi_dcmpeq>
 800d99a:	b338      	cbz	r0, 800d9ec <_dtoa_r+0x434>
 800d99c:	07f4      	lsls	r4, r6, #31
 800d99e:	d525      	bpl.n	800d9ec <_dtoa_r+0x434>
 800d9a0:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800d9a4:	9a05      	ldr	r2, [sp, #20]
 800d9a6:	43d3      	mvns	r3, r2
 800d9a8:	eb08 0003 	add.w	r0, r8, r3
 800d9ac:	07c0      	lsls	r0, r0, #31
 800d9ae:	f100 84fd 	bmi.w	800e3ac <_dtoa_r+0xdf4>
 800d9b2:	4614      	mov	r4, r2
 800d9b4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800d9b8:	f108 31ff 	add.w	r1, r8, #4294967295
 800d9bc:	d112      	bne.n	800d9e4 <_dtoa_r+0x42c>
 800d9be:	428c      	cmp	r4, r1
 800d9c0:	f000 8537 	beq.w	800e432 <_dtoa_r+0xe7a>
 800d9c4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800d9c8:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800d9cc:	4688      	mov	r8, r1
 800d9ce:	f101 31ff 	add.w	r1, r1, #4294967295
 800d9d2:	d107      	bne.n	800d9e4 <_dtoa_r+0x42c>
 800d9d4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800d9d8:	4688      	mov	r8, r1
 800d9da:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800d9de:	f108 31ff 	add.w	r1, r8, #4294967295
 800d9e2:	d0ec      	beq.n	800d9be <_dtoa_r+0x406>
 800d9e4:	f10b 0501 	add.w	r5, fp, #1
 800d9e8:	b2ea      	uxtb	r2, r5
 800d9ea:	700a      	strb	r2, [r1, #0]
 800d9ec:	4648      	mov	r0, r9
 800d9ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d9f0:	f001 fd06 	bl	800f400 <_Bfree>
 800d9f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d9f6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800d9f8:	1c6b      	adds	r3, r5, #1
 800d9fa:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	f888 2000 	strb.w	r2, [r8]
 800da02:	602b      	str	r3, [r5, #0]
 800da04:	2c00      	cmp	r4, #0
 800da06:	f43f ae0d 	beq.w	800d624 <_dtoa_r+0x6c>
 800da0a:	f8c4 8000 	str.w	r8, [r4]
 800da0e:	e609      	b.n	800d624 <_dtoa_r+0x6c>
 800da10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da14:	4620      	mov	r0, r4
 800da16:	4629      	mov	r1, r5
 800da18:	f7fa fd9c 	bl	8008554 <__aeabi_ddiv>
 800da1c:	f7fa fe82 	bl	8008724 <__aeabi_d2iz>
 800da20:	4606      	mov	r6, r0
 800da22:	f7fa fc07 	bl	8008234 <__aeabi_i2d>
 800da26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da2a:	f7fa fc69 	bl	8008300 <__aeabi_dmul>
 800da2e:	4602      	mov	r2, r0
 800da30:	460b      	mov	r3, r1
 800da32:	4620      	mov	r0, r4
 800da34:	4629      	mov	r1, r5
 800da36:	f7fa faaf 	bl	8007f98 <__aeabi_dsub>
 800da3a:	3630      	adds	r6, #48	; 0x30
 800da3c:	2300      	movs	r3, #0
 800da3e:	2200      	movs	r2, #0
 800da40:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800da44:	f807 6c01 	strb.w	r6, [r7, #-1]
 800da48:	f7fa fc5a 	bl	8008300 <__aeabi_dmul>
 800da4c:	46b8      	mov	r8, r7
 800da4e:	9f05      	ldr	r7, [sp, #20]
 800da50:	2200      	movs	r2, #0
 800da52:	2300      	movs	r3, #0
 800da54:	4604      	mov	r4, r0
 800da56:	460d      	mov	r5, r1
 800da58:	3703      	adds	r7, #3
 800da5a:	f005 fbdf 	bl	801321c <__aeabi_dcmpeq>
 800da5e:	2800      	cmp	r0, #0
 800da60:	f43f af0f 	beq.w	800d882 <_dtoa_r+0x2ca>
 800da64:	e7c2      	b.n	800d9ec <_dtoa_r+0x434>
 800da66:	9a05      	ldr	r2, [sp, #20]
 800da68:	1cd0      	adds	r0, r2, #3
 800da6a:	e5f3      	b.n	800d654 <_dtoa_r+0x9c>
 800da6c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800da6e:	2f00      	cmp	r7, #0
 800da70:	f000 812c 	beq.w	800dccc <_dtoa_r+0x714>
 800da74:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800da76:	2c01      	cmp	r4, #1
 800da78:	f340 83f2 	ble.w	800e260 <_dtoa_r+0xca8>
 800da7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da80:	1e41      	subs	r1, r0, #1
 800da82:	428a      	cmp	r2, r1
 800da84:	f2c0 84e0 	blt.w	800e448 <_dtoa_r+0xe90>
 800da88:	1a55      	subs	r5, r2, r1
 800da8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da8c:	2800      	cmp	r0, #0
 800da8e:	f2c0 8630 	blt.w	800e6f2 <_dtoa_r+0x113a>
 800da92:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800da94:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800da96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da98:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800da9c:	19da      	adds	r2, r3, r7
 800da9e:	eb0e 0807 	add.w	r8, lr, r7
 800daa2:	4648      	mov	r0, r9
 800daa4:	2101      	movs	r1, #1
 800daa6:	920e      	str	r2, [sp, #56]	; 0x38
 800daa8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800daac:	f001 fe1a 	bl	800f6e4 <__i2b>
 800dab0:	900d      	str	r0, [sp, #52]	; 0x34
 800dab2:	b164      	cbz	r4, 800dace <_dtoa_r+0x516>
 800dab4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dab6:	2800      	cmp	r0, #0
 800dab8:	dd09      	ble.n	800dace <_dtoa_r+0x516>
 800daba:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dabc:	4607      	mov	r7, r0
 800dabe:	42a7      	cmp	r7, r4
 800dac0:	bfa8      	it	ge
 800dac2:	4627      	movge	r7, r4
 800dac4:	1bcb      	subs	r3, r1, r7
 800dac6:	1bc2      	subs	r2, r0, r7
 800dac8:	930e      	str	r3, [sp, #56]	; 0x38
 800daca:	1be4      	subs	r4, r4, r7
 800dacc:	920a      	str	r2, [sp, #40]	; 0x28
 800dace:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dad0:	2800      	cmp	r0, #0
 800dad2:	dd1a      	ble.n	800db0a <_dtoa_r+0x552>
 800dad4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800dad6:	2f00      	cmp	r7, #0
 800dad8:	f000 84a3 	beq.w	800e422 <_dtoa_r+0xe6a>
 800dadc:	2d00      	cmp	r5, #0
 800dade:	dd10      	ble.n	800db02 <_dtoa_r+0x54a>
 800dae0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dae2:	462a      	mov	r2, r5
 800dae4:	4648      	mov	r0, r9
 800dae6:	f001 ff6f 	bl	800f9c8 <__pow5mult>
 800daea:	900d      	str	r0, [sp, #52]	; 0x34
 800daec:	990d      	ldr	r1, [sp, #52]	; 0x34
 800daee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800daf0:	4648      	mov	r0, r9
 800daf2:	f001 fe01 	bl	800f6f8 <__multiply>
 800daf6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800daf8:	4606      	mov	r6, r0
 800dafa:	4648      	mov	r0, r9
 800dafc:	f001 fc80 	bl	800f400 <_Bfree>
 800db00:	960c      	str	r6, [sp, #48]	; 0x30
 800db02:	9910      	ldr	r1, [sp, #64]	; 0x40
 800db04:	1b4a      	subs	r2, r1, r5
 800db06:	f040 83a5 	bne.w	800e254 <_dtoa_r+0xc9c>
 800db0a:	2101      	movs	r1, #1
 800db0c:	4648      	mov	r0, r9
 800db0e:	f001 fde9 	bl	800f6e4 <__i2b>
 800db12:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800db14:	2d00      	cmp	r5, #0
 800db16:	4607      	mov	r7, r0
 800db18:	dd05      	ble.n	800db26 <_dtoa_r+0x56e>
 800db1a:	4639      	mov	r1, r7
 800db1c:	4648      	mov	r0, r9
 800db1e:	462a      	mov	r2, r5
 800db20:	f001 ff52 	bl	800f9c8 <__pow5mult>
 800db24:	4607      	mov	r7, r0
 800db26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800db28:	2b01      	cmp	r3, #1
 800db2a:	f340 8152 	ble.w	800ddd2 <_dtoa_r+0x81a>
 800db2e:	2500      	movs	r5, #0
 800db30:	9911      	ldr	r1, [sp, #68]	; 0x44
 800db32:	2900      	cmp	r1, #0
 800db34:	f040 8413 	bne.w	800e35e <_dtoa_r+0xda6>
 800db38:	2301      	movs	r3, #1
 800db3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800db3c:	185b      	adds	r3, r3, r1
 800db3e:	f013 001f 	ands.w	r0, r3, #31
 800db42:	f000 80c8 	beq.w	800dcd6 <_dtoa_r+0x71e>
 800db46:	f1c0 0320 	rsb	r3, r0, #32
 800db4a:	2b04      	cmp	r3, #4
 800db4c:	f340 8658 	ble.w	800e800 <_dtoa_r+0x1248>
 800db50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db52:	f1c0 031c 	rsb	r3, r0, #28
 800db56:	18d0      	adds	r0, r2, r3
 800db58:	18c9      	adds	r1, r1, r3
 800db5a:	900e      	str	r0, [sp, #56]	; 0x38
 800db5c:	18e4      	adds	r4, r4, r3
 800db5e:	910a      	str	r1, [sp, #40]	; 0x28
 800db60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db62:	2b00      	cmp	r3, #0
 800db64:	dd05      	ble.n	800db72 <_dtoa_r+0x5ba>
 800db66:	4648      	mov	r0, r9
 800db68:	990c      	ldr	r1, [sp, #48]	; 0x30
 800db6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db6c:	f001 ff76 	bl	800fa5c <__lshift>
 800db70:	900c      	str	r0, [sp, #48]	; 0x30
 800db72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db74:	2a00      	cmp	r2, #0
 800db76:	dd04      	ble.n	800db82 <_dtoa_r+0x5ca>
 800db78:	4639      	mov	r1, r7
 800db7a:	4648      	mov	r0, r9
 800db7c:	f001 ff6e 	bl	800fa5c <__lshift>
 800db80:	4607      	mov	r7, r0
 800db82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800db84:	2a00      	cmp	r2, #0
 800db86:	f040 83cf 	bne.w	800e328 <_dtoa_r+0xd70>
 800db8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	f340 83f0 	ble.w	800e372 <_dtoa_r+0xdba>
 800db92:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800db94:	2800      	cmp	r0, #0
 800db96:	f040 80b4 	bne.w	800dd02 <_dtoa_r+0x74a>
 800db9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800db9c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db9e:	07e2      	lsls	r2, r4, #31
 800dba0:	f140 83a0 	bpl.w	800e2e4 <_dtoa_r+0xd2c>
 800dba4:	46a2      	mov	sl, r4
 800dba6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800dba8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dbac:	e010      	b.n	800dbd0 <_dtoa_r+0x618>
 800dbae:	f001 fc31 	bl	800f414 <__multadd>
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	4606      	mov	r6, r0
 800dbb6:	f7ff fb87 	bl	800d2c8 <quorem>
 800dbba:	3030      	adds	r0, #48	; 0x30
 800dbbc:	f808 0004 	strb.w	r0, [r8, r4]
 800dbc0:	4631      	mov	r1, r6
 800dbc2:	4648      	mov	r0, r9
 800dbc4:	220a      	movs	r2, #10
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	f001 fc24 	bl	800f414 <__multadd>
 800dbcc:	1c65      	adds	r5, r4, #1
 800dbce:	4606      	mov	r6, r0
 800dbd0:	4639      	mov	r1, r7
 800dbd2:	4630      	mov	r0, r6
 800dbd4:	f7ff fb78 	bl	800d2c8 <quorem>
 800dbd8:	1c6c      	adds	r4, r5, #1
 800dbda:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800dbde:	220a      	movs	r2, #10
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	45a2      	cmp	sl, r4
 800dbe4:	4631      	mov	r1, r6
 800dbe6:	4648      	mov	r0, r9
 800dbe8:	f808 b005 	strb.w	fp, [r8, r5]
 800dbec:	dcdf      	bgt.n	800dbae <_dtoa_r+0x5f6>
 800dbee:	960c      	str	r6, [sp, #48]	; 0x30
 800dbf0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dbf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dbf6:	2500      	movs	r5, #0
 800dbf8:	2a01      	cmp	r2, #1
 800dbfa:	bfac      	ite	ge
 800dbfc:	4490      	addge	r8, r2
 800dbfe:	f108 0801 	addlt.w	r8, r8, #1
 800dc02:	2201      	movs	r2, #1
 800dc04:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dc06:	4648      	mov	r0, r9
 800dc08:	f001 ff28 	bl	800fa5c <__lshift>
 800dc0c:	4639      	mov	r1, r7
 800dc0e:	900c      	str	r0, [sp, #48]	; 0x30
 800dc10:	f001 ffe8 	bl	800fbe4 <__mcmp>
 800dc14:	2800      	cmp	r0, #0
 800dc16:	f340 8449 	ble.w	800e4ac <_dtoa_r+0xef4>
 800dc1a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800dc1e:	9805      	ldr	r0, [sp, #20]
 800dc20:	43c3      	mvns	r3, r0
 800dc22:	eb08 0103 	add.w	r1, r8, r3
 800dc26:	07cb      	lsls	r3, r1, #31
 800dc28:	d507      	bpl.n	800dc3a <_dtoa_r+0x682>
 800dc2a:	2a39      	cmp	r2, #57	; 0x39
 800dc2c:	f108 34ff 	add.w	r4, r8, #4294967295
 800dc30:	d118      	bne.n	800dc64 <_dtoa_r+0x6ac>
 800dc32:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800dc36:	9805      	ldr	r0, [sp, #20]
 800dc38:	46a0      	mov	r8, r4
 800dc3a:	2a39      	cmp	r2, #57	; 0x39
 800dc3c:	f108 34ff 	add.w	r4, r8, #4294967295
 800dc40:	d110      	bne.n	800dc64 <_dtoa_r+0x6ac>
 800dc42:	42a0      	cmp	r0, r4
 800dc44:	f000 8369 	beq.w	800e31a <_dtoa_r+0xd62>
 800dc48:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800dc4c:	2a39      	cmp	r2, #57	; 0x39
 800dc4e:	46a0      	mov	r8, r4
 800dc50:	f104 34ff 	add.w	r4, r4, #4294967295
 800dc54:	d106      	bne.n	800dc64 <_dtoa_r+0x6ac>
 800dc56:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800dc5a:	46a0      	mov	r8, r4
 800dc5c:	2a39      	cmp	r2, #57	; 0x39
 800dc5e:	f108 34ff 	add.w	r4, r8, #4294967295
 800dc62:	d0ee      	beq.n	800dc42 <_dtoa_r+0x68a>
 800dc64:	3201      	adds	r2, #1
 800dc66:	7022      	strb	r2, [r4, #0]
 800dc68:	4648      	mov	r0, r9
 800dc6a:	4639      	mov	r1, r7
 800dc6c:	f001 fbc8 	bl	800f400 <_Bfree>
 800dc70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dc72:	2a00      	cmp	r2, #0
 800dc74:	f43f aeba 	beq.w	800d9ec <_dtoa_r+0x434>
 800dc78:	2d00      	cmp	r5, #0
 800dc7a:	f000 82e5 	beq.w	800e248 <_dtoa_r+0xc90>
 800dc7e:	4295      	cmp	r5, r2
 800dc80:	f000 82e2 	beq.w	800e248 <_dtoa_r+0xc90>
 800dc84:	4648      	mov	r0, r9
 800dc86:	4629      	mov	r1, r5
 800dc88:	f001 fbba 	bl	800f400 <_Bfree>
 800dc8c:	e2dc      	b.n	800e248 <_dtoa_r+0xc90>
 800dc8e:	2201      	movs	r2, #1
 800dc90:	9212      	str	r2, [sp, #72]	; 0x48
 800dc92:	e555      	b.n	800d740 <_dtoa_r+0x188>
 800dc94:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc96:	f7fa facd 	bl	8008234 <__aeabi_i2d>
 800dc9a:	4622      	mov	r2, r4
 800dc9c:	462b      	mov	r3, r5
 800dc9e:	f005 fabd 	bl	801321c <__aeabi_dcmpeq>
 800dca2:	2800      	cmp	r0, #0
 800dca4:	f47f ad37 	bne.w	800d716 <_dtoa_r+0x15e>
 800dca8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dcaa:	1e4b      	subs	r3, r1, #1
 800dcac:	9309      	str	r3, [sp, #36]	; 0x24
 800dcae:	e532      	b.n	800d716 <_dtoa_r+0x15e>
 800dcb0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800dcb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcb4:	2400      	movs	r4, #0
 800dcb6:	1ae8      	subs	r0, r5, r3
 800dcb8:	425a      	negs	r2, r3
 800dcba:	900e      	str	r0, [sp, #56]	; 0x38
 800dcbc:	9210      	str	r2, [sp, #64]	; 0x40
 800dcbe:	9411      	str	r4, [sp, #68]	; 0x44
 800dcc0:	e54f      	b.n	800d762 <_dtoa_r+0x1aa>
 800dcc2:	4276      	negs	r6, r6
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	960e      	str	r6, [sp, #56]	; 0x38
 800dcc8:	920a      	str	r2, [sp, #40]	; 0x28
 800dcca:	e540      	b.n	800d74e <_dtoa_r+0x196>
 800dccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcce:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800dcd0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800dcd2:	930d      	str	r3, [sp, #52]	; 0x34
 800dcd4:	e6ed      	b.n	800dab2 <_dtoa_r+0x4fa>
 800dcd6:	221c      	movs	r2, #28
 800dcd8:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800dcdc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dcde:	eb0c 0e02 	add.w	lr, ip, r2
 800dce2:	1888      	adds	r0, r1, r2
 800dce4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800dce8:	18a4      	adds	r4, r4, r2
 800dcea:	900a      	str	r0, [sp, #40]	; 0x28
 800dcec:	e738      	b.n	800db60 <_dtoa_r+0x5a8>
 800dcee:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800dcf2:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800dcf6:	1b84      	subs	r4, r0, r6
 800dcf8:	fa0a f004 	lsl.w	r0, sl, r4
 800dcfc:	e4d6      	b.n	800d6ac <_dtoa_r+0xf4>
 800dcfe:	9012      	str	r0, [sp, #72]	; 0x48
 800dd00:	e51e      	b.n	800d740 <_dtoa_r+0x188>
 800dd02:	2c00      	cmp	r4, #0
 800dd04:	dd05      	ble.n	800dd12 <_dtoa_r+0x75a>
 800dd06:	4648      	mov	r0, r9
 800dd08:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dd0a:	4622      	mov	r2, r4
 800dd0c:	f001 fea6 	bl	800fa5c <__lshift>
 800dd10:	900d      	str	r0, [sp, #52]	; 0x34
 800dd12:	2d00      	cmp	r5, #0
 800dd14:	f040 8402 	bne.w	800e51c <_dtoa_r+0xf64>
 800dd18:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800dd1a:	9d05      	ldr	r5, [sp, #20]
 800dd1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dd1e:	9a05      	ldr	r2, [sp, #20]
 800dd20:	1829      	adds	r1, r5, r0
 800dd22:	f00a 0301 	and.w	r3, sl, #1
 800dd26:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800dd28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dd2c:	910a      	str	r1, [sp, #40]	; 0x28
 800dd2e:	1c54      	adds	r4, r2, #1
 800dd30:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd32:	4639      	mov	r1, r7
 800dd34:	4650      	mov	r0, sl
 800dd36:	f7ff fac7 	bl	800d2c8 <quorem>
 800dd3a:	4629      	mov	r1, r5
 800dd3c:	4680      	mov	r8, r0
 800dd3e:	4650      	mov	r0, sl
 800dd40:	f001 ff50 	bl	800fbe4 <__mcmp>
 800dd44:	4639      	mov	r1, r7
 800dd46:	4632      	mov	r2, r6
 800dd48:	4683      	mov	fp, r0
 800dd4a:	4648      	mov	r0, r9
 800dd4c:	f001 ff78 	bl	800fc40 <__mdiff>
 800dd50:	4602      	mov	r2, r0
 800dd52:	1e60      	subs	r0, r4, #1
 800dd54:	68d1      	ldr	r1, [r2, #12]
 800dd56:	9008      	str	r0, [sp, #32]
 800dd58:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 800dd5c:	2900      	cmp	r1, #0
 800dd5e:	f000 8288 	beq.w	800e272 <_dtoa_r+0xcba>
 800dd62:	4648      	mov	r0, r9
 800dd64:	4611      	mov	r1, r2
 800dd66:	f8cd c00c 	str.w	ip, [sp, #12]
 800dd6a:	f001 fb49 	bl	800f400 <_Bfree>
 800dd6e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800dd72:	2301      	movs	r3, #1
 800dd74:	f1bb 0f00 	cmp.w	fp, #0
 800dd78:	f2c0 8378 	blt.w	800e46c <_dtoa_r+0xeb4>
 800dd7c:	d105      	bne.n	800dd8a <_dtoa_r+0x7d2>
 800dd7e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800dd80:	b91a      	cbnz	r2, 800dd8a <_dtoa_r+0x7d2>
 800dd82:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dd84:	2800      	cmp	r0, #0
 800dd86:	f000 8371 	beq.w	800e46c <_dtoa_r+0xeb4>
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	f300 83de 	bgt.w	800e54c <_dtoa_r+0xf94>
 800dd90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd92:	f804 cc01 	strb.w	ip, [r4, #-1]
 800dd96:	429c      	cmp	r4, r3
 800dd98:	46a0      	mov	r8, r4
 800dd9a:	f000 83e6 	beq.w	800e56a <_dtoa_r+0xfb2>
 800dd9e:	4651      	mov	r1, sl
 800dda0:	220a      	movs	r2, #10
 800dda2:	2300      	movs	r3, #0
 800dda4:	4648      	mov	r0, r9
 800dda6:	f001 fb35 	bl	800f414 <__multadd>
 800ddaa:	42b5      	cmp	r5, r6
 800ddac:	4682      	mov	sl, r0
 800ddae:	f000 828f 	beq.w	800e2d0 <_dtoa_r+0xd18>
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	220a      	movs	r2, #10
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	4648      	mov	r0, r9
 800ddba:	f001 fb2b 	bl	800f414 <__multadd>
 800ddbe:	4631      	mov	r1, r6
 800ddc0:	4605      	mov	r5, r0
 800ddc2:	220a      	movs	r2, #10
 800ddc4:	4648      	mov	r0, r9
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	f001 fb24 	bl	800f414 <__multadd>
 800ddcc:	3401      	adds	r4, #1
 800ddce:	4606      	mov	r6, r0
 800ddd0:	e7af      	b.n	800dd32 <_dtoa_r+0x77a>
 800ddd2:	f1ba 0f00 	cmp.w	sl, #0
 800ddd6:	f47f aeaa 	bne.w	800db2e <_dtoa_r+0x576>
 800ddda:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800ddde:	4658      	mov	r0, fp
 800dde0:	2a00      	cmp	r2, #0
 800dde2:	f040 8494 	bne.w	800e70e <_dtoa_r+0x1156>
 800dde6:	2500      	movs	r5, #0
 800dde8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800ddec:	4005      	ands	r5, r0
 800ddee:	2d00      	cmp	r5, #0
 800ddf0:	f43f ae9e 	beq.w	800db30 <_dtoa_r+0x578>
 800ddf4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ddf6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddf8:	1c4b      	adds	r3, r1, #1
 800ddfa:	1c42      	adds	r2, r0, #1
 800ddfc:	930e      	str	r3, [sp, #56]	; 0x38
 800ddfe:	920a      	str	r2, [sp, #40]	; 0x28
 800de00:	2501      	movs	r5, #1
 800de02:	e695      	b.n	800db30 <_dtoa_r+0x578>
 800de04:	2101      	movs	r1, #1
 800de06:	910f      	str	r1, [sp, #60]	; 0x3c
 800de08:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	f340 8329 	ble.w	800e462 <_dtoa_r+0xeaa>
 800de10:	461c      	mov	r4, r3
 800de12:	9313      	str	r3, [sp, #76]	; 0x4c
 800de14:	930b      	str	r3, [sp, #44]	; 0x2c
 800de16:	2100      	movs	r1, #0
 800de18:	2c17      	cmp	r4, #23
 800de1a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800de1e:	d90a      	bls.n	800de36 <_dtoa_r+0x87e>
 800de20:	2201      	movs	r2, #1
 800de22:	2304      	movs	r3, #4
 800de24:	005b      	lsls	r3, r3, #1
 800de26:	f103 0014 	add.w	r0, r3, #20
 800de2a:	4611      	mov	r1, r2
 800de2c:	3201      	adds	r2, #1
 800de2e:	42a0      	cmp	r0, r4
 800de30:	d9f8      	bls.n	800de24 <_dtoa_r+0x86c>
 800de32:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800de36:	4648      	mov	r0, r9
 800de38:	f001 fabc 	bl	800f3b4 <_Balloc>
 800de3c:	2c0e      	cmp	r4, #14
 800de3e:	9005      	str	r0, [sp, #20]
 800de40:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800de44:	f63f accf 	bhi.w	800d7e6 <_dtoa_r+0x22e>
 800de48:	2d00      	cmp	r5, #0
 800de4a:	f43f accc 	beq.w	800d7e6 <_dtoa_r+0x22e>
 800de4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800de50:	2f00      	cmp	r7, #0
 800de52:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 800de56:	f340 833d 	ble.w	800e4d4 <_dtoa_r+0xf1c>
 800de5a:	489a      	ldr	r0, [pc, #616]	; (800e0c4 <_dtoa_r+0xb0c>)
 800de5c:	f007 060f 	and.w	r6, r7, #15
 800de60:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 800de64:	113e      	asrs	r6, r7, #4
 800de66:	e9d1 4500 	ldrd	r4, r5, [r1]
 800de6a:	06f1      	lsls	r1, r6, #27
 800de6c:	f140 82f5 	bpl.w	800e45a <_dtoa_r+0xea2>
 800de70:	4f95      	ldr	r7, [pc, #596]	; (800e0c8 <_dtoa_r+0xb10>)
 800de72:	4650      	mov	r0, sl
 800de74:	4659      	mov	r1, fp
 800de76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800de7a:	f7fa fb6b 	bl	8008554 <__aeabi_ddiv>
 800de7e:	f006 060f 	and.w	r6, r6, #15
 800de82:	4682      	mov	sl, r0
 800de84:	468b      	mov	fp, r1
 800de86:	2703      	movs	r7, #3
 800de88:	b186      	cbz	r6, 800deac <_dtoa_r+0x8f4>
 800de8a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 800e0c8 <_dtoa_r+0xb10>
 800de8e:	4620      	mov	r0, r4
 800de90:	4629      	mov	r1, r5
 800de92:	07f2      	lsls	r2, r6, #31
 800de94:	d504      	bpl.n	800dea0 <_dtoa_r+0x8e8>
 800de96:	e9d8 2300 	ldrd	r2, r3, [r8]
 800de9a:	f7fa fa31 	bl	8008300 <__aeabi_dmul>
 800de9e:	3701      	adds	r7, #1
 800dea0:	1076      	asrs	r6, r6, #1
 800dea2:	f108 0808 	add.w	r8, r8, #8
 800dea6:	d1f4      	bne.n	800de92 <_dtoa_r+0x8da>
 800dea8:	4604      	mov	r4, r0
 800deaa:	460d      	mov	r5, r1
 800deac:	4650      	mov	r0, sl
 800deae:	4659      	mov	r1, fp
 800deb0:	4622      	mov	r2, r4
 800deb2:	462b      	mov	r3, r5
 800deb4:	f7fa fb4e 	bl	8008554 <__aeabi_ddiv>
 800deb8:	4682      	mov	sl, r0
 800deba:	468b      	mov	fp, r1
 800debc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800debe:	b153      	cbz	r3, 800ded6 <_dtoa_r+0x91e>
 800dec0:	2300      	movs	r3, #0
 800dec2:	4650      	mov	r0, sl
 800dec4:	4659      	mov	r1, fp
 800dec6:	2200      	movs	r2, #0
 800dec8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800decc:	f005 f9b0 	bl	8013230 <__aeabi_dcmplt>
 800ded0:	2800      	cmp	r0, #0
 800ded2:	f040 8424 	bne.w	800e71e <_dtoa_r+0x1166>
 800ded6:	4638      	mov	r0, r7
 800ded8:	f7fa f9ac 	bl	8008234 <__aeabi_i2d>
 800dedc:	4652      	mov	r2, sl
 800dede:	465b      	mov	r3, fp
 800dee0:	f7fa fa0e 	bl	8008300 <__aeabi_dmul>
 800dee4:	2300      	movs	r3, #0
 800dee6:	2200      	movs	r2, #0
 800dee8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800deec:	f7fa f856 	bl	8007f9c <__adddf3>
 800def0:	4604      	mov	r4, r0
 800def2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800def4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800def8:	2800      	cmp	r0, #0
 800defa:	f000 8275 	beq.w	800e3e8 <_dtoa_r+0xe30>
 800defe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800df00:	961b      	str	r6, [sp, #108]	; 0x6c
 800df02:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800df04:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800df06:	2900      	cmp	r1, #0
 800df08:	f000 8338 	beq.w	800e57c <_dtoa_r+0xfc4>
 800df0c:	4a6d      	ldr	r2, [pc, #436]	; (800e0c4 <_dtoa_r+0xb0c>)
 800df0e:	2100      	movs	r1, #0
 800df10:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 800df14:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df18:	2000      	movs	r0, #0
 800df1a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800df1e:	f7fa fb19 	bl	8008554 <__aeabi_ddiv>
 800df22:	462b      	mov	r3, r5
 800df24:	4622      	mov	r2, r4
 800df26:	f7fa f837 	bl	8007f98 <__aeabi_dsub>
 800df2a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800df2e:	4659      	mov	r1, fp
 800df30:	4650      	mov	r0, sl
 800df32:	f7fa fbf7 	bl	8008724 <__aeabi_d2iz>
 800df36:	4605      	mov	r5, r0
 800df38:	f7fa f97c 	bl	8008234 <__aeabi_i2d>
 800df3c:	4602      	mov	r2, r0
 800df3e:	460b      	mov	r3, r1
 800df40:	4650      	mov	r0, sl
 800df42:	4659      	mov	r1, fp
 800df44:	f7fa f828 	bl	8007f98 <__aeabi_dsub>
 800df48:	3530      	adds	r5, #48	; 0x30
 800df4a:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800df4e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800df52:	fa5f fb85 	uxtb.w	fp, r5
 800df56:	f808 bb01 	strb.w	fp, [r8], #1
 800df5a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800df5e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800df62:	f005 f983 	bl	801326c <__aeabi_dcmpgt>
 800df66:	2800      	cmp	r0, #0
 800df68:	f040 841d 	bne.w	800e7a6 <_dtoa_r+0x11ee>
 800df6c:	2100      	movs	r1, #0
 800df6e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800df72:	2000      	movs	r0, #0
 800df74:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800df78:	f7fa f80e 	bl	8007f98 <__aeabi_dsub>
 800df7c:	4602      	mov	r2, r0
 800df7e:	460b      	mov	r3, r1
 800df80:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800df84:	f005 f972 	bl	801326c <__aeabi_dcmpgt>
 800df88:	2800      	cmp	r0, #0
 800df8a:	f040 8432 	bne.w	800e7f2 <_dtoa_r+0x123a>
 800df8e:	2e01      	cmp	r6, #1
 800df90:	f340 829c 	ble.w	800e4cc <_dtoa_r+0xf14>
 800df94:	9905      	ldr	r1, [sp, #20]
 800df96:	ea6f 0708 	mvn.w	r7, r8
 800df9a:	198e      	adds	r6, r1, r6
 800df9c:	19bc      	adds	r4, r7, r6
 800df9e:	2300      	movs	r3, #0
 800dfa0:	f004 0501 	and.w	r5, r4, #1
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800dfaa:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800dfae:	961a      	str	r6, [sp, #104]	; 0x68
 800dfb0:	9518      	str	r5, [sp, #96]	; 0x60
 800dfb2:	f7fa f9a5 	bl	8008300 <__aeabi_dmul>
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	2200      	movs	r2, #0
 800dfba:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800dfbe:	4604      	mov	r4, r0
 800dfc0:	460d      	mov	r5, r1
 800dfc2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800dfc6:	f7fa f99b 	bl	8008300 <__aeabi_dmul>
 800dfca:	460f      	mov	r7, r1
 800dfcc:	4606      	mov	r6, r0
 800dfce:	f7fa fba9 	bl	8008724 <__aeabi_d2iz>
 800dfd2:	4683      	mov	fp, r0
 800dfd4:	f7fa f92e 	bl	8008234 <__aeabi_i2d>
 800dfd8:	4602      	mov	r2, r0
 800dfda:	460b      	mov	r3, r1
 800dfdc:	4630      	mov	r0, r6
 800dfde:	4639      	mov	r1, r7
 800dfe0:	f7f9 ffda 	bl	8007f98 <__aeabi_dsub>
 800dfe4:	46c2      	mov	sl, r8
 800dfe6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800dfea:	fa5f fb82 	uxtb.w	fp, r2
 800dfee:	f80a bb01 	strb.w	fp, [sl], #1
 800dff2:	4622      	mov	r2, r4
 800dff4:	462b      	mov	r3, r5
 800dff6:	4606      	mov	r6, r0
 800dff8:	460f      	mov	r7, r1
 800dffa:	46d0      	mov	r8, sl
 800dffc:	f005 f918 	bl	8013230 <__aeabi_dcmplt>
 800e000:	2800      	cmp	r0, #0
 800e002:	f040 80e3 	bne.w	800e1cc <_dtoa_r+0xc14>
 800e006:	2100      	movs	r1, #0
 800e008:	4632      	mov	r2, r6
 800e00a:	463b      	mov	r3, r7
 800e00c:	2000      	movs	r0, #0
 800e00e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800e012:	f7f9 ffc1 	bl	8007f98 <__aeabi_dsub>
 800e016:	4622      	mov	r2, r4
 800e018:	462b      	mov	r3, r5
 800e01a:	f005 f909 	bl	8013230 <__aeabi_dcmplt>
 800e01e:	2800      	cmp	r0, #0
 800e020:	f040 83c7 	bne.w	800e7b2 <_dtoa_r+0x11fa>
 800e024:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 800e028:	45f2      	cmp	sl, lr
 800e02a:	f000 824f 	beq.w	800e4cc <_dtoa_r+0xf14>
 800e02e:	9818      	ldr	r0, [sp, #96]	; 0x60
 800e030:	2800      	cmp	r0, #0
 800e032:	d041      	beq.n	800e0b8 <_dtoa_r+0xb00>
 800e034:	2300      	movs	r3, #0
 800e036:	2200      	movs	r2, #0
 800e038:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e03c:	4620      	mov	r0, r4
 800e03e:	4629      	mov	r1, r5
 800e040:	f7fa f95e 	bl	8008300 <__aeabi_dmul>
 800e044:	2300      	movs	r3, #0
 800e046:	2200      	movs	r2, #0
 800e048:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e04c:	4604      	mov	r4, r0
 800e04e:	460d      	mov	r5, r1
 800e050:	4630      	mov	r0, r6
 800e052:	4639      	mov	r1, r7
 800e054:	f7fa f954 	bl	8008300 <__aeabi_dmul>
 800e058:	460f      	mov	r7, r1
 800e05a:	4606      	mov	r6, r0
 800e05c:	f7fa fb62 	bl	8008724 <__aeabi_d2iz>
 800e060:	4680      	mov	r8, r0
 800e062:	f7fa f8e7 	bl	8008234 <__aeabi_i2d>
 800e066:	4602      	mov	r2, r0
 800e068:	460b      	mov	r3, r1
 800e06a:	4630      	mov	r0, r6
 800e06c:	4639      	mov	r1, r7
 800e06e:	f7f9 ff93 	bl	8007f98 <__aeabi_dsub>
 800e072:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800e076:	fa5f fb83 	uxtb.w	fp, r3
 800e07a:	f80a bb01 	strb.w	fp, [sl], #1
 800e07e:	4622      	mov	r2, r4
 800e080:	462b      	mov	r3, r5
 800e082:	4606      	mov	r6, r0
 800e084:	460f      	mov	r7, r1
 800e086:	46d0      	mov	r8, sl
 800e088:	f005 f8d2 	bl	8013230 <__aeabi_dcmplt>
 800e08c:	2800      	cmp	r0, #0
 800e08e:	f040 809d 	bne.w	800e1cc <_dtoa_r+0xc14>
 800e092:	2100      	movs	r1, #0
 800e094:	4632      	mov	r2, r6
 800e096:	463b      	mov	r3, r7
 800e098:	2000      	movs	r0, #0
 800e09a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800e09e:	f7f9 ff7b 	bl	8007f98 <__aeabi_dsub>
 800e0a2:	4622      	mov	r2, r4
 800e0a4:	462b      	mov	r3, r5
 800e0a6:	f005 f8c3 	bl	8013230 <__aeabi_dcmplt>
 800e0aa:	2800      	cmp	r0, #0
 800e0ac:	f040 8381 	bne.w	800e7b2 <_dtoa_r+0x11fa>
 800e0b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e0b2:	458a      	cmp	sl, r1
 800e0b4:	f000 820a 	beq.w	800e4cc <_dtoa_r+0xf14>
 800e0b8:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 800e0bc:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800e0c0:	e051      	b.n	800e166 <_dtoa_r+0xbae>
 800e0c2:	bf00      	nop
 800e0c4:	08013ae8 	.word	0x08013ae8
 800e0c8:	08013bb0 	.word	0x08013bb0
 800e0cc:	2100      	movs	r1, #0
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800e0d4:	f7f9 ff60 	bl	8007f98 <__aeabi_dsub>
 800e0d8:	4622      	mov	r2, r4
 800e0da:	462b      	mov	r3, r5
 800e0dc:	f005 f8a8 	bl	8013230 <__aeabi_dcmplt>
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	f040 8360 	bne.w	800e7ae <_dtoa_r+0x11f6>
 800e0ee:	4620      	mov	r0, r4
 800e0f0:	4629      	mov	r1, r5
 800e0f2:	f7fa f905 	bl	8008300 <__aeabi_dmul>
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e0fe:	4604      	mov	r4, r0
 800e100:	460d      	mov	r5, r1
 800e102:	4630      	mov	r0, r6
 800e104:	4639      	mov	r1, r7
 800e106:	f7fa f8fb 	bl	8008300 <__aeabi_dmul>
 800e10a:	460f      	mov	r7, r1
 800e10c:	4606      	mov	r6, r0
 800e10e:	f7fa fb09 	bl	8008724 <__aeabi_d2iz>
 800e112:	4680      	mov	r8, r0
 800e114:	f7fa f88e 	bl	8008234 <__aeabi_i2d>
 800e118:	4602      	mov	r2, r0
 800e11a:	460b      	mov	r3, r1
 800e11c:	4630      	mov	r0, r6
 800e11e:	4639      	mov	r1, r7
 800e120:	f7f9 ff3a 	bl	8007f98 <__aeabi_dsub>
 800e124:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800e128:	fa5f fb83 	uxtb.w	fp, r3
 800e12c:	f80a bb01 	strb.w	fp, [sl], #1
 800e130:	4622      	mov	r2, r4
 800e132:	462b      	mov	r3, r5
 800e134:	4606      	mov	r6, r0
 800e136:	460f      	mov	r7, r1
 800e138:	f005 f87a 	bl	8013230 <__aeabi_dcmplt>
 800e13c:	46d0      	mov	r8, sl
 800e13e:	4632      	mov	r2, r6
 800e140:	463b      	mov	r3, r7
 800e142:	2800      	cmp	r0, #0
 800e144:	d140      	bne.n	800e1c8 <_dtoa_r+0xc10>
 800e146:	2100      	movs	r1, #0
 800e148:	2000      	movs	r0, #0
 800e14a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800e14e:	f7f9 ff23 	bl	8007f98 <__aeabi_dsub>
 800e152:	4622      	mov	r2, r4
 800e154:	462b      	mov	r3, r5
 800e156:	f005 f86b 	bl	8013230 <__aeabi_dcmplt>
 800e15a:	2800      	cmp	r0, #0
 800e15c:	f040 8327 	bne.w	800e7ae <_dtoa_r+0x11f6>
 800e160:	45ca      	cmp	sl, r9
 800e162:	f000 81b1 	beq.w	800e4c8 <_dtoa_r+0xf10>
 800e166:	2300      	movs	r3, #0
 800e168:	4620      	mov	r0, r4
 800e16a:	4629      	mov	r1, r5
 800e16c:	2200      	movs	r2, #0
 800e16e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e172:	f7fa f8c5 	bl	8008300 <__aeabi_dmul>
 800e176:	2300      	movs	r3, #0
 800e178:	2200      	movs	r2, #0
 800e17a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e17e:	4604      	mov	r4, r0
 800e180:	460d      	mov	r5, r1
 800e182:	4630      	mov	r0, r6
 800e184:	4639      	mov	r1, r7
 800e186:	f7fa f8bb 	bl	8008300 <__aeabi_dmul>
 800e18a:	460f      	mov	r7, r1
 800e18c:	4606      	mov	r6, r0
 800e18e:	f7fa fac9 	bl	8008724 <__aeabi_d2iz>
 800e192:	4683      	mov	fp, r0
 800e194:	f7fa f84e 	bl	8008234 <__aeabi_i2d>
 800e198:	4602      	mov	r2, r0
 800e19a:	460b      	mov	r3, r1
 800e19c:	4630      	mov	r0, r6
 800e19e:	4639      	mov	r1, r7
 800e1a0:	f7f9 fefa 	bl	8007f98 <__aeabi_dsub>
 800e1a4:	46d0      	mov	r8, sl
 800e1a6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800e1aa:	fa5f fb82 	uxtb.w	fp, r2
 800e1ae:	f808 bb01 	strb.w	fp, [r8], #1
 800e1b2:	4622      	mov	r2, r4
 800e1b4:	462b      	mov	r3, r5
 800e1b6:	4606      	mov	r6, r0
 800e1b8:	460f      	mov	r7, r1
 800e1ba:	f005 f839 	bl	8013230 <__aeabi_dcmplt>
 800e1be:	46c2      	mov	sl, r8
 800e1c0:	4632      	mov	r2, r6
 800e1c2:	463b      	mov	r3, r7
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	d081      	beq.n	800e0cc <_dtoa_r+0xb14>
 800e1c8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800e1cc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800e1ce:	9109      	str	r1, [sp, #36]	; 0x24
 800e1d0:	e40c      	b.n	800d9ec <_dtoa_r+0x434>
 800e1d2:	2000      	movs	r0, #0
 800e1d4:	900f      	str	r0, [sp, #60]	; 0x3c
 800e1d6:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 800e1da:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e1dc:	eb0e 0200 	add.w	r2, lr, r0
 800e1e0:	1c54      	adds	r4, r2, #1
 800e1e2:	2c00      	cmp	r4, #0
 800e1e4:	9213      	str	r2, [sp, #76]	; 0x4c
 800e1e6:	940b      	str	r4, [sp, #44]	; 0x2c
 800e1e8:	f73f ae15 	bgt.w	800de16 <_dtoa_r+0x85e>
 800e1ec:	2100      	movs	r1, #0
 800e1ee:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800e1f2:	e620      	b.n	800de36 <_dtoa_r+0x87e>
 800e1f4:	2101      	movs	r1, #1
 800e1f6:	910f      	str	r1, [sp, #60]	; 0x3c
 800e1f8:	e7ed      	b.n	800e1d6 <_dtoa_r+0xc1e>
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	920f      	str	r2, [sp, #60]	; 0x3c
 800e1fe:	e603      	b.n	800de08 <_dtoa_r+0x850>
 800e200:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e202:	2c00      	cmp	r4, #0
 800e204:	f73f ab02 	bgt.w	800d80c <_dtoa_r+0x254>
 800e208:	f040 82ee 	bne.w	800e7e8 <_dtoa_r+0x1230>
 800e20c:	2300      	movs	r3, #0
 800e20e:	2200      	movs	r2, #0
 800e210:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800e214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e218:	f7fa f872 	bl	8008300 <__aeabi_dmul>
 800e21c:	4652      	mov	r2, sl
 800e21e:	465b      	mov	r3, fp
 800e220:	f005 f81a 	bl	8013258 <__aeabi_dcmpge>
 800e224:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e226:	970d      	str	r7, [sp, #52]	; 0x34
 800e228:	2800      	cmp	r0, #0
 800e22a:	f000 80b6 	beq.w	800e39a <_dtoa_r+0xde2>
 800e22e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800e230:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e234:	43c1      	mvns	r1, r0
 800e236:	9109      	str	r1, [sp, #36]	; 0x24
 800e238:	4648      	mov	r0, r9
 800e23a:	4639      	mov	r1, r7
 800e23c:	f001 f8e0 	bl	800f400 <_Bfree>
 800e240:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e242:	2c00      	cmp	r4, #0
 800e244:	f43f abd2 	beq.w	800d9ec <_dtoa_r+0x434>
 800e248:	4648      	mov	r0, r9
 800e24a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e24c:	f001 f8d8 	bl	800f400 <_Bfree>
 800e250:	f7ff bbcc 	b.w	800d9ec <_dtoa_r+0x434>
 800e254:	4648      	mov	r0, r9
 800e256:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e258:	f001 fbb6 	bl	800f9c8 <__pow5mult>
 800e25c:	900c      	str	r0, [sp, #48]	; 0x30
 800e25e:	e454      	b.n	800db0a <_dtoa_r+0x552>
 800e260:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e262:	2a00      	cmp	r2, #0
 800e264:	f000 824c 	beq.w	800e700 <_dtoa_r+0x1148>
 800e268:	f201 4733 	addw	r7, r1, #1075	; 0x433
 800e26c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e26e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800e270:	e411      	b.n	800da96 <_dtoa_r+0x4de>
 800e272:	4611      	mov	r1, r2
 800e274:	4650      	mov	r0, sl
 800e276:	f8cd c00c 	str.w	ip, [sp, #12]
 800e27a:	9204      	str	r2, [sp, #16]
 800e27c:	f001 fcb2 	bl	800fbe4 <__mcmp>
 800e280:	9a04      	ldr	r2, [sp, #16]
 800e282:	4603      	mov	r3, r0
 800e284:	4611      	mov	r1, r2
 800e286:	4648      	mov	r0, r9
 800e288:	9304      	str	r3, [sp, #16]
 800e28a:	f001 f8b9 	bl	800f400 <_Bfree>
 800e28e:	9b04      	ldr	r3, [sp, #16]
 800e290:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800e294:	2b00      	cmp	r3, #0
 800e296:	f47f ad6d 	bne.w	800dd74 <_dtoa_r+0x7bc>
 800e29a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800e29c:	2800      	cmp	r0, #0
 800e29e:	f47f ad69 	bne.w	800dd74 <_dtoa_r+0x7bc>
 800e2a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2a4:	2900      	cmp	r1, #0
 800e2a6:	f47f ad65 	bne.w	800dd74 <_dtoa_r+0x7bc>
 800e2aa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e2ae:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e2b2:	46da      	mov	sl, fp
 800e2b4:	46e3      	mov	fp, ip
 800e2b6:	f000 80f1 	beq.w	800e49c <_dtoa_r+0xee4>
 800e2ba:	f1ba 0f00 	cmp.w	sl, #0
 800e2be:	dd01      	ble.n	800e2c4 <_dtoa_r+0xd0c>
 800e2c0:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800e2c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e2c8:	960d      	str	r6, [sp, #52]	; 0x34
 800e2ca:	f808 bb01 	strb.w	fp, [r8], #1
 800e2ce:	e4cb      	b.n	800dc68 <_dtoa_r+0x6b0>
 800e2d0:	4629      	mov	r1, r5
 800e2d2:	4648      	mov	r0, r9
 800e2d4:	220a      	movs	r2, #10
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	f001 f89c 	bl	800f414 <__multadd>
 800e2dc:	3401      	adds	r4, #1
 800e2de:	4605      	mov	r5, r0
 800e2e0:	4606      	mov	r6, r0
 800e2e2:	e526      	b.n	800dd32 <_dtoa_r+0x77a>
 800e2e4:	4639      	mov	r1, r7
 800e2e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e2e8:	f7fe ffee 	bl	800d2c8 <quorem>
 800e2ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2ee:	9905      	ldr	r1, [sp, #20]
 800e2f0:	2501      	movs	r5, #1
 800e2f2:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800e2f6:	42ab      	cmp	r3, r5
 800e2f8:	f881 b000 	strb.w	fp, [r1]
 800e2fc:	f77f ac78 	ble.w	800dbf0 <_dtoa_r+0x638>
 800e300:	4648      	mov	r0, r9
 800e302:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e304:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e306:	220a      	movs	r2, #10
 800e308:	f001 f884 	bl	800f414 <__multadd>
 800e30c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800e310:	900c      	str	r0, [sp, #48]	; 0x30
 800e312:	4606      	mov	r6, r0
 800e314:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e318:	e45a      	b.n	800dbd0 <_dtoa_r+0x618>
 800e31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e31c:	9c05      	ldr	r4, [sp, #20]
 800e31e:	1c59      	adds	r1, r3, #1
 800e320:	2031      	movs	r0, #49	; 0x31
 800e322:	9109      	str	r1, [sp, #36]	; 0x24
 800e324:	7020      	strb	r0, [r4, #0]
 800e326:	e49f      	b.n	800dc68 <_dtoa_r+0x6b0>
 800e328:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e32a:	4639      	mov	r1, r7
 800e32c:	f001 fc5a 	bl	800fbe4 <__mcmp>
 800e330:	2800      	cmp	r0, #0
 800e332:	f6bf ac2a 	bge.w	800db8a <_dtoa_r+0x5d2>
 800e336:	4648      	mov	r0, r9
 800e338:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e33a:	220a      	movs	r2, #10
 800e33c:	2300      	movs	r3, #0
 800e33e:	f001 f869 	bl	800f414 <__multadd>
 800e342:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800e346:	900c      	str	r0, [sp, #48]	; 0x30
 800e348:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e34a:	f108 3cff 	add.w	ip, r8, #4294967295
 800e34e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800e352:	2800      	cmp	r0, #0
 800e354:	f040 823d 	bne.w	800e7d2 <_dtoa_r+0x121a>
 800e358:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e35a:	910b      	str	r1, [sp, #44]	; 0x2c
 800e35c:	e415      	b.n	800db8a <_dtoa_r+0x5d2>
 800e35e:	6938      	ldr	r0, [r7, #16]
 800e360:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 800e364:	6910      	ldr	r0, [r2, #16]
 800e366:	f001 f971 	bl	800f64c <__hi0bits>
 800e36a:	f1c0 0320 	rsb	r3, r0, #32
 800e36e:	f7ff bbe4 	b.w	800db3a <_dtoa_r+0x582>
 800e372:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800e374:	2a02      	cmp	r2, #2
 800e376:	f77f ac0c 	ble.w	800db92 <_dtoa_r+0x5da>
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	f47f af57 	bne.w	800e22e <_dtoa_r+0xc76>
 800e380:	4639      	mov	r1, r7
 800e382:	2205      	movs	r2, #5
 800e384:	4648      	mov	r0, r9
 800e386:	f001 f845 	bl	800f414 <__multadd>
 800e38a:	4607      	mov	r7, r0
 800e38c:	4639      	mov	r1, r7
 800e38e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e390:	f001 fc28 	bl	800fbe4 <__mcmp>
 800e394:	2800      	cmp	r0, #0
 800e396:	f77f af4a 	ble.w	800e22e <_dtoa_r+0xc76>
 800e39a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e39c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e3a0:	2531      	movs	r5, #49	; 0x31
 800e3a2:	1c53      	adds	r3, r2, #1
 800e3a4:	f808 5b01 	strb.w	r5, [r8], #1
 800e3a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e3aa:	e745      	b.n	800e238 <_dtoa_r+0xc80>
 800e3ac:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800e3b0:	f108 31ff 	add.w	r1, r8, #4294967295
 800e3b4:	f47f ab16 	bne.w	800d9e4 <_dtoa_r+0x42c>
 800e3b8:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800e3bc:	9c05      	ldr	r4, [sp, #20]
 800e3be:	4688      	mov	r8, r1
 800e3c0:	f7ff baf8 	b.w	800d9b4 <_dtoa_r+0x3fc>
 800e3c4:	4638      	mov	r0, r7
 800e3c6:	f7f9 ff35 	bl	8008234 <__aeabi_i2d>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	4650      	mov	r0, sl
 800e3d0:	4659      	mov	r1, fp
 800e3d2:	f7f9 ff95 	bl	8008300 <__aeabi_dmul>
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	2200      	movs	r2, #0
 800e3da:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800e3de:	f7f9 fddd 	bl	8007f9c <__adddf3>
 800e3e2:	4604      	mov	r4, r0
 800e3e4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800e3f0:	4650      	mov	r0, sl
 800e3f2:	4659      	mov	r1, fp
 800e3f4:	f7f9 fdd0 	bl	8007f98 <__aeabi_dsub>
 800e3f8:	4622      	mov	r2, r4
 800e3fa:	462b      	mov	r3, r5
 800e3fc:	4682      	mov	sl, r0
 800e3fe:	468b      	mov	fp, r1
 800e400:	f004 ff34 	bl	801326c <__aeabi_dcmpgt>
 800e404:	4607      	mov	r7, r0
 800e406:	2800      	cmp	r0, #0
 800e408:	f040 80b5 	bne.w	800e576 <_dtoa_r+0xfbe>
 800e40c:	4622      	mov	r2, r4
 800e40e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800e412:	4650      	mov	r0, sl
 800e414:	4659      	mov	r1, fp
 800e416:	f004 ff0b 	bl	8013230 <__aeabi_dcmplt>
 800e41a:	2800      	cmp	r0, #0
 800e41c:	d056      	beq.n	800e4cc <_dtoa_r+0xf14>
 800e41e:	970d      	str	r7, [sp, #52]	; 0x34
 800e420:	e705      	b.n	800e22e <_dtoa_r+0xc76>
 800e422:	4648      	mov	r0, r9
 800e424:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e426:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e428:	f001 face 	bl	800f9c8 <__pow5mult>
 800e42c:	900c      	str	r0, [sp, #48]	; 0x30
 800e42e:	f7ff bb6c 	b.w	800db0a <_dtoa_r+0x552>
 800e432:	9c05      	ldr	r4, [sp, #20]
 800e434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e436:	2130      	movs	r1, #48	; 0x30
 800e438:	7021      	strb	r1, [r4, #0]
 800e43a:	4621      	mov	r1, r4
 800e43c:	1c58      	adds	r0, r3, #1
 800e43e:	2231      	movs	r2, #49	; 0x31
 800e440:	9009      	str	r0, [sp, #36]	; 0x24
 800e442:	700a      	strb	r2, [r1, #0]
 800e444:	f7ff bad2 	b.w	800d9ec <_dtoa_r+0x434>
 800e448:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800e44a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e44c:	9110      	str	r1, [sp, #64]	; 0x40
 800e44e:	1bcd      	subs	r5, r1, r7
 800e450:	195c      	adds	r4, r3, r5
 800e452:	9411      	str	r4, [sp, #68]	; 0x44
 800e454:	2500      	movs	r5, #0
 800e456:	f7ff bb18 	b.w	800da8a <_dtoa_r+0x4d2>
 800e45a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800e45e:	2702      	movs	r7, #2
 800e460:	e512      	b.n	800de88 <_dtoa_r+0x8d0>
 800e462:	2401      	movs	r4, #1
 800e464:	9413      	str	r4, [sp, #76]	; 0x4c
 800e466:	940b      	str	r4, [sp, #44]	; 0x2c
 800e468:	9429      	str	r4, [sp, #164]	; 0xa4
 800e46a:	e6bf      	b.n	800e1ec <_dtoa_r+0xc34>
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	46e3      	mov	fp, ip
 800e470:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e474:	4664      	mov	r4, ip
 800e476:	f77f af25 	ble.w	800e2c4 <_dtoa_r+0xd0c>
 800e47a:	2201      	movs	r2, #1
 800e47c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e47e:	4648      	mov	r0, r9
 800e480:	f001 faec 	bl	800fa5c <__lshift>
 800e484:	4639      	mov	r1, r7
 800e486:	900c      	str	r0, [sp, #48]	; 0x30
 800e488:	f001 fbac 	bl	800fbe4 <__mcmp>
 800e48c:	2800      	cmp	r0, #0
 800e48e:	f340 8199 	ble.w	800e7c4 <_dtoa_r+0x120c>
 800e492:	2c39      	cmp	r4, #57	; 0x39
 800e494:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800e498:	f47f af14 	bne.w	800e2c4 <_dtoa_r+0xd0c>
 800e49c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4a0:	960d      	str	r6, [sp, #52]	; 0x34
 800e4a2:	2239      	movs	r2, #57	; 0x39
 800e4a4:	f808 2b01 	strb.w	r2, [r8], #1
 800e4a8:	f7ff bbb9 	b.w	800dc1e <_dtoa_r+0x666>
 800e4ac:	d103      	bne.n	800e4b6 <_dtoa_r+0xefe>
 800e4ae:	f01b 0f01 	tst.w	fp, #1
 800e4b2:	f47f abb2 	bne.w	800dc1a <_dtoa_r+0x662>
 800e4b6:	4641      	mov	r1, r8
 800e4b8:	4688      	mov	r8, r1
 800e4ba:	3901      	subs	r1, #1
 800e4bc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e4c0:	2a30      	cmp	r2, #48	; 0x30
 800e4c2:	d0f9      	beq.n	800e4b8 <_dtoa_r+0xf00>
 800e4c4:	f7ff bbd0 	b.w	800dc68 <_dtoa_r+0x6b0>
 800e4c8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800e4cc:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800e4d0:	f7ff b989 	b.w	800d7e6 <_dtoa_r+0x22e>
 800e4d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e4d6:	426c      	negs	r4, r5
 800e4d8:	2c00      	cmp	r4, #0
 800e4da:	f000 811b 	beq.w	800e714 <_dtoa_r+0x115c>
 800e4de:	4bb7      	ldr	r3, [pc, #732]	; (800e7bc <_dtoa_r+0x1204>)
 800e4e0:	f004 010f 	and.w	r1, r4, #15
 800e4e4:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 800e4e8:	e9d2 2300 	ldrd	r2, r3, [r2]
 800e4ec:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800e4f0:	f7f9 ff06 	bl	8008300 <__aeabi_dmul>
 800e4f4:	1124      	asrs	r4, r4, #4
 800e4f6:	4682      	mov	sl, r0
 800e4f8:	468b      	mov	fp, r1
 800e4fa:	f000 8177 	beq.w	800e7ec <_dtoa_r+0x1234>
 800e4fe:	4db0      	ldr	r5, [pc, #704]	; (800e7c0 <_dtoa_r+0x1208>)
 800e500:	2702      	movs	r7, #2
 800e502:	07e3      	lsls	r3, r4, #31
 800e504:	d504      	bpl.n	800e510 <_dtoa_r+0xf58>
 800e506:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e50a:	f7f9 fef9 	bl	8008300 <__aeabi_dmul>
 800e50e:	3701      	adds	r7, #1
 800e510:	3508      	adds	r5, #8
 800e512:	1064      	asrs	r4, r4, #1
 800e514:	d1f5      	bne.n	800e502 <_dtoa_r+0xf4a>
 800e516:	4682      	mov	sl, r0
 800e518:	468b      	mov	fp, r1
 800e51a:	e4cf      	b.n	800debc <_dtoa_r+0x904>
 800e51c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e51e:	6841      	ldr	r1, [r0, #4]
 800e520:	4648      	mov	r0, r9
 800e522:	f000 ff47 	bl	800f3b4 <_Balloc>
 800e526:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e528:	6929      	ldr	r1, [r5, #16]
 800e52a:	1c8b      	adds	r3, r1, #2
 800e52c:	4629      	mov	r1, r5
 800e52e:	009a      	lsls	r2, r3, #2
 800e530:	4604      	mov	r4, r0
 800e532:	310c      	adds	r1, #12
 800e534:	f100 000c 	add.w	r0, r0, #12
 800e538:	f7fa fc24 	bl	8008d84 <memcpy>
 800e53c:	4648      	mov	r0, r9
 800e53e:	4621      	mov	r1, r4
 800e540:	2201      	movs	r2, #1
 800e542:	f001 fa8b 	bl	800fa5c <__lshift>
 800e546:	4606      	mov	r6, r0
 800e548:	f7ff bbe7 	b.w	800dd1a <_dtoa_r+0x762>
 800e54c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e550:	46e3      	mov	fp, ip
 800e552:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e556:	d0a1      	beq.n	800e49c <_dtoa_r+0xee4>
 800e558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e55c:	960d      	str	r6, [sp, #52]	; 0x34
 800e55e:	f10c 0e01 	add.w	lr, ip, #1
 800e562:	f808 eb01 	strb.w	lr, [r8], #1
 800e566:	f7ff bb7f 	b.w	800dc68 <_dtoa_r+0x6b0>
 800e56a:	46e3      	mov	fp, ip
 800e56c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e570:	960d      	str	r6, [sp, #52]	; 0x34
 800e572:	f7ff bb46 	b.w	800dc02 <_dtoa_r+0x64a>
 800e576:	2700      	movs	r7, #0
 800e578:	970d      	str	r7, [sp, #52]	; 0x34
 800e57a:	e70e      	b.n	800e39a <_dtoa_r+0xde2>
 800e57c:	4b8f      	ldr	r3, [pc, #572]	; (800e7bc <_dtoa_r+0x1204>)
 800e57e:	f106 38ff 	add.w	r8, r6, #4294967295
 800e582:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 800e586:	4622      	mov	r2, r4
 800e588:	462b      	mov	r3, r5
 800e58a:	e9d0 0100 	ldrd	r0, r1, [r0]
 800e58e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800e592:	f7f9 feb5 	bl	8008300 <__aeabi_dmul>
 800e596:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800e59a:	4659      	mov	r1, fp
 800e59c:	4650      	mov	r0, sl
 800e59e:	f7fa f8c1 	bl	8008724 <__aeabi_d2iz>
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	f7f9 fe46 	bl	8008234 <__aeabi_i2d>
 800e5a8:	4602      	mov	r2, r0
 800e5aa:	460b      	mov	r3, r1
 800e5ac:	4650      	mov	r0, sl
 800e5ae:	4659      	mov	r1, fp
 800e5b0:	f7f9 fcf2 	bl	8007f98 <__aeabi_dsub>
 800e5b4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e5b8:	3430      	adds	r4, #48	; 0x30
 800e5ba:	2e01      	cmp	r6, #1
 800e5bc:	4682      	mov	sl, r0
 800e5be:	468b      	mov	fp, r1
 800e5c0:	f808 4b01 	strb.w	r4, [r8], #1
 800e5c4:	f000 8081 	beq.w	800e6ca <_dtoa_r+0x1112>
 800e5c8:	9f05      	ldr	r7, [sp, #20]
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	1e7d      	subs	r5, r7, #1
 800e5ce:	eb05 0a06 	add.w	sl, r5, r6
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e5d8:	f8cd a00c 	str.w	sl, [sp, #12]
 800e5dc:	f7f9 fe90 	bl	8008300 <__aeabi_dmul>
 800e5e0:	43fe      	mvns	r6, r7
 800e5e2:	eb06 040a 	add.w	r4, r6, sl
 800e5e6:	460f      	mov	r7, r1
 800e5e8:	4606      	mov	r6, r0
 800e5ea:	f7fa f89b 	bl	8008724 <__aeabi_d2iz>
 800e5ee:	f004 0501 	and.w	r5, r4, #1
 800e5f2:	4604      	mov	r4, r0
 800e5f4:	f7f9 fe1e 	bl	8008234 <__aeabi_i2d>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	460b      	mov	r3, r1
 800e5fc:	4630      	mov	r0, r6
 800e5fe:	4639      	mov	r1, r7
 800e600:	f7f9 fcca 	bl	8007f98 <__aeabi_dsub>
 800e604:	f8dd c014 	ldr.w	ip, [sp, #20]
 800e608:	3430      	adds	r4, #48	; 0x30
 800e60a:	f88c 4001 	strb.w	r4, [ip, #1]
 800e60e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800e612:	45e0      	cmp	r8, ip
 800e614:	4682      	mov	sl, r0
 800e616:	468b      	mov	fp, r1
 800e618:	4647      	mov	r7, r8
 800e61a:	d054      	beq.n	800e6c6 <_dtoa_r+0x110e>
 800e61c:	b1f5      	cbz	r5, 800e65c <_dtoa_r+0x10a4>
 800e61e:	2300      	movs	r3, #0
 800e620:	2200      	movs	r2, #0
 800e622:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e626:	f8cd c00c 	str.w	ip, [sp, #12]
 800e62a:	f7f9 fe69 	bl	8008300 <__aeabi_dmul>
 800e62e:	468b      	mov	fp, r1
 800e630:	4682      	mov	sl, r0
 800e632:	f7fa f877 	bl	8008724 <__aeabi_d2iz>
 800e636:	4605      	mov	r5, r0
 800e638:	f7f9 fdfc 	bl	8008234 <__aeabi_i2d>
 800e63c:	4647      	mov	r7, r8
 800e63e:	4602      	mov	r2, r0
 800e640:	460b      	mov	r3, r1
 800e642:	4650      	mov	r0, sl
 800e644:	4659      	mov	r1, fp
 800e646:	3530      	adds	r5, #48	; 0x30
 800e648:	f7f9 fca6 	bl	8007f98 <__aeabi_dsub>
 800e64c:	f807 5f01 	strb.w	r5, [r7, #1]!
 800e650:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800e654:	4567      	cmp	r7, ip
 800e656:	4682      	mov	sl, r0
 800e658:	468b      	mov	fp, r1
 800e65a:	d034      	beq.n	800e6c6 <_dtoa_r+0x110e>
 800e65c:	4650      	mov	r0, sl
 800e65e:	4659      	mov	r1, fp
 800e660:	4666      	mov	r6, ip
 800e662:	2300      	movs	r3, #0
 800e664:	2200      	movs	r2, #0
 800e666:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e66a:	f7f9 fe49 	bl	8008300 <__aeabi_dmul>
 800e66e:	460d      	mov	r5, r1
 800e670:	4604      	mov	r4, r0
 800e672:	f7fa f857 	bl	8008724 <__aeabi_d2iz>
 800e676:	4682      	mov	sl, r0
 800e678:	f7f9 fddc 	bl	8008234 <__aeabi_i2d>
 800e67c:	4602      	mov	r2, r0
 800e67e:	460b      	mov	r3, r1
 800e680:	4620      	mov	r0, r4
 800e682:	4629      	mov	r1, r5
 800e684:	f7f9 fc88 	bl	8007f98 <__aeabi_dsub>
 800e688:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 800e68c:	2300      	movs	r3, #0
 800e68e:	2200      	movs	r2, #0
 800e690:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e694:	f807 4f01 	strb.w	r4, [r7, #1]!
 800e698:	f7f9 fe32 	bl	8008300 <__aeabi_dmul>
 800e69c:	460d      	mov	r5, r1
 800e69e:	4604      	mov	r4, r0
 800e6a0:	f7fa f840 	bl	8008724 <__aeabi_d2iz>
 800e6a4:	4683      	mov	fp, r0
 800e6a6:	f7f9 fdc5 	bl	8008234 <__aeabi_i2d>
 800e6aa:	4602      	mov	r2, r0
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	4620      	mov	r0, r4
 800e6b0:	4629      	mov	r1, r5
 800e6b2:	f7f9 fc71 	bl	8007f98 <__aeabi_dsub>
 800e6b6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800e6ba:	f807 2f01 	strb.w	r2, [r7, #1]!
 800e6be:	42b7      	cmp	r7, r6
 800e6c0:	d1cf      	bne.n	800e662 <_dtoa_r+0x10aa>
 800e6c2:	4682      	mov	sl, r0
 800e6c4:	468b      	mov	fp, r1
 800e6c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e6c8:	4488      	add	r8, r1
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800e6d2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800e6d6:	f7f9 fc61 	bl	8007f9c <__adddf3>
 800e6da:	4652      	mov	r2, sl
 800e6dc:	465b      	mov	r3, fp
 800e6de:	f004 fda7 	bl	8013230 <__aeabi_dcmplt>
 800e6e2:	2800      	cmp	r0, #0
 800e6e4:	d048      	beq.n	800e778 <_dtoa_r+0x11c0>
 800e6e6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800e6e8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800e6ec:	9409      	str	r4, [sp, #36]	; 0x24
 800e6ee:	f7ff b959 	b.w	800d9a4 <_dtoa_r+0x3ec>
 800e6f2:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800e6f6:	2700      	movs	r7, #0
 800e6f8:	ebc0 040c 	rsb	r4, r0, ip
 800e6fc:	f7ff b9cb 	b.w	800da96 <_dtoa_r+0x4de>
 800e700:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e702:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e704:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800e706:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 800e70a:	f7ff b9c4 	b.w	800da96 <_dtoa_r+0x4de>
 800e70e:	4655      	mov	r5, sl
 800e710:	f7ff ba0e 	b.w	800db30 <_dtoa_r+0x578>
 800e714:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800e718:	2702      	movs	r7, #2
 800e71a:	f7ff bbcf 	b.w	800debc <_dtoa_r+0x904>
 800e71e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e720:	2d00      	cmp	r5, #0
 800e722:	f43f ae4f 	beq.w	800e3c4 <_dtoa_r+0xe0c>
 800e726:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e728:	2a00      	cmp	r2, #0
 800e72a:	f77f aecf 	ble.w	800e4cc <_dtoa_r+0xf14>
 800e72e:	2300      	movs	r3, #0
 800e730:	2200      	movs	r2, #0
 800e732:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800e736:	4650      	mov	r0, sl
 800e738:	4659      	mov	r1, fp
 800e73a:	f7f9 fde1 	bl	8008300 <__aeabi_dmul>
 800e73e:	4682      	mov	sl, r0
 800e740:	1c78      	adds	r0, r7, #1
 800e742:	468b      	mov	fp, r1
 800e744:	f7f9 fd76 	bl	8008234 <__aeabi_i2d>
 800e748:	4602      	mov	r2, r0
 800e74a:	460b      	mov	r3, r1
 800e74c:	4650      	mov	r0, sl
 800e74e:	4659      	mov	r1, fp
 800e750:	f7f9 fdd6 	bl	8008300 <__aeabi_dmul>
 800e754:	2300      	movs	r3, #0
 800e756:	2200      	movs	r2, #0
 800e758:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800e75c:	f7f9 fc1e 	bl	8007f9c <__adddf3>
 800e760:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800e764:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800e766:	f10c 3eff 	add.w	lr, ip, #4294967295
 800e76a:	4604      	mov	r4, r0
 800e76c:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 800e770:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800e774:	f7ff bbc6 	b.w	800df04 <_dtoa_r+0x94c>
 800e778:	2100      	movs	r1, #0
 800e77a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800e77e:	2000      	movs	r0, #0
 800e780:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800e784:	f7f9 fc08 	bl	8007f98 <__aeabi_dsub>
 800e788:	4652      	mov	r2, sl
 800e78a:	465b      	mov	r3, fp
 800e78c:	f004 fd6e 	bl	801326c <__aeabi_dcmpgt>
 800e790:	2800      	cmp	r0, #0
 800e792:	f43f ae9b 	beq.w	800e4cc <_dtoa_r+0xf14>
 800e796:	4643      	mov	r3, r8
 800e798:	4698      	mov	r8, r3
 800e79a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e79e:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 800e7a2:	2830      	cmp	r0, #48	; 0x30
 800e7a4:	d0f8      	beq.n	800e798 <_dtoa_r+0x11e0>
 800e7a6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800e7a8:	9409      	str	r4, [sp, #36]	; 0x24
 800e7aa:	f7ff b91f 	b.w	800d9ec <_dtoa_r+0x434>
 800e7ae:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800e7b2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800e7b4:	9009      	str	r0, [sp, #36]	; 0x24
 800e7b6:	f7ff b8f5 	b.w	800d9a4 <_dtoa_r+0x3ec>
 800e7ba:	bf00      	nop
 800e7bc:	08013ae8 	.word	0x08013ae8
 800e7c0:	08013bb0 	.word	0x08013bb0
 800e7c4:	f47f ad7e 	bne.w	800e2c4 <_dtoa_r+0xd0c>
 800e7c8:	f01b 0f01 	tst.w	fp, #1
 800e7cc:	f43f ad7a 	beq.w	800e2c4 <_dtoa_r+0xd0c>
 800e7d0:	e65f      	b.n	800e492 <_dtoa_r+0xeda>
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	4648      	mov	r0, r9
 800e7d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e7d8:	220a      	movs	r2, #10
 800e7da:	f000 fe1b 	bl	800f414 <__multadd>
 800e7de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e7e0:	900d      	str	r0, [sp, #52]	; 0x34
 800e7e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7e4:	f7ff b9d1 	b.w	800db8a <_dtoa_r+0x5d2>
 800e7e8:	2700      	movs	r7, #0
 800e7ea:	e618      	b.n	800e41e <_dtoa_r+0xe66>
 800e7ec:	2702      	movs	r7, #2
 800e7ee:	f7ff bb65 	b.w	800debc <_dtoa_r+0x904>
 800e7f2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e7f4:	9209      	str	r2, [sp, #36]	; 0x24
 800e7f6:	f7ff b8d5 	b.w	800d9a4 <_dtoa_r+0x3ec>
 800e7fa:	2501      	movs	r5, #1
 800e7fc:	f7fe bfba 	b.w	800d774 <_dtoa_r+0x1bc>
 800e800:	f43f a9ae 	beq.w	800db60 <_dtoa_r+0x5a8>
 800e804:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 800e808:	f7ff ba66 	b.w	800dcd8 <_dtoa_r+0x720>
 800e80c:	f3af 8000 	nop.w

0800e810 <_fflush_r>:
 800e810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e814:	460d      	mov	r5, r1
 800e816:	4680      	mov	r8, r0
 800e818:	b110      	cbz	r0, 800e820 <_fflush_r+0x10>
 800e81a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d062      	beq.n	800e8e6 <_fflush_r+0xd6>
 800e820:	89a8      	ldrh	r0, [r5, #12]
 800e822:	b1e0      	cbz	r0, 800e85e <_fflush_r+0x4e>
 800e824:	f000 0208 	and.w	r2, r0, #8
 800e828:	b211      	sxth	r1, r2
 800e82a:	b1d9      	cbz	r1, 800e864 <_fflush_r+0x54>
 800e82c:	692e      	ldr	r6, [r5, #16]
 800e82e:	b1b6      	cbz	r6, 800e85e <_fflush_r+0x4e>
 800e830:	0783      	lsls	r3, r0, #30
 800e832:	682c      	ldr	r4, [r5, #0]
 800e834:	bf08      	it	eq
 800e836:	696b      	ldreq	r3, [r5, #20]
 800e838:	602e      	str	r6, [r5, #0]
 800e83a:	bf18      	it	ne
 800e83c:	2300      	movne	r3, #0
 800e83e:	1ba4      	subs	r4, r4, r6
 800e840:	60ab      	str	r3, [r5, #8]
 800e842:	e00a      	b.n	800e85a <_fflush_r+0x4a>
 800e844:	4632      	mov	r2, r6
 800e846:	4623      	mov	r3, r4
 800e848:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800e84a:	69e9      	ldr	r1, [r5, #28]
 800e84c:	4640      	mov	r0, r8
 800e84e:	47b8      	blx	r7
 800e850:	2800      	cmp	r0, #0
 800e852:	ebc0 0404 	rsb	r4, r0, r4
 800e856:	4406      	add	r6, r0
 800e858:	dd52      	ble.n	800e900 <_fflush_r+0xf0>
 800e85a:	2c00      	cmp	r4, #0
 800e85c:	dcf2      	bgt.n	800e844 <_fflush_r+0x34>
 800e85e:	2000      	movs	r0, #0
 800e860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e864:	686a      	ldr	r2, [r5, #4]
 800e866:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
 800e86a:	2a00      	cmp	r2, #0
 800e86c:	81a9      	strh	r1, [r5, #12]
 800e86e:	dd4f      	ble.n	800e910 <_fflush_r+0x100>
 800e870:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800e872:	2c00      	cmp	r4, #0
 800e874:	d0f3      	beq.n	800e85e <_fflush_r+0x4e>
 800e876:	f400 5680 	and.w	r6, r0, #4096	; 0x1000
 800e87a:	b232      	sxth	r2, r6
 800e87c:	2000      	movs	r0, #0
 800e87e:	f8d8 6000 	ldr.w	r6, [r8]
 800e882:	f8c8 0000 	str.w	r0, [r8]
 800e886:	2a00      	cmp	r2, #0
 800e888:	d030      	beq.n	800e8ec <_fflush_r+0xdc>
 800e88a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800e88c:	f001 0004 	and.w	r0, r1, #4
 800e890:	b201      	sxth	r1, r0
 800e892:	b129      	cbz	r1, 800e8a0 <_fflush_r+0x90>
 800e894:	6868      	ldr	r0, [r5, #4]
 800e896:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800e898:	1a12      	subs	r2, r2, r0
 800e89a:	b10b      	cbz	r3, 800e8a0 <_fflush_r+0x90>
 800e89c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800e89e:	1a52      	subs	r2, r2, r1
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	4640      	mov	r0, r8
 800e8a4:	69e9      	ldr	r1, [r5, #28]
 800e8a6:	47a0      	blx	r4
 800e8a8:	1c42      	adds	r2, r0, #1
 800e8aa:	d035      	beq.n	800e918 <_fflush_r+0x108>
 800e8ac:	89ab      	ldrh	r3, [r5, #12]
 800e8ae:	692a      	ldr	r2, [r5, #16]
 800e8b0:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 800e8b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e8b8:	81ab      	strh	r3, [r5, #12]
 800e8ba:	b209      	sxth	r1, r1
 800e8bc:	2300      	movs	r3, #0
 800e8be:	e885 000c 	stmia.w	r5, {r2, r3}
 800e8c2:	2900      	cmp	r1, #0
 800e8c4:	d144      	bne.n	800e950 <_fflush_r+0x140>
 800e8c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800e8c8:	f8c8 6000 	str.w	r6, [r8]
 800e8cc:	2900      	cmp	r1, #0
 800e8ce:	d0c6      	beq.n	800e85e <_fflush_r+0x4e>
 800e8d0:	f105 0040 	add.w	r0, r5, #64	; 0x40
 800e8d4:	4281      	cmp	r1, r0
 800e8d6:	d002      	beq.n	800e8de <_fflush_r+0xce>
 800e8d8:	4640      	mov	r0, r8
 800e8da:	f000 f993 	bl	800ec04 <_free_r>
 800e8de:	2000      	movs	r0, #0
 800e8e0:	6328      	str	r0, [r5, #48]	; 0x30
 800e8e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8e6:	f000 f8a9 	bl	800ea3c <__sinit>
 800e8ea:	e799      	b.n	800e820 <_fflush_r+0x10>
 800e8ec:	69e9      	ldr	r1, [r5, #28]
 800e8ee:	2301      	movs	r3, #1
 800e8f0:	4640      	mov	r0, r8
 800e8f2:	47a0      	blx	r4
 800e8f4:	1c41      	adds	r1, r0, #1
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	d02c      	beq.n	800e954 <_fflush_r+0x144>
 800e8fa:	89a9      	ldrh	r1, [r5, #12]
 800e8fc:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800e8fe:	e7c5      	b.n	800e88c <_fflush_r+0x7c>
 800e900:	89aa      	ldrh	r2, [r5, #12]
 800e902:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e906:	81ab      	strh	r3, [r5, #12]
 800e908:	f04f 30ff 	mov.w	r0, #4294967295
 800e90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e910:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800e912:	2b00      	cmp	r3, #0
 800e914:	dcac      	bgt.n	800e870 <_fflush_r+0x60>
 800e916:	e7a2      	b.n	800e85e <_fflush_r+0x4e>
 800e918:	f8d8 3000 	ldr.w	r3, [r8]
 800e91c:	b163      	cbz	r3, 800e938 <_fflush_r+0x128>
 800e91e:	2b1d      	cmp	r3, #29
 800e920:	d001      	beq.n	800e926 <_fflush_r+0x116>
 800e922:	2b16      	cmp	r3, #22
 800e924:	d121      	bne.n	800e96a <_fflush_r+0x15a>
 800e926:	89a8      	ldrh	r0, [r5, #12]
 800e928:	692b      	ldr	r3, [r5, #16]
 800e92a:	f420 6200 	bic.w	r2, r0, #2048	; 0x800
 800e92e:	2100      	movs	r1, #0
 800e930:	81aa      	strh	r2, [r5, #12]
 800e932:	6069      	str	r1, [r5, #4]
 800e934:	602b      	str	r3, [r5, #0]
 800e936:	e7c6      	b.n	800e8c6 <_fflush_r+0xb6>
 800e938:	89aa      	ldrh	r2, [r5, #12]
 800e93a:	6929      	ldr	r1, [r5, #16]
 800e93c:	606b      	str	r3, [r5, #4]
 800e93e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800e942:	b21b      	sxth	r3, r3
 800e944:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e948:	81aa      	strh	r2, [r5, #12]
 800e94a:	6029      	str	r1, [r5, #0]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d0ba      	beq.n	800e8c6 <_fflush_r+0xb6>
 800e950:	6528      	str	r0, [r5, #80]	; 0x50
 800e952:	e7b8      	b.n	800e8c6 <_fflush_r+0xb6>
 800e954:	f8d8 1000 	ldr.w	r1, [r8]
 800e958:	2900      	cmp	r1, #0
 800e95a:	d0ce      	beq.n	800e8fa <_fflush_r+0xea>
 800e95c:	291d      	cmp	r1, #29
 800e95e:	d001      	beq.n	800e964 <_fflush_r+0x154>
 800e960:	2916      	cmp	r1, #22
 800e962:	d1cd      	bne.n	800e900 <_fflush_r+0xf0>
 800e964:	f8c8 6000 	str.w	r6, [r8]
 800e968:	e779      	b.n	800e85e <_fflush_r+0x4e>
 800e96a:	89aa      	ldrh	r2, [r5, #12]
 800e96c:	f042 0140 	orr.w	r1, r2, #64	; 0x40
 800e970:	81a9      	strh	r1, [r5, #12]
 800e972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e976:	bf00      	nop

0800e978 <fflush>:
 800e978:	b120      	cbz	r0, 800e984 <fflush+0xc>
 800e97a:	4b05      	ldr	r3, [pc, #20]	; (800e990 <fflush+0x18>)
 800e97c:	4601      	mov	r1, r0
 800e97e:	6818      	ldr	r0, [r3, #0]
 800e980:	f7ff bf46 	b.w	800e810 <_fflush_r>
 800e984:	4803      	ldr	r0, [pc, #12]	; (800e994 <fflush+0x1c>)
 800e986:	4904      	ldr	r1, [pc, #16]	; (800e998 <fflush+0x20>)
 800e988:	6800      	ldr	r0, [r0, #0]
 800e98a:	f000 ba61 	b.w	800ee50 <_fwalk_reent>
 800e98e:	bf00      	nop
 800e990:	20000870 	.word	0x20000870
 800e994:	08013acc 	.word	0x08013acc
 800e998:	0800e811 	.word	0x0800e811

0800e99c <__fp_lock>:
 800e99c:	2000      	movs	r0, #0
 800e99e:	4770      	bx	lr

0800e9a0 <__fp_unlock>:
 800e9a0:	2000      	movs	r0, #0
 800e9a2:	4770      	bx	lr

0800e9a4 <_cleanup_r>:
 800e9a4:	f242 4191 	movw	r1, #9361	; 0x2491
 800e9a8:	f6c0 0101 	movt	r1, #2049	; 0x801
 800e9ac:	f000 b9f4 	b.w	800ed98 <_fwalk>

0800e9b0 <std.isra.0>:
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	b510      	push	{r4, lr}
 800e9b4:	4604      	mov	r4, r0
 800e9b6:	8181      	strh	r1, [r0, #12]
 800e9b8:	81c2      	strh	r2, [r0, #14]
 800e9ba:	6003      	str	r3, [r0, #0]
 800e9bc:	6043      	str	r3, [r0, #4]
 800e9be:	6083      	str	r3, [r0, #8]
 800e9c0:	6643      	str	r3, [r0, #100]	; 0x64
 800e9c2:	6103      	str	r3, [r0, #16]
 800e9c4:	6143      	str	r3, [r0, #20]
 800e9c6:	6183      	str	r3, [r0, #24]
 800e9c8:	4619      	mov	r1, r3
 800e9ca:	2208      	movs	r2, #8
 800e9cc:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 800e9d0:	f000 fc5a 	bl	800f288 <memset>
 800e9d4:	f240 3065 	movw	r0, #869	; 0x365
 800e9d8:	f240 318d 	movw	r1, #909	; 0x38d
 800e9dc:	f240 32d1 	movw	r2, #977	; 0x3d1
 800e9e0:	f240 33f5 	movw	r3, #1013	; 0x3f5
 800e9e4:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e9e8:	f6c0 0101 	movt	r1, #2049	; 0x801
 800e9ec:	f6c0 0201 	movt	r2, #2049	; 0x801
 800e9f0:	f6c0 0301 	movt	r3, #2049	; 0x801
 800e9f4:	61e4      	str	r4, [r4, #28]
 800e9f6:	6220      	str	r0, [r4, #32]
 800e9f8:	6261      	str	r1, [r4, #36]	; 0x24
 800e9fa:	62a2      	str	r2, [r4, #40]	; 0x28
 800e9fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e9fe:	bd10      	pop	{r4, pc}

0800ea00 <__sfmoreglue>:
 800ea00:	b570      	push	{r4, r5, r6, lr}
 800ea02:	2568      	movs	r5, #104	; 0x68
 800ea04:	fb05 f501 	mul.w	r5, r5, r1
 800ea08:	460e      	mov	r6, r1
 800ea0a:	f105 010c 	add.w	r1, r5, #12
 800ea0e:	f7f9 ff0b 	bl	8008828 <_malloc_r>
 800ea12:	4604      	mov	r4, r0
 800ea14:	b140      	cbz	r0, 800ea28 <__sfmoreglue+0x28>
 800ea16:	f100 000c 	add.w	r0, r0, #12
 800ea1a:	2100      	movs	r1, #0
 800ea1c:	e884 0042 	stmia.w	r4, {r1, r6}
 800ea20:	60a0      	str	r0, [r4, #8]
 800ea22:	462a      	mov	r2, r5
 800ea24:	f000 fc30 	bl	800f288 <memset>
 800ea28:	4620      	mov	r0, r4
 800ea2a:	bd70      	pop	{r4, r5, r6, pc}

0800ea2c <_cleanup>:
 800ea2c:	f643 23cc 	movw	r3, #15052	; 0x3acc
 800ea30:	f6c0 0301 	movt	r3, #2049	; 0x801
 800ea34:	6818      	ldr	r0, [r3, #0]
 800ea36:	f7ff bfb5 	b.w	800e9a4 <_cleanup_r>
 800ea3a:	bf00      	nop

0800ea3c <__sinit>:
 800ea3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ea3e:	b570      	push	{r4, r5, r6, lr}
 800ea40:	4604      	mov	r4, r0
 800ea42:	b103      	cbz	r3, 800ea46 <__sinit+0xa>
 800ea44:	bd70      	pop	{r4, r5, r6, pc}
 800ea46:	4a0f      	ldr	r2, [pc, #60]	; (800ea84 <__sinit+0x48>)
 800ea48:	f8c4 32e0 	str.w	r3, [r4, #736]	; 0x2e0
 800ea4c:	63e2      	str	r2, [r4, #60]	; 0x3c
 800ea4e:	2501      	movs	r5, #1
 800ea50:	461a      	mov	r2, r3
 800ea52:	f504 763b 	add.w	r6, r4, #748	; 0x2ec
 800ea56:	2303      	movs	r3, #3
 800ea58:	2104      	movs	r1, #4
 800ea5a:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800ea5e:	6840      	ldr	r0, [r0, #4]
 800ea60:	63a5      	str	r5, [r4, #56]	; 0x38
 800ea62:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
 800ea66:	f7ff ffa3 	bl	800e9b0 <std.isra.0>
 800ea6a:	68a0      	ldr	r0, [r4, #8]
 800ea6c:	2109      	movs	r1, #9
 800ea6e:	462a      	mov	r2, r5
 800ea70:	f7ff ff9e 	bl	800e9b0 <std.isra.0>
 800ea74:	68e0      	ldr	r0, [r4, #12]
 800ea76:	2112      	movs	r1, #18
 800ea78:	2202      	movs	r2, #2
 800ea7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ea7e:	f7ff bf97 	b.w	800e9b0 <std.isra.0>
 800ea82:	bf00      	nop
 800ea84:	0800e9a5 	.word	0x0800e9a5

0800ea88 <__sfp>:
 800ea88:	4b27      	ldr	r3, [pc, #156]	; (800eb28 <__sfp+0xa0>)
 800ea8a:	b570      	push	{r4, r5, r6, lr}
 800ea8c:	681d      	ldr	r5, [r3, #0]
 800ea8e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800ea90:	4606      	mov	r6, r0
 800ea92:	2900      	cmp	r1, #0
 800ea94:	d039      	beq.n	800eb0a <__sfp+0x82>
 800ea96:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 800ea9a:	6868      	ldr	r0, [r5, #4]
 800ea9c:	68ac      	ldr	r4, [r5, #8]
 800ea9e:	1e43      	subs	r3, r0, #1
 800eaa0:	d416      	bmi.n	800ead0 <__sfp+0x48>
 800eaa2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eaa6:	b1ba      	cbz	r2, 800ead8 <__sfp+0x50>
 800eaa8:	07da      	lsls	r2, r3, #31
 800eaaa:	d50d      	bpl.n	800eac8 <__sfp+0x40>
 800eaac:	3468      	adds	r4, #104	; 0x68
 800eaae:	3b01      	subs	r3, #1
 800eab0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800eab4:	b941      	cbnz	r1, 800eac8 <__sfp+0x40>
 800eab6:	e00f      	b.n	800ead8 <__sfp+0x50>
 800eab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eabc:	b163      	cbz	r3, 800ead8 <__sfp+0x50>
 800eabe:	3468      	adds	r4, #104	; 0x68
 800eac0:	1e43      	subs	r3, r0, #1
 800eac2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eac6:	b13a      	cbz	r2, 800ead8 <__sfp+0x50>
 800eac8:	3468      	adds	r4, #104	; 0x68
 800eaca:	1e58      	subs	r0, r3, #1
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d1f3      	bne.n	800eab8 <__sfp+0x30>
 800ead0:	6828      	ldr	r0, [r5, #0]
 800ead2:	b1f0      	cbz	r0, 800eb12 <__sfp+0x8a>
 800ead4:	4605      	mov	r5, r0
 800ead6:	e7e0      	b.n	800ea9a <__sfp+0x12>
 800ead8:	2500      	movs	r5, #0
 800eada:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800eade:	2001      	movs	r0, #1
 800eae0:	81e1      	strh	r1, [r4, #14]
 800eae2:	81a0      	strh	r0, [r4, #12]
 800eae4:	6665      	str	r5, [r4, #100]	; 0x64
 800eae6:	6025      	str	r5, [r4, #0]
 800eae8:	60a5      	str	r5, [r4, #8]
 800eaea:	6065      	str	r5, [r4, #4]
 800eaec:	6125      	str	r5, [r4, #16]
 800eaee:	6165      	str	r5, [r4, #20]
 800eaf0:	61a5      	str	r5, [r4, #24]
 800eaf2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eaf6:	4629      	mov	r1, r5
 800eaf8:	2208      	movs	r2, #8
 800eafa:	f000 fbc5 	bl	800f288 <memset>
 800eafe:	6325      	str	r5, [r4, #48]	; 0x30
 800eb00:	6365      	str	r5, [r4, #52]	; 0x34
 800eb02:	6465      	str	r5, [r4, #68]	; 0x44
 800eb04:	64a5      	str	r5, [r4, #72]	; 0x48
 800eb06:	4620      	mov	r0, r4
 800eb08:	bd70      	pop	{r4, r5, r6, pc}
 800eb0a:	4628      	mov	r0, r5
 800eb0c:	f7ff ff96 	bl	800ea3c <__sinit>
 800eb10:	e7c1      	b.n	800ea96 <__sfp+0xe>
 800eb12:	4630      	mov	r0, r6
 800eb14:	2104      	movs	r1, #4
 800eb16:	f7ff ff73 	bl	800ea00 <__sfmoreglue>
 800eb1a:	6028      	str	r0, [r5, #0]
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	d1d9      	bne.n	800ead4 <__sfp+0x4c>
 800eb20:	240c      	movs	r4, #12
 800eb22:	6034      	str	r4, [r6, #0]
 800eb24:	4604      	mov	r4, r0
 800eb26:	e7ee      	b.n	800eb06 <__sfp+0x7e>
 800eb28:	08013acc 	.word	0x08013acc

0800eb2c <__sfp_lock_acquire>:
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop

0800eb30 <__sfp_lock_release>:
 800eb30:	4770      	bx	lr
 800eb32:	bf00      	nop

0800eb34 <__sinit_lock_acquire>:
 800eb34:	4770      	bx	lr
 800eb36:	bf00      	nop

0800eb38 <__sinit_lock_release>:
 800eb38:	4770      	bx	lr
 800eb3a:	bf00      	nop

0800eb3c <__fp_lock_all>:
 800eb3c:	f640 0370 	movw	r3, #2160	; 0x870
 800eb40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eb44:	f64e 119d 	movw	r1, #59805	; 0xe99d
 800eb48:	6818      	ldr	r0, [r3, #0]
 800eb4a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800eb4e:	f000 b923 	b.w	800ed98 <_fwalk>
 800eb52:	bf00      	nop

0800eb54 <__fp_unlock_all>:
 800eb54:	f640 0370 	movw	r3, #2160	; 0x870
 800eb58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800eb5c:	f64e 11a1 	movw	r1, #59809	; 0xe9a1
 800eb60:	6818      	ldr	r0, [r3, #0]
 800eb62:	f6c0 0100 	movt	r1, #2048	; 0x800
 800eb66:	f000 b917 	b.w	800ed98 <_fwalk>
 800eb6a:	bf00      	nop

0800eb6c <_malloc_trim_r>:
 800eb6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb6e:	4d22      	ldr	r5, [pc, #136]	; (800ebf8 <_malloc_trim_r+0x8c>)
 800eb70:	460f      	mov	r7, r1
 800eb72:	4604      	mov	r4, r0
 800eb74:	f7fa f9a8 	bl	8008ec8 <__malloc_lock>
 800eb78:	68ab      	ldr	r3, [r5, #8]
 800eb7a:	685e      	ldr	r6, [r3, #4]
 800eb7c:	f026 0603 	bic.w	r6, r6, #3
 800eb80:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 800eb84:	1bc1      	subs	r1, r0, r7
 800eb86:	0b0a      	lsrs	r2, r1, #12
 800eb88:	1e57      	subs	r7, r2, #1
 800eb8a:	033f      	lsls	r7, r7, #12
 800eb8c:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800eb90:	db07      	blt.n	800eba2 <_malloc_trim_r+0x36>
 800eb92:	2100      	movs	r1, #0
 800eb94:	4620      	mov	r0, r4
 800eb96:	f7fa f9bf 	bl	8008f18 <_sbrk_r>
 800eb9a:	68ab      	ldr	r3, [r5, #8]
 800eb9c:	1999      	adds	r1, r3, r6
 800eb9e:	4288      	cmp	r0, r1
 800eba0:	d004      	beq.n	800ebac <_malloc_trim_r+0x40>
 800eba2:	4620      	mov	r0, r4
 800eba4:	f7fa f992 	bl	8008ecc <__malloc_unlock>
 800eba8:	2000      	movs	r0, #0
 800ebaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebac:	4279      	negs	r1, r7
 800ebae:	4620      	mov	r0, r4
 800ebb0:	f7fa f9b2 	bl	8008f18 <_sbrk_r>
 800ebb4:	3001      	adds	r0, #1
 800ebb6:	d00d      	beq.n	800ebd4 <_malloc_trim_r+0x68>
 800ebb8:	4b10      	ldr	r3, [pc, #64]	; (800ebfc <_malloc_trim_r+0x90>)
 800ebba:	68a8      	ldr	r0, [r5, #8]
 800ebbc:	681a      	ldr	r2, [r3, #0]
 800ebbe:	1bf6      	subs	r6, r6, r7
 800ebc0:	f046 0601 	orr.w	r6, r6, #1
 800ebc4:	1bd7      	subs	r7, r2, r7
 800ebc6:	6046      	str	r6, [r0, #4]
 800ebc8:	4620      	mov	r0, r4
 800ebca:	601f      	str	r7, [r3, #0]
 800ebcc:	f7fa f97e 	bl	8008ecc <__malloc_unlock>
 800ebd0:	2001      	movs	r0, #1
 800ebd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebd4:	2100      	movs	r1, #0
 800ebd6:	4620      	mov	r0, r4
 800ebd8:	f7fa f99e 	bl	8008f18 <_sbrk_r>
 800ebdc:	68ab      	ldr	r3, [r5, #8]
 800ebde:	1ac2      	subs	r2, r0, r3
 800ebe0:	2a0f      	cmp	r2, #15
 800ebe2:	ddde      	ble.n	800eba2 <_malloc_trim_r+0x36>
 800ebe4:	4906      	ldr	r1, [pc, #24]	; (800ec00 <_malloc_trim_r+0x94>)
 800ebe6:	6809      	ldr	r1, [r1, #0]
 800ebe8:	1a40      	subs	r0, r0, r1
 800ebea:	4904      	ldr	r1, [pc, #16]	; (800ebfc <_malloc_trim_r+0x90>)
 800ebec:	f042 0201 	orr.w	r2, r2, #1
 800ebf0:	6008      	str	r0, [r1, #0]
 800ebf2:	605a      	str	r2, [r3, #4]
 800ebf4:	e7d5      	b.n	800eba2 <_malloc_trim_r+0x36>
 800ebf6:	bf00      	nop
 800ebf8:	20000034 	.word	0x20000034
 800ebfc:	200009b0 	.word	0x200009b0
 800ec00:	20000440 	.word	0x20000440

0800ec04 <_free_r>:
 800ec04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec08:	460d      	mov	r5, r1
 800ec0a:	4606      	mov	r6, r0
 800ec0c:	2900      	cmp	r1, #0
 800ec0e:	d055      	beq.n	800ecbc <_free_r+0xb8>
 800ec10:	f7fa f95a 	bl	8008ec8 <__malloc_lock>
 800ec14:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800ec18:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800ed88 <_free_r+0x184>
 800ec1c:	f1a5 0408 	sub.w	r4, r5, #8
 800ec20:	f021 0301 	bic.w	r3, r1, #1
 800ec24:	18e2      	adds	r2, r4, r3
 800ec26:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800ec2a:	6857      	ldr	r7, [r2, #4]
 800ec2c:	4290      	cmp	r0, r2
 800ec2e:	f027 0703 	bic.w	r7, r7, #3
 800ec32:	d065      	beq.n	800ed00 <_free_r+0xfc>
 800ec34:	f011 0101 	ands.w	r1, r1, #1
 800ec38:	6057      	str	r7, [r2, #4]
 800ec3a:	d032      	beq.n	800eca2 <_free_r+0x9e>
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	19d0      	adds	r0, r2, r7
 800ec40:	6840      	ldr	r0, [r0, #4]
 800ec42:	07c0      	lsls	r0, r0, #31
 800ec44:	d406      	bmi.n	800ec54 <_free_r+0x50>
 800ec46:	19db      	adds	r3, r3, r7
 800ec48:	6890      	ldr	r0, [r2, #8]
 800ec4a:	2900      	cmp	r1, #0
 800ec4c:	d04a      	beq.n	800ece4 <_free_r+0xe0>
 800ec4e:	68d2      	ldr	r2, [r2, #12]
 800ec50:	60c2      	str	r2, [r0, #12]
 800ec52:	6090      	str	r0, [r2, #8]
 800ec54:	f043 0001 	orr.w	r0, r3, #1
 800ec58:	6060      	str	r0, [r4, #4]
 800ec5a:	50e3      	str	r3, [r4, r3]
 800ec5c:	b9e1      	cbnz	r1, 800ec98 <_free_r+0x94>
 800ec5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec62:	d32d      	bcc.n	800ecc0 <_free_r+0xbc>
 800ec64:	0a5a      	lsrs	r2, r3, #9
 800ec66:	2a04      	cmp	r2, #4
 800ec68:	d866      	bhi.n	800ed38 <_free_r+0x134>
 800ec6a:	0998      	lsrs	r0, r3, #6
 800ec6c:	3038      	adds	r0, #56	; 0x38
 800ec6e:	0042      	lsls	r2, r0, #1
 800ec70:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 800ec74:	4944      	ldr	r1, [pc, #272]	; (800ed88 <_free_r+0x184>)
 800ec76:	f8de 2008 	ldr.w	r2, [lr, #8]
 800ec7a:	4572      	cmp	r2, lr
 800ec7c:	d062      	beq.n	800ed44 <_free_r+0x140>
 800ec7e:	6850      	ldr	r0, [r2, #4]
 800ec80:	f020 0103 	bic.w	r1, r0, #3
 800ec84:	428b      	cmp	r3, r1
 800ec86:	d202      	bcs.n	800ec8e <_free_r+0x8a>
 800ec88:	6892      	ldr	r2, [r2, #8]
 800ec8a:	4596      	cmp	lr, r2
 800ec8c:	d1f7      	bne.n	800ec7e <_free_r+0x7a>
 800ec8e:	68d0      	ldr	r0, [r2, #12]
 800ec90:	60e0      	str	r0, [r4, #12]
 800ec92:	60a2      	str	r2, [r4, #8]
 800ec94:	60d4      	str	r4, [r2, #12]
 800ec96:	6084      	str	r4, [r0, #8]
 800ec98:	4630      	mov	r0, r6
 800ec9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec9e:	f7fa b915 	b.w	8008ecc <__malloc_unlock>
 800eca2:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800eca6:	1b64      	subs	r4, r4, r5
 800eca8:	f10c 0808 	add.w	r8, ip, #8
 800ecac:	68a0      	ldr	r0, [r4, #8]
 800ecae:	4540      	cmp	r0, r8
 800ecb0:	442b      	add	r3, r5
 800ecb2:	d03f      	beq.n	800ed34 <_free_r+0x130>
 800ecb4:	68e5      	ldr	r5, [r4, #12]
 800ecb6:	60c5      	str	r5, [r0, #12]
 800ecb8:	60a8      	str	r0, [r5, #8]
 800ecba:	e7c0      	b.n	800ec3e <_free_r+0x3a>
 800ecbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecc0:	08dd      	lsrs	r5, r3, #3
 800ecc2:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 800ecc6:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800ecca:	6891      	ldr	r1, [r2, #8]
 800eccc:	60e2      	str	r2, [r4, #12]
 800ecce:	10ab      	asrs	r3, r5, #2
 800ecd0:	2501      	movs	r5, #1
 800ecd2:	fa05 f303 	lsl.w	r3, r5, r3
 800ecd6:	4318      	orrs	r0, r3
 800ecd8:	60a1      	str	r1, [r4, #8]
 800ecda:	f8cc 0004 	str.w	r0, [ip, #4]
 800ecde:	6094      	str	r4, [r2, #8]
 800ece0:	60cc      	str	r4, [r1, #12]
 800ece2:	e7d9      	b.n	800ec98 <_free_r+0x94>
 800ece4:	4d29      	ldr	r5, [pc, #164]	; (800ed8c <_free_r+0x188>)
 800ece6:	42a8      	cmp	r0, r5
 800ece8:	d1b1      	bne.n	800ec4e <_free_r+0x4a>
 800ecea:	f043 0201 	orr.w	r2, r3, #1
 800ecee:	f8cc 4014 	str.w	r4, [ip, #20]
 800ecf2:	f8cc 4010 	str.w	r4, [ip, #16]
 800ecf6:	60e0      	str	r0, [r4, #12]
 800ecf8:	60a0      	str	r0, [r4, #8]
 800ecfa:	6062      	str	r2, [r4, #4]
 800ecfc:	50e3      	str	r3, [r4, r3]
 800ecfe:	e7cb      	b.n	800ec98 <_free_r+0x94>
 800ed00:	18ff      	adds	r7, r7, r3
 800ed02:	07cb      	lsls	r3, r1, #31
 800ed04:	d407      	bmi.n	800ed16 <_free_r+0x112>
 800ed06:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800ed0a:	1a64      	subs	r4, r4, r1
 800ed0c:	187f      	adds	r7, r7, r1
 800ed0e:	68e3      	ldr	r3, [r4, #12]
 800ed10:	68a0      	ldr	r0, [r4, #8]
 800ed12:	60c3      	str	r3, [r0, #12]
 800ed14:	6098      	str	r0, [r3, #8]
 800ed16:	4a1e      	ldr	r2, [pc, #120]	; (800ed90 <_free_r+0x18c>)
 800ed18:	f8cc 4008 	str.w	r4, [ip, #8]
 800ed1c:	6811      	ldr	r1, [r2, #0]
 800ed1e:	f047 0301 	orr.w	r3, r7, #1
 800ed22:	428f      	cmp	r7, r1
 800ed24:	6063      	str	r3, [r4, #4]
 800ed26:	d3b7      	bcc.n	800ec98 <_free_r+0x94>
 800ed28:	4a1a      	ldr	r2, [pc, #104]	; (800ed94 <_free_r+0x190>)
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	6811      	ldr	r1, [r2, #0]
 800ed2e:	f7ff ff1d 	bl	800eb6c <_malloc_trim_r>
 800ed32:	e7b1      	b.n	800ec98 <_free_r+0x94>
 800ed34:	2101      	movs	r1, #1
 800ed36:	e782      	b.n	800ec3e <_free_r+0x3a>
 800ed38:	2a14      	cmp	r2, #20
 800ed3a:	d80c      	bhi.n	800ed56 <_free_r+0x152>
 800ed3c:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800ed40:	0042      	lsls	r2, r0, #1
 800ed42:	e795      	b.n	800ec70 <_free_r+0x6c>
 800ed44:	684b      	ldr	r3, [r1, #4]
 800ed46:	1080      	asrs	r0, r0, #2
 800ed48:	2501      	movs	r5, #1
 800ed4a:	fa05 f000 	lsl.w	r0, r5, r0
 800ed4e:	4303      	orrs	r3, r0
 800ed50:	604b      	str	r3, [r1, #4]
 800ed52:	4610      	mov	r0, r2
 800ed54:	e79c      	b.n	800ec90 <_free_r+0x8c>
 800ed56:	2a54      	cmp	r2, #84	; 0x54
 800ed58:	d803      	bhi.n	800ed62 <_free_r+0x15e>
 800ed5a:	0b18      	lsrs	r0, r3, #12
 800ed5c:	306e      	adds	r0, #110	; 0x6e
 800ed5e:	0042      	lsls	r2, r0, #1
 800ed60:	e786      	b.n	800ec70 <_free_r+0x6c>
 800ed62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800ed66:	d803      	bhi.n	800ed70 <_free_r+0x16c>
 800ed68:	0bd8      	lsrs	r0, r3, #15
 800ed6a:	3077      	adds	r0, #119	; 0x77
 800ed6c:	0042      	lsls	r2, r0, #1
 800ed6e:	e77f      	b.n	800ec70 <_free_r+0x6c>
 800ed70:	f240 5154 	movw	r1, #1364	; 0x554
 800ed74:	428a      	cmp	r2, r1
 800ed76:	d803      	bhi.n	800ed80 <_free_r+0x17c>
 800ed78:	0c98      	lsrs	r0, r3, #18
 800ed7a:	307c      	adds	r0, #124	; 0x7c
 800ed7c:	0042      	lsls	r2, r0, #1
 800ed7e:	e777      	b.n	800ec70 <_free_r+0x6c>
 800ed80:	22fc      	movs	r2, #252	; 0xfc
 800ed82:	207e      	movs	r0, #126	; 0x7e
 800ed84:	e774      	b.n	800ec70 <_free_r+0x6c>
 800ed86:	bf00      	nop
 800ed88:	20000034 	.word	0x20000034
 800ed8c:	2000003c 	.word	0x2000003c
 800ed90:	2000043c 	.word	0x2000043c
 800ed94:	200009ac 	.word	0x200009ac

0800ed98 <_fwalk>:
 800ed98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed9c:	4680      	mov	r8, r0
 800ed9e:	4689      	mov	r9, r1
 800eda0:	f7ff fec4 	bl	800eb2c <__sfp_lock_acquire>
 800eda4:	f518 7838 	adds.w	r8, r8, #736	; 0x2e0
 800eda8:	d04f      	beq.n	800ee4a <_fwalk+0xb2>
 800edaa:	f04f 0a00 	mov.w	sl, #0
 800edae:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800edb2:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800edb6:	3d01      	subs	r5, #1
 800edb8:	d43d      	bmi.n	800ee36 <_fwalk+0x9e>
 800edba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edbe:	f005 0601 	and.w	r6, r5, #1
 800edc2:	b13b      	cbz	r3, 800edd4 <_fwalk+0x3c>
 800edc4:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 800edc8:	1c43      	adds	r3, r0, #1
 800edca:	d003      	beq.n	800edd4 <_fwalk+0x3c>
 800edcc:	4620      	mov	r0, r4
 800edce:	47c8      	blx	r9
 800edd0:	ea4a 0a00 	orr.w	sl, sl, r0
 800edd4:	3468      	adds	r4, #104	; 0x68
 800edd6:	1e6f      	subs	r7, r5, #1
 800edd8:	b36d      	cbz	r5, 800ee36 <_fwalk+0x9e>
 800edda:	b176      	cbz	r6, 800edfa <_fwalk+0x62>
 800eddc:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800ede0:	b139      	cbz	r1, 800edf2 <_fwalk+0x5a>
 800ede2:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 800ede6:	1c53      	adds	r3, r2, #1
 800ede8:	d003      	beq.n	800edf2 <_fwalk+0x5a>
 800edea:	4620      	mov	r0, r4
 800edec:	47c8      	blx	r9
 800edee:	ea4a 0a00 	orr.w	sl, sl, r0
 800edf2:	3f01      	subs	r7, #1
 800edf4:	3468      	adds	r4, #104	; 0x68
 800edf6:	1c7b      	adds	r3, r7, #1
 800edf8:	d01d      	beq.n	800ee36 <_fwalk+0x9e>
 800edfa:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 800edfe:	f104 0568 	add.w	r5, r4, #104	; 0x68
 800ee02:	b13e      	cbz	r6, 800ee14 <_fwalk+0x7c>
 800ee04:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800ee08:	3301      	adds	r3, #1
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	d002      	beq.n	800ee14 <_fwalk+0x7c>
 800ee0e:	47c8      	blx	r9
 800ee10:	ea4a 0a00 	orr.w	sl, sl, r0
 800ee14:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 800ee18:	1e7e      	subs	r6, r7, #1
 800ee1a:	b13c      	cbz	r4, 800ee2c <_fwalk+0x94>
 800ee1c:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 800ee20:	1c7b      	adds	r3, r7, #1
 800ee22:	4628      	mov	r0, r5
 800ee24:	d002      	beq.n	800ee2c <_fwalk+0x94>
 800ee26:	47c8      	blx	r9
 800ee28:	ea4a 0a00 	orr.w	sl, sl, r0
 800ee2c:	f105 0468 	add.w	r4, r5, #104	; 0x68
 800ee30:	1e77      	subs	r7, r6, #1
 800ee32:	2e00      	cmp	r6, #0
 800ee34:	d1e1      	bne.n	800edfa <_fwalk+0x62>
 800ee36:	f8d8 8000 	ldr.w	r8, [r8]
 800ee3a:	f1b8 0f00 	cmp.w	r8, #0
 800ee3e:	d1b6      	bne.n	800edae <_fwalk+0x16>
 800ee40:	f7ff fe76 	bl	800eb30 <__sfp_lock_release>
 800ee44:	4650      	mov	r0, sl
 800ee46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee4a:	46c2      	mov	sl, r8
 800ee4c:	e7f8      	b.n	800ee40 <_fwalk+0xa8>
 800ee4e:	bf00      	nop

0800ee50 <_fwalk_reent>:
 800ee50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee54:	4680      	mov	r8, r0
 800ee56:	4689      	mov	r9, r1
 800ee58:	f7ff fe68 	bl	800eb2c <__sfp_lock_acquire>
 800ee5c:	f518 7a38 	adds.w	sl, r8, #736	; 0x2e0
 800ee60:	d053      	beq.n	800ef0a <_fwalk_reent+0xba>
 800ee62:	f04f 0b00 	mov.w	fp, #0
 800ee66:	f8da 5004 	ldr.w	r5, [sl, #4]
 800ee6a:	f8da 4008 	ldr.w	r4, [sl, #8]
 800ee6e:	3d01      	subs	r5, #1
 800ee70:	d441      	bmi.n	800eef6 <_fwalk_reent+0xa6>
 800ee72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee76:	f005 0601 	and.w	r6, r5, #1
 800ee7a:	b143      	cbz	r3, 800ee8e <_fwalk_reent+0x3e>
 800ee7c:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 800ee80:	1c43      	adds	r3, r0, #1
 800ee82:	d004      	beq.n	800ee8e <_fwalk_reent+0x3e>
 800ee84:	4640      	mov	r0, r8
 800ee86:	4621      	mov	r1, r4
 800ee88:	47c8      	blx	r9
 800ee8a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ee8e:	3468      	adds	r4, #104	; 0x68
 800ee90:	1e6f      	subs	r7, r5, #1
 800ee92:	b385      	cbz	r5, 800eef6 <_fwalk_reent+0xa6>
 800ee94:	b17e      	cbz	r6, 800eeb6 <_fwalk_reent+0x66>
 800ee96:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800ee9a:	b141      	cbz	r1, 800eeae <_fwalk_reent+0x5e>
 800ee9c:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 800eea0:	1c53      	adds	r3, r2, #1
 800eea2:	d004      	beq.n	800eeae <_fwalk_reent+0x5e>
 800eea4:	4640      	mov	r0, r8
 800eea6:	4621      	mov	r1, r4
 800eea8:	47c8      	blx	r9
 800eeaa:	ea4b 0b00 	orr.w	fp, fp, r0
 800eeae:	3f01      	subs	r7, #1
 800eeb0:	3468      	adds	r4, #104	; 0x68
 800eeb2:	1c7a      	adds	r2, r7, #1
 800eeb4:	d01f      	beq.n	800eef6 <_fwalk_reent+0xa6>
 800eeb6:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 800eeba:	f104 0568 	add.w	r5, r4, #104	; 0x68
 800eebe:	b146      	cbz	r6, 800eed2 <_fwalk_reent+0x82>
 800eec0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800eec4:	3301      	adds	r3, #1
 800eec6:	4621      	mov	r1, r4
 800eec8:	4640      	mov	r0, r8
 800eeca:	d002      	beq.n	800eed2 <_fwalk_reent+0x82>
 800eecc:	47c8      	blx	r9
 800eece:	ea4b 0b00 	orr.w	fp, fp, r0
 800eed2:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 800eed6:	1e7e      	subs	r6, r7, #1
 800eed8:	b144      	cbz	r4, 800eeec <_fwalk_reent+0x9c>
 800eeda:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 800eede:	1c7b      	adds	r3, r7, #1
 800eee0:	4640      	mov	r0, r8
 800eee2:	4629      	mov	r1, r5
 800eee4:	d002      	beq.n	800eeec <_fwalk_reent+0x9c>
 800eee6:	47c8      	blx	r9
 800eee8:	ea4b 0b00 	orr.w	fp, fp, r0
 800eeec:	f105 0468 	add.w	r4, r5, #104	; 0x68
 800eef0:	1e77      	subs	r7, r6, #1
 800eef2:	2e00      	cmp	r6, #0
 800eef4:	d1df      	bne.n	800eeb6 <_fwalk_reent+0x66>
 800eef6:	f8da a000 	ldr.w	sl, [sl]
 800eefa:	f1ba 0f00 	cmp.w	sl, #0
 800eefe:	d1b2      	bne.n	800ee66 <_fwalk_reent+0x16>
 800ef00:	f7ff fe16 	bl	800eb30 <__sfp_lock_release>
 800ef04:	4658      	mov	r0, fp
 800ef06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef0a:	46d3      	mov	fp, sl
 800ef0c:	e7f8      	b.n	800ef00 <_fwalk_reent+0xb0>
 800ef0e:	bf00      	nop

0800ef10 <_setlocale_r>:
 800ef10:	b510      	push	{r4, lr}
 800ef12:	4614      	mov	r4, r2
 800ef14:	b122      	cbz	r2, 800ef20 <_setlocale_r+0x10>
 800ef16:	4610      	mov	r0, r2
 800ef18:	490a      	ldr	r1, [pc, #40]	; (800ef44 <_setlocale_r+0x34>)
 800ef1a:	f7fa f8d7 	bl	80090cc <strcmp>
 800ef1e:	b908      	cbnz	r0, 800ef24 <_setlocale_r+0x14>
 800ef20:	4809      	ldr	r0, [pc, #36]	; (800ef48 <_setlocale_r+0x38>)
 800ef22:	bd10      	pop	{r4, pc}
 800ef24:	4620      	mov	r0, r4
 800ef26:	4908      	ldr	r1, [pc, #32]	; (800ef48 <_setlocale_r+0x38>)
 800ef28:	f7fa f8d0 	bl	80090cc <strcmp>
 800ef2c:	2800      	cmp	r0, #0
 800ef2e:	d0f7      	beq.n	800ef20 <_setlocale_r+0x10>
 800ef30:	4620      	mov	r0, r4
 800ef32:	4906      	ldr	r1, [pc, #24]	; (800ef4c <_setlocale_r+0x3c>)
 800ef34:	f7fa f8ca 	bl	80090cc <strcmp>
 800ef38:	4b03      	ldr	r3, [pc, #12]	; (800ef48 <_setlocale_r+0x38>)
 800ef3a:	2800      	cmp	r0, #0
 800ef3c:	bf0c      	ite	eq
 800ef3e:	4618      	moveq	r0, r3
 800ef40:	2000      	movne	r0, #0
 800ef42:	bd10      	pop	{r4, pc}
 800ef44:	08013ad0 	.word	0x08013ad0
 800ef48:	08013ac8 	.word	0x08013ac8
 800ef4c:	08013a54 	.word	0x08013a54

0800ef50 <__locale_charset>:
 800ef50:	f640 00cc 	movw	r0, #2252	; 0x8cc
 800ef54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800ef58:	4770      	bx	lr
 800ef5a:	bf00      	nop

0800ef5c <__locale_mb_cur_max>:
 800ef5c:	f640 03ec 	movw	r3, #2284	; 0x8ec
 800ef60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ef64:	6818      	ldr	r0, [r3, #0]
 800ef66:	4770      	bx	lr

0800ef68 <__locale_msgcharset>:
 800ef68:	f640 0074 	movw	r0, #2164	; 0x874
 800ef6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800ef70:	4770      	bx	lr
 800ef72:	bf00      	nop

0800ef74 <__locale_cjk_lang>:
 800ef74:	2000      	movs	r0, #0
 800ef76:	4770      	bx	lr

0800ef78 <_localeconv_r>:
 800ef78:	f640 0094 	movw	r0, #2196	; 0x894
 800ef7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800ef80:	4770      	bx	lr
 800ef82:	bf00      	nop

0800ef84 <setlocale>:
 800ef84:	b410      	push	{r4}
 800ef86:	f640 0370 	movw	r3, #2160	; 0x870
 800ef8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ef8e:	4604      	mov	r4, r0
 800ef90:	6818      	ldr	r0, [r3, #0]
 800ef92:	460a      	mov	r2, r1
 800ef94:	4621      	mov	r1, r4
 800ef96:	bc10      	pop	{r4}
 800ef98:	f7ff bfba 	b.w	800ef10 <_setlocale_r>

0800ef9c <localeconv>:
 800ef9c:	f640 0094 	movw	r0, #2196	; 0x894
 800efa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800efa4:	4770      	bx	lr
 800efa6:	bf00      	nop

0800efa8 <__smakebuf_r>:
 800efa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800efaa:	898b      	ldrh	r3, [r1, #12]
 800efac:	f003 0202 	and.w	r2, r3, #2
 800efb0:	460c      	mov	r4, r1
 800efb2:	b211      	sxth	r1, r2
 800efb4:	b091      	sub	sp, #68	; 0x44
 800efb6:	4605      	mov	r5, r0
 800efb8:	2900      	cmp	r1, #0
 800efba:	d138      	bne.n	800f02e <__smakebuf_r+0x86>
 800efbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efc0:	2900      	cmp	r1, #0
 800efc2:	db16      	blt.n	800eff2 <__smakebuf_r+0x4a>
 800efc4:	aa01      	add	r2, sp, #4
 800efc6:	f003 fb59 	bl	801267c <_fstat_r>
 800efca:	2800      	cmp	r0, #0
 800efcc:	db10      	blt.n	800eff0 <__smakebuf_r+0x48>
 800efce:	9b02      	ldr	r3, [sp, #8]
 800efd0:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
 800efd4:	f5b0 5600 	subs.w	r6, r0, #8192	; 0x2000
 800efd8:	4277      	negs	r7, r6
 800efda:	4177      	adcs	r7, r6
 800efdc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800efe0:	d02c      	beq.n	800f03c <__smakebuf_r+0x94>
 800efe2:	89a3      	ldrh	r3, [r4, #12]
 800efe4:	f443 6000 	orr.w	r0, r3, #2048	; 0x800
 800efe8:	81a0      	strh	r0, [r4, #12]
 800efea:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800efee:	e00c      	b.n	800f00a <__smakebuf_r+0x62>
 800eff0:	89a3      	ldrh	r3, [r4, #12]
 800eff2:	f003 0680 	and.w	r6, r3, #128	; 0x80
 800eff6:	b237      	sxth	r7, r6
 800eff8:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800effc:	2f00      	cmp	r7, #0
 800effe:	bf0c      	ite	eq
 800f000:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 800f004:	2640      	movne	r6, #64	; 0x40
 800f006:	81a2      	strh	r2, [r4, #12]
 800f008:	2700      	movs	r7, #0
 800f00a:	4631      	mov	r1, r6
 800f00c:	4628      	mov	r0, r5
 800f00e:	f7f9 fc0b 	bl	8008828 <_malloc_r>
 800f012:	89a1      	ldrh	r1, [r4, #12]
 800f014:	2800      	cmp	r0, #0
 800f016:	d028      	beq.n	800f06a <__smakebuf_r+0xc2>
 800f018:	4a1b      	ldr	r2, [pc, #108]	; (800f088 <__smakebuf_r+0xe0>)
 800f01a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800f01e:	63ea      	str	r2, [r5, #60]	; 0x3c
 800f020:	81a3      	strh	r3, [r4, #12]
 800f022:	6020      	str	r0, [r4, #0]
 800f024:	6120      	str	r0, [r4, #16]
 800f026:	6166      	str	r6, [r4, #20]
 800f028:	b99f      	cbnz	r7, 800f052 <__smakebuf_r+0xaa>
 800f02a:	b011      	add	sp, #68	; 0x44
 800f02c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f02e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f032:	2001      	movs	r0, #1
 800f034:	6022      	str	r2, [r4, #0]
 800f036:	6122      	str	r2, [r4, #16]
 800f038:	6160      	str	r0, [r4, #20]
 800f03a:	e7f6      	b.n	800f02a <__smakebuf_r+0x82>
 800f03c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800f03e:	4a13      	ldr	r2, [pc, #76]	; (800f08c <__smakebuf_r+0xe4>)
 800f040:	4291      	cmp	r1, r2
 800f042:	d1ce      	bne.n	800efe2 <__smakebuf_r+0x3a>
 800f044:	89a1      	ldrh	r1, [r4, #12]
 800f046:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800f04a:	4331      	orrs	r1, r6
 800f04c:	81a1      	strh	r1, [r4, #12]
 800f04e:	64e6      	str	r6, [r4, #76]	; 0x4c
 800f050:	e7db      	b.n	800f00a <__smakebuf_r+0x62>
 800f052:	4628      	mov	r0, r5
 800f054:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f058:	f003 fcae 	bl	80129b8 <_isatty_r>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	d0e4      	beq.n	800f02a <__smakebuf_r+0x82>
 800f060:	89a0      	ldrh	r0, [r4, #12]
 800f062:	f040 0101 	orr.w	r1, r0, #1
 800f066:	81a1      	strh	r1, [r4, #12]
 800f068:	e7df      	b.n	800f02a <__smakebuf_r+0x82>
 800f06a:	f401 7300 	and.w	r3, r1, #512	; 0x200
 800f06e:	b21a      	sxth	r2, r3
 800f070:	2a00      	cmp	r2, #0
 800f072:	d1da      	bne.n	800f02a <__smakebuf_r+0x82>
 800f074:	f104 0043 	add.w	r0, r4, #67	; 0x43
 800f078:	f041 0102 	orr.w	r1, r1, #2
 800f07c:	2301      	movs	r3, #1
 800f07e:	81a1      	strh	r1, [r4, #12]
 800f080:	6020      	str	r0, [r4, #0]
 800f082:	6120      	str	r0, [r4, #16]
 800f084:	6163      	str	r3, [r4, #20]
 800f086:	e7d0      	b.n	800f02a <__smakebuf_r+0x82>
 800f088:	0800e9a5 	.word	0x0800e9a5
 800f08c:	080103d1 	.word	0x080103d1

0800f090 <memchr>:
 800f090:	0783      	lsls	r3, r0, #30
 800f092:	b4f0      	push	{r4, r5, r6, r7}
 800f094:	b2c9      	uxtb	r1, r1
 800f096:	f000 8096 	beq.w	800f1c6 <memchr+0x136>
 800f09a:	1e53      	subs	r3, r2, #1
 800f09c:	2a00      	cmp	r2, #0
 800f09e:	f000 8094 	beq.w	800f1ca <memchr+0x13a>
 800f0a2:	7802      	ldrb	r2, [r0, #0]
 800f0a4:	428a      	cmp	r2, r1
 800f0a6:	d00b      	beq.n	800f0c0 <memchr+0x30>
 800f0a8:	1c42      	adds	r2, r0, #1
 800f0aa:	07d8      	lsls	r0, r3, #31
 800f0ac:	d51a      	bpl.n	800f0e4 <memchr+0x54>
 800f0ae:	f012 0f03 	tst.w	r2, #3
 800f0b2:	4610      	mov	r0, r2
 800f0b4:	d01c      	beq.n	800f0f0 <memchr+0x60>
 800f0b6:	7814      	ldrb	r4, [r2, #0]
 800f0b8:	3b01      	subs	r3, #1
 800f0ba:	3201      	adds	r2, #1
 800f0bc:	428c      	cmp	r4, r1
 800f0be:	d111      	bne.n	800f0e4 <memchr+0x54>
 800f0c0:	bcf0      	pop	{r4, r5, r6, r7}
 800f0c2:	4770      	bx	lr
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d07c      	beq.n	800f1c2 <memchr+0x132>
 800f0c8:	7812      	ldrb	r2, [r2, #0]
 800f0ca:	3b01      	subs	r3, #1
 800f0cc:	428a      	cmp	r2, r1
 800f0ce:	d0f7      	beq.n	800f0c0 <memchr+0x30>
 800f0d0:	f014 0f03 	tst.w	r4, #3
 800f0d4:	4620      	mov	r0, r4
 800f0d6:	f104 0201 	add.w	r2, r4, #1
 800f0da:	d009      	beq.n	800f0f0 <memchr+0x60>
 800f0dc:	7824      	ldrb	r4, [r4, #0]
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	428c      	cmp	r4, r1
 800f0e2:	d0ed      	beq.n	800f0c0 <memchr+0x30>
 800f0e4:	f012 0f03 	tst.w	r2, #3
 800f0e8:	4610      	mov	r0, r2
 800f0ea:	f102 0401 	add.w	r4, r2, #1
 800f0ee:	d1e9      	bne.n	800f0c4 <memchr+0x34>
 800f0f0:	2b03      	cmp	r3, #3
 800f0f2:	d93f      	bls.n	800f174 <memchr+0xe4>
 800f0f4:	6804      	ldr	r4, [r0, #0]
 800f0f6:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 800f0fa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800f0fe:	ea85 0704 	eor.w	r7, r5, r4
 800f102:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 800f106:	ea22 0207 	bic.w	r2, r2, r7
 800f10a:	1f1e      	subs	r6, r3, #4
 800f10c:	1d04      	adds	r4, r0, #4
 800f10e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800f112:	f3c6 0780 	ubfx	r7, r6, #2, #1
 800f116:	d12d      	bne.n	800f174 <memchr+0xe4>
 800f118:	2e03      	cmp	r6, #3
 800f11a:	4633      	mov	r3, r6
 800f11c:	d929      	bls.n	800f172 <memchr+0xe2>
 800f11e:	b167      	cbz	r7, 800f13a <memchr+0xaa>
 800f120:	4620      	mov	r0, r4
 800f122:	3404      	adds	r4, #4
 800f124:	6806      	ldr	r6, [r0, #0]
 800f126:	ea85 0206 	eor.w	r2, r5, r6
 800f12a:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 800f12e:	ea26 0202 	bic.w	r2, r6, r2
 800f132:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800f136:	d019      	beq.n	800f16c <memchr+0xdc>
 800f138:	e01c      	b.n	800f174 <memchr+0xe4>
 800f13a:	1d26      	adds	r6, r4, #4
 800f13c:	4620      	mov	r0, r4
 800f13e:	6824      	ldr	r4, [r4, #0]
 800f140:	ea85 0204 	eor.w	r2, r5, r4
 800f144:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 800f148:	ea24 0202 	bic.w	r2, r4, r2
 800f14c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800f150:	d110      	bne.n	800f174 <memchr+0xe4>
 800f152:	6834      	ldr	r4, [r6, #0]
 800f154:	ea85 0204 	eor.w	r2, r5, r4
 800f158:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 800f15c:	ea24 0202 	bic.w	r2, r4, r2
 800f160:	3b04      	subs	r3, #4
 800f162:	1d34      	adds	r4, r6, #4
 800f164:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800f168:	4630      	mov	r0, r6
 800f16a:	d103      	bne.n	800f174 <memchr+0xe4>
 800f16c:	3b04      	subs	r3, #4
 800f16e:	2b03      	cmp	r3, #3
 800f170:	d8e3      	bhi.n	800f13a <memchr+0xaa>
 800f172:	4620      	mov	r0, r4
 800f174:	1e5d      	subs	r5, r3, #1
 800f176:	b323      	cbz	r3, 800f1c2 <memchr+0x132>
 800f178:	7803      	ldrb	r3, [r0, #0]
 800f17a:	428b      	cmp	r3, r1
 800f17c:	d0a0      	beq.n	800f0c0 <memchr+0x30>
 800f17e:	1c43      	adds	r3, r0, #1
 800f180:	2200      	movs	r2, #0
 800f182:	07e8      	lsls	r0, r5, #31
 800f184:	d514      	bpl.n	800f1b0 <memchr+0x120>
 800f186:	4618      	mov	r0, r3
 800f188:	2201      	movs	r2, #1
 800f18a:	7804      	ldrb	r4, [r0, #0]
 800f18c:	3301      	adds	r3, #1
 800f18e:	428c      	cmp	r4, r1
 800f190:	d096      	beq.n	800f0c0 <memchr+0x30>
 800f192:	4295      	cmp	r5, r2
 800f194:	4618      	mov	r0, r3
 800f196:	f103 0401 	add.w	r4, r3, #1
 800f19a:	f102 0202 	add.w	r2, r2, #2
 800f19e:	d00e      	beq.n	800f1be <memchr+0x12e>
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	428b      	cmp	r3, r1
 800f1a4:	d08c      	beq.n	800f0c0 <memchr+0x30>
 800f1a6:	1c63      	adds	r3, r4, #1
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	7824      	ldrb	r4, [r4, #0]
 800f1ac:	428c      	cmp	r4, r1
 800f1ae:	d087      	beq.n	800f0c0 <memchr+0x30>
 800f1b0:	4295      	cmp	r5, r2
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	f103 0401 	add.w	r4, r3, #1
 800f1b8:	f102 0202 	add.w	r2, r2, #2
 800f1bc:	d1f0      	bne.n	800f1a0 <memchr+0x110>
 800f1be:	2000      	movs	r0, #0
 800f1c0:	e77e      	b.n	800f0c0 <memchr+0x30>
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	e77c      	b.n	800f0c0 <memchr+0x30>
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	e792      	b.n	800f0f0 <memchr+0x60>
 800f1ca:	4610      	mov	r0, r2
 800f1cc:	e778      	b.n	800f0c0 <memchr+0x30>
 800f1ce:	bf00      	nop

0800f1d0 <memcmp>:
 800f1d0:	2a03      	cmp	r2, #3
 800f1d2:	b4f0      	push	{r4, r5, r6, r7}
 800f1d4:	d931      	bls.n	800f23a <memcmp+0x6a>
 800f1d6:	ea41 0300 	orr.w	r3, r1, r0
 800f1da:	079c      	lsls	r4, r3, #30
 800f1dc:	d12e      	bne.n	800f23c <memcmp+0x6c>
 800f1de:	6806      	ldr	r6, [r0, #0]
 800f1e0:	680f      	ldr	r7, [r1, #0]
 800f1e2:	1f15      	subs	r5, r2, #4
 800f1e4:	1d03      	adds	r3, r0, #4
 800f1e6:	1d0c      	adds	r4, r1, #4
 800f1e8:	42be      	cmp	r6, r7
 800f1ea:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 800f1ee:	d124      	bne.n	800f23a <memcmp+0x6a>
 800f1f0:	2d03      	cmp	r5, #3
 800f1f2:	462a      	mov	r2, r5
 800f1f4:	d91f      	bls.n	800f236 <memcmp+0x66>
 800f1f6:	f1bc 0f00 	cmp.w	ip, #0
 800f1fa:	d008      	beq.n	800f20e <memcmp+0x3e>
 800f1fc:	6825      	ldr	r5, [r4, #0]
 800f1fe:	681e      	ldr	r6, [r3, #0]
 800f200:	4621      	mov	r1, r4
 800f202:	4618      	mov	r0, r3
 800f204:	3404      	adds	r4, #4
 800f206:	3304      	adds	r3, #4
 800f208:	42ae      	cmp	r6, r5
 800f20a:	d011      	beq.n	800f230 <memcmp+0x60>
 800f20c:	e015      	b.n	800f23a <memcmp+0x6a>
 800f20e:	4618      	mov	r0, r3
 800f210:	4621      	mov	r1, r4
 800f212:	6823      	ldr	r3, [r4, #0]
 800f214:	6804      	ldr	r4, [r0, #0]
 800f216:	1d05      	adds	r5, r0, #4
 800f218:	1d0e      	adds	r6, r1, #4
 800f21a:	429c      	cmp	r4, r3
 800f21c:	d10d      	bne.n	800f23a <memcmp+0x6a>
 800f21e:	4628      	mov	r0, r5
 800f220:	4631      	mov	r1, r6
 800f222:	6835      	ldr	r5, [r6, #0]
 800f224:	6806      	ldr	r6, [r0, #0]
 800f226:	3a04      	subs	r2, #4
 800f228:	1d03      	adds	r3, r0, #4
 800f22a:	1d0c      	adds	r4, r1, #4
 800f22c:	42ae      	cmp	r6, r5
 800f22e:	d104      	bne.n	800f23a <memcmp+0x6a>
 800f230:	3a04      	subs	r2, #4
 800f232:	2a03      	cmp	r2, #3
 800f234:	d8eb      	bhi.n	800f20e <memcmp+0x3e>
 800f236:	4621      	mov	r1, r4
 800f238:	4618      	mov	r0, r3
 800f23a:	b31a      	cbz	r2, 800f284 <memcmp+0xb4>
 800f23c:	7803      	ldrb	r3, [r0, #0]
 800f23e:	780c      	ldrb	r4, [r1, #0]
 800f240:	42a3      	cmp	r3, r4
 800f242:	d10a      	bne.n	800f25a <memcmp+0x8a>
 800f244:	1e55      	subs	r5, r2, #1
 800f246:	2200      	movs	r2, #0
 800f248:	07eb      	lsls	r3, r5, #31
 800f24a:	d514      	bpl.n	800f276 <memcmp+0xa6>
 800f24c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800f250:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f254:	2201      	movs	r2, #1
 800f256:	42a3      	cmp	r3, r4
 800f258:	d00d      	beq.n	800f276 <memcmp+0xa6>
 800f25a:	1b18      	subs	r0, r3, r4
 800f25c:	e010      	b.n	800f280 <memcmp+0xb0>
 800f25e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800f262:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f266:	42a3      	cmp	r3, r4
 800f268:	d1f7      	bne.n	800f25a <memcmp+0x8a>
 800f26a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800f26e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f272:	42a3      	cmp	r3, r4
 800f274:	d1f1      	bne.n	800f25a <memcmp+0x8a>
 800f276:	42aa      	cmp	r2, r5
 800f278:	f102 0202 	add.w	r2, r2, #2
 800f27c:	d1ef      	bne.n	800f25e <memcmp+0x8e>
 800f27e:	2000      	movs	r0, #0
 800f280:	bcf0      	pop	{r4, r5, r6, r7}
 800f282:	4770      	bx	lr
 800f284:	4610      	mov	r0, r2
 800f286:	e7fb      	b.n	800f280 <memcmp+0xb0>

0800f288 <memset>:
 800f288:	b4f0      	push	{r4, r5, r6, r7}
 800f28a:	0784      	lsls	r4, r0, #30
 800f28c:	4603      	mov	r3, r0
 800f28e:	f000 808e 	beq.w	800f3ae <memset+0x126>
 800f292:	1e54      	subs	r4, r2, #1
 800f294:	2a00      	cmp	r2, #0
 800f296:	f000 8088 	beq.w	800f3aa <memset+0x122>
 800f29a:	07e5      	lsls	r5, r4, #31
 800f29c:	b2ce      	uxtb	r6, r1
 800f29e:	d411      	bmi.n	800f2c4 <memset+0x3c>
 800f2a0:	461a      	mov	r2, r3
 800f2a2:	1e67      	subs	r7, r4, #1
 800f2a4:	f802 6b01 	strb.w	r6, [r2], #1
 800f2a8:	4613      	mov	r3, r2
 800f2aa:	4615      	mov	r5, r2
 800f2ac:	0792      	lsls	r2, r2, #30
 800f2ae:	d00f      	beq.n	800f2d0 <memset+0x48>
 800f2b0:	2c00      	cmp	r4, #0
 800f2b2:	d07a      	beq.n	800f3aa <memset+0x122>
 800f2b4:	f803 6b01 	strb.w	r6, [r3], #1
 800f2b8:	079a      	lsls	r2, r3, #30
 800f2ba:	463c      	mov	r4, r7
 800f2bc:	461d      	mov	r5, r3
 800f2be:	d007      	beq.n	800f2d0 <memset+0x48>
 800f2c0:	3c01      	subs	r4, #1
 800f2c2:	e7ed      	b.n	800f2a0 <memset+0x18>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	f803 6b01 	strb.w	r6, [r3], #1
 800f2ca:	079a      	lsls	r2, r3, #30
 800f2cc:	461d      	mov	r5, r3
 800f2ce:	d1f7      	bne.n	800f2c0 <memset+0x38>
 800f2d0:	2c03      	cmp	r4, #3
 800f2d2:	d952      	bls.n	800f37a <memset+0xf2>
 800f2d4:	b2ce      	uxtb	r6, r1
 800f2d6:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 800f2da:	2c0f      	cmp	r4, #15
 800f2dc:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 800f2e0:	d92d      	bls.n	800f33e <memset+0xb6>
 800f2e2:	f1a4 0210 	sub.w	r2, r4, #16
 800f2e6:	4617      	mov	r7, r2
 800f2e8:	2f0f      	cmp	r7, #15
 800f2ea:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800f2ee:	602b      	str	r3, [r5, #0]
 800f2f0:	606b      	str	r3, [r5, #4]
 800f2f2:	60ab      	str	r3, [r5, #8]
 800f2f4:	60eb      	str	r3, [r5, #12]
 800f2f6:	f105 0210 	add.w	r2, r5, #16
 800f2fa:	d916      	bls.n	800f32a <memset+0xa2>
 800f2fc:	b13e      	cbz	r6, 800f30e <memset+0x86>
 800f2fe:	3f10      	subs	r7, #16
 800f300:	6013      	str	r3, [r2, #0]
 800f302:	6053      	str	r3, [r2, #4]
 800f304:	6093      	str	r3, [r2, #8]
 800f306:	60d3      	str	r3, [r2, #12]
 800f308:	3210      	adds	r2, #16
 800f30a:	2f0f      	cmp	r7, #15
 800f30c:	d90d      	bls.n	800f32a <memset+0xa2>
 800f30e:	3f20      	subs	r7, #32
 800f310:	f102 0610 	add.w	r6, r2, #16
 800f314:	6013      	str	r3, [r2, #0]
 800f316:	6053      	str	r3, [r2, #4]
 800f318:	6093      	str	r3, [r2, #8]
 800f31a:	60d3      	str	r3, [r2, #12]
 800f31c:	6113      	str	r3, [r2, #16]
 800f31e:	6153      	str	r3, [r2, #20]
 800f320:	6193      	str	r3, [r2, #24]
 800f322:	61d3      	str	r3, [r2, #28]
 800f324:	3220      	adds	r2, #32
 800f326:	2f0f      	cmp	r7, #15
 800f328:	d8f1      	bhi.n	800f30e <memset+0x86>
 800f32a:	f1a4 0210 	sub.w	r2, r4, #16
 800f32e:	f022 020f 	bic.w	r2, r2, #15
 800f332:	f004 040f 	and.w	r4, r4, #15
 800f336:	3210      	adds	r2, #16
 800f338:	2c03      	cmp	r4, #3
 800f33a:	4415      	add	r5, r2
 800f33c:	d91d      	bls.n	800f37a <memset+0xf2>
 800f33e:	1f27      	subs	r7, r4, #4
 800f340:	463e      	mov	r6, r7
 800f342:	462a      	mov	r2, r5
 800f344:	2e03      	cmp	r6, #3
 800f346:	f842 3b04 	str.w	r3, [r2], #4
 800f34a:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800f34e:	d90d      	bls.n	800f36c <memset+0xe4>
 800f350:	b127      	cbz	r7, 800f35c <memset+0xd4>
 800f352:	3e04      	subs	r6, #4
 800f354:	2e03      	cmp	r6, #3
 800f356:	f842 3b04 	str.w	r3, [r2], #4
 800f35a:	d907      	bls.n	800f36c <memset+0xe4>
 800f35c:	4617      	mov	r7, r2
 800f35e:	3e08      	subs	r6, #8
 800f360:	f847 3b04 	str.w	r3, [r7], #4
 800f364:	6053      	str	r3, [r2, #4]
 800f366:	1d3a      	adds	r2, r7, #4
 800f368:	2e03      	cmp	r6, #3
 800f36a:	d8f7      	bhi.n	800f35c <memset+0xd4>
 800f36c:	1f23      	subs	r3, r4, #4
 800f36e:	f023 0203 	bic.w	r2, r3, #3
 800f372:	1d13      	adds	r3, r2, #4
 800f374:	f004 0403 	and.w	r4, r4, #3
 800f378:	18ed      	adds	r5, r5, r3
 800f37a:	b1b4      	cbz	r4, 800f3aa <memset+0x122>
 800f37c:	462b      	mov	r3, r5
 800f37e:	b2c9      	uxtb	r1, r1
 800f380:	f803 1b01 	strb.w	r1, [r3], #1
 800f384:	192c      	adds	r4, r5, r4
 800f386:	43ed      	mvns	r5, r5
 800f388:	1962      	adds	r2, r4, r5
 800f38a:	42a3      	cmp	r3, r4
 800f38c:	f002 0501 	and.w	r5, r2, #1
 800f390:	d00b      	beq.n	800f3aa <memset+0x122>
 800f392:	b11d      	cbz	r5, 800f39c <memset+0x114>
 800f394:	f803 1b01 	strb.w	r1, [r3], #1
 800f398:	42a3      	cmp	r3, r4
 800f39a:	d006      	beq.n	800f3aa <memset+0x122>
 800f39c:	461a      	mov	r2, r3
 800f39e:	f802 1b01 	strb.w	r1, [r2], #1
 800f3a2:	7059      	strb	r1, [r3, #1]
 800f3a4:	1c53      	adds	r3, r2, #1
 800f3a6:	42a3      	cmp	r3, r4
 800f3a8:	d1f8      	bne.n	800f39c <memset+0x114>
 800f3aa:	bcf0      	pop	{r4, r5, r6, r7}
 800f3ac:	4770      	bx	lr
 800f3ae:	4605      	mov	r5, r0
 800f3b0:	4614      	mov	r4, r2
 800f3b2:	e78d      	b.n	800f2d0 <memset+0x48>

0800f3b4 <_Balloc>:
 800f3b4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f3b6:	b570      	push	{r4, r5, r6, lr}
 800f3b8:	4605      	mov	r5, r0
 800f3ba:	460c      	mov	r4, r1
 800f3bc:	b14b      	cbz	r3, 800f3d2 <_Balloc+0x1e>
 800f3be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f3c2:	b180      	cbz	r0, 800f3e6 <_Balloc+0x32>
 800f3c4:	6801      	ldr	r1, [r0, #0]
 800f3c6:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	6103      	str	r3, [r0, #16]
 800f3ce:	60c3      	str	r3, [r0, #12]
 800f3d0:	bd70      	pop	{r4, r5, r6, pc}
 800f3d2:	2104      	movs	r1, #4
 800f3d4:	2221      	movs	r2, #33	; 0x21
 800f3d6:	f002 ffcf 	bl	8012378 <_calloc_r>
 800f3da:	4603      	mov	r3, r0
 800f3dc:	64e8      	str	r0, [r5, #76]	; 0x4c
 800f3de:	2800      	cmp	r0, #0
 800f3e0:	d1ed      	bne.n	800f3be <_Balloc+0xa>
 800f3e2:	2000      	movs	r0, #0
 800f3e4:	bd70      	pop	{r4, r5, r6, pc}
 800f3e6:	2101      	movs	r1, #1
 800f3e8:	fa01 f604 	lsl.w	r6, r1, r4
 800f3ec:	1d72      	adds	r2, r6, #5
 800f3ee:	4628      	mov	r0, r5
 800f3f0:	0092      	lsls	r2, r2, #2
 800f3f2:	f002 ffc1 	bl	8012378 <_calloc_r>
 800f3f6:	2800      	cmp	r0, #0
 800f3f8:	d0f3      	beq.n	800f3e2 <_Balloc+0x2e>
 800f3fa:	6044      	str	r4, [r0, #4]
 800f3fc:	6086      	str	r6, [r0, #8]
 800f3fe:	e7e4      	b.n	800f3ca <_Balloc+0x16>

0800f400 <_Bfree>:
 800f400:	b131      	cbz	r1, 800f410 <_Bfree+0x10>
 800f402:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f404:	684a      	ldr	r2, [r1, #4]
 800f406:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f40a:	6008      	str	r0, [r1, #0]
 800f40c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f410:	4770      	bx	lr
 800f412:	bf00      	nop

0800f414 <__multadd>:
 800f414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f418:	460e      	mov	r6, r1
 800f41a:	6949      	ldr	r1, [r1, #20]
 800f41c:	6937      	ldr	r7, [r6, #16]
 800f41e:	b28c      	uxth	r4, r1
 800f420:	0c0d      	lsrs	r5, r1, #16
 800f422:	fb02 3304 	mla	r3, r2, r4, r3
 800f426:	fb02 f105 	mul.w	r1, r2, r5
 800f42a:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 800f42e:	f106 0418 	add.w	r4, r6, #24
 800f432:	b29b      	uxth	r3, r3
 800f434:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 800f438:	f844 3c04 	str.w	r3, [r4, #-4]
 800f43c:	2301      	movs	r3, #1
 800f43e:	1e79      	subs	r1, r7, #1
 800f440:	0c2d      	lsrs	r5, r5, #16
 800f442:	429f      	cmp	r7, r3
 800f444:	4680      	mov	r8, r0
 800f446:	f001 0001 	and.w	r0, r1, #1
 800f44a:	dd39      	ble.n	800f4c0 <__multadd+0xac>
 800f44c:	b198      	cbz	r0, 800f476 <__multadd+0x62>
 800f44e:	6824      	ldr	r4, [r4, #0]
 800f450:	b2a3      	uxth	r3, r4
 800f452:	0c21      	lsrs	r1, r4, #16
 800f454:	fb02 5503 	mla	r5, r2, r3, r5
 800f458:	fb02 f101 	mul.w	r1, r2, r1
 800f45c:	b2ab      	uxth	r3, r5
 800f45e:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 800f462:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 800f466:	f106 041c 	add.w	r4, r6, #28
 800f46a:	2302      	movs	r3, #2
 800f46c:	0c05      	lsrs	r5, r0, #16
 800f46e:	429f      	cmp	r7, r3
 800f470:	f844 1c04 	str.w	r1, [r4, #-4]
 800f474:	dd24      	ble.n	800f4c0 <__multadd+0xac>
 800f476:	6820      	ldr	r0, [r4, #0]
 800f478:	b281      	uxth	r1, r0
 800f47a:	0c00      	lsrs	r0, r0, #16
 800f47c:	fb02 5101 	mla	r1, r2, r1, r5
 800f480:	fb02 f000 	mul.w	r0, r2, r0
 800f484:	4625      	mov	r5, r4
 800f486:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 800f48a:	b289      	uxth	r1, r1
 800f48c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f490:	f845 1b04 	str.w	r1, [r5], #4
 800f494:	6864      	ldr	r4, [r4, #4]
 800f496:	fa1f fc84 	uxth.w	ip, r4
 800f49a:	0c21      	lsrs	r1, r4, #16
 800f49c:	fb02 fc0c 	mul.w	ip, r2, ip
 800f4a0:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 800f4a4:	fb02 f101 	mul.w	r1, r2, r1
 800f4a8:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 800f4ac:	462c      	mov	r4, r5
 800f4ae:	3302      	adds	r3, #2
 800f4b0:	b285      	uxth	r5, r0
 800f4b2:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 800f4b6:	0c0d      	lsrs	r5, r1, #16
 800f4b8:	429f      	cmp	r7, r3
 800f4ba:	f844 0b04 	str.w	r0, [r4], #4
 800f4be:	dcda      	bgt.n	800f476 <__multadd+0x62>
 800f4c0:	b13d      	cbz	r5, 800f4d2 <__multadd+0xbe>
 800f4c2:	68b2      	ldr	r2, [r6, #8]
 800f4c4:	4297      	cmp	r7, r2
 800f4c6:	da07      	bge.n	800f4d8 <__multadd+0xc4>
 800f4c8:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 800f4cc:	3701      	adds	r7, #1
 800f4ce:	6155      	str	r5, [r2, #20]
 800f4d0:	6137      	str	r7, [r6, #16]
 800f4d2:	4630      	mov	r0, r6
 800f4d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d8:	6873      	ldr	r3, [r6, #4]
 800f4da:	4640      	mov	r0, r8
 800f4dc:	1c59      	adds	r1, r3, #1
 800f4de:	f7ff ff69 	bl	800f3b4 <_Balloc>
 800f4e2:	6931      	ldr	r1, [r6, #16]
 800f4e4:	1c8a      	adds	r2, r1, #2
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	f106 010c 	add.w	r1, r6, #12
 800f4ec:	f100 000c 	add.w	r0, r0, #12
 800f4f0:	0092      	lsls	r2, r2, #2
 800f4f2:	f7f9 fc47 	bl	8008d84 <memcpy>
 800f4f6:	6870      	ldr	r0, [r6, #4]
 800f4f8:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800f4fc:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 800f500:	6031      	str	r1, [r6, #0]
 800f502:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800f506:	4626      	mov	r6, r4
 800f508:	e7de      	b.n	800f4c8 <__multadd+0xb4>
 800f50a:	bf00      	nop

0800f50c <__s2b>:
 800f50c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f510:	f648 6639 	movw	r6, #36409	; 0x8e39
 800f514:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 800f518:	461f      	mov	r7, r3
 800f51a:	f103 0308 	add.w	r3, r3, #8
 800f51e:	fb86 4503 	smull	r4, r5, r6, r3
 800f522:	17dc      	asrs	r4, r3, #31
 800f524:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 800f528:	2e01      	cmp	r6, #1
 800f52a:	4605      	mov	r5, r0
 800f52c:	4689      	mov	r9, r1
 800f52e:	4690      	mov	r8, r2
 800f530:	f340 808a 	ble.w	800f648 <__s2b+0x13c>
 800f534:	2401      	movs	r4, #1
 800f536:	2100      	movs	r1, #0
 800f538:	0064      	lsls	r4, r4, #1
 800f53a:	3101      	adds	r1, #1
 800f53c:	42a6      	cmp	r6, r4
 800f53e:	dcfb      	bgt.n	800f538 <__s2b+0x2c>
 800f540:	4628      	mov	r0, r5
 800f542:	f7ff ff37 	bl	800f3b4 <_Balloc>
 800f546:	4601      	mov	r1, r0
 800f548:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f54a:	2201      	movs	r2, #1
 800f54c:	f1b8 0f09 	cmp.w	r8, #9
 800f550:	6148      	str	r0, [r1, #20]
 800f552:	610a      	str	r2, [r1, #16]
 800f554:	dd73      	ble.n	800f63e <__s2b+0x132>
 800f556:	f109 0609 	add.w	r6, r9, #9
 800f55a:	eb09 0408 	add.w	r4, r9, r8
 800f55e:	7833      	ldrb	r3, [r6, #0]
 800f560:	ea6f 0a06 	mvn.w	sl, r6
 800f564:	220a      	movs	r2, #10
 800f566:	eb04 0c0a 	add.w	ip, r4, sl
 800f56a:	3b30      	subs	r3, #48	; 0x30
 800f56c:	4628      	mov	r0, r5
 800f56e:	eb09 0b02 	add.w	fp, r9, r2
 800f572:	f00c 0a01 	and.w	sl, ip, #1
 800f576:	f7ff ff4d 	bl	800f414 <__multadd>
 800f57a:	45a3      	cmp	fp, r4
 800f57c:	4601      	mov	r1, r0
 800f57e:	d023      	beq.n	800f5c8 <__s2b+0xbc>
 800f580:	f1ba 0f00 	cmp.w	sl, #0
 800f584:	d00b      	beq.n	800f59e <__s2b+0x92>
 800f586:	f89b 3000 	ldrb.w	r3, [fp]
 800f58a:	220a      	movs	r2, #10
 800f58c:	3b30      	subs	r3, #48	; 0x30
 800f58e:	4628      	mov	r0, r5
 800f590:	f7ff ff40 	bl	800f414 <__multadd>
 800f594:	f109 0b0b 	add.w	fp, r9, #11
 800f598:	45a3      	cmp	fp, r4
 800f59a:	4601      	mov	r1, r0
 800f59c:	d014      	beq.n	800f5c8 <__s2b+0xbc>
 800f59e:	46d9      	mov	r9, fp
 800f5a0:	220a      	movs	r2, #10
 800f5a2:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f5a6:	4628      	mov	r0, r5
 800f5a8:	3b30      	subs	r3, #48	; 0x30
 800f5aa:	f7ff ff33 	bl	800f414 <__multadd>
 800f5ae:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800f5b2:	4601      	mov	r1, r0
 800f5b4:	220a      	movs	r2, #10
 800f5b6:	3b30      	subs	r3, #48	; 0x30
 800f5b8:	4628      	mov	r0, r5
 800f5ba:	f7ff ff2b 	bl	800f414 <__multadd>
 800f5be:	f109 0b01 	add.w	fp, r9, #1
 800f5c2:	45a3      	cmp	fp, r4
 800f5c4:	4601      	mov	r1, r0
 800f5c6:	d1ea      	bne.n	800f59e <__s2b+0x92>
 800f5c8:	eb06 0308 	add.w	r3, r6, r8
 800f5cc:	f1a3 0908 	sub.w	r9, r3, #8
 800f5d0:	4547      	cmp	r7, r8
 800f5d2:	dd31      	ble.n	800f638 <__s2b+0x12c>
 800f5d4:	464c      	mov	r4, r9
 800f5d6:	220a      	movs	r2, #10
 800f5d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f5dc:	4628      	mov	r0, r5
 800f5de:	3b30      	subs	r3, #48	; 0x30
 800f5e0:	f7ff ff18 	bl	800f414 <__multadd>
 800f5e4:	ebc8 0707 	rsb	r7, r8, r7
 800f5e8:	444f      	add	r7, r9
 800f5ea:	ea6f 0609 	mvn.w	r6, r9
 800f5ee:	eb07 0906 	add.w	r9, r7, r6
 800f5f2:	42bc      	cmp	r4, r7
 800f5f4:	f009 0601 	and.w	r6, r9, #1
 800f5f8:	4601      	mov	r1, r0
 800f5fa:	d01d      	beq.n	800f638 <__s2b+0x12c>
 800f5fc:	b14e      	cbz	r6, 800f612 <__s2b+0x106>
 800f5fe:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f602:	220a      	movs	r2, #10
 800f604:	3b30      	subs	r3, #48	; 0x30
 800f606:	4628      	mov	r0, r5
 800f608:	f7ff ff04 	bl	800f414 <__multadd>
 800f60c:	42bc      	cmp	r4, r7
 800f60e:	4601      	mov	r1, r0
 800f610:	d012      	beq.n	800f638 <__s2b+0x12c>
 800f612:	4626      	mov	r6, r4
 800f614:	220a      	movs	r2, #10
 800f616:	f816 3b01 	ldrb.w	r3, [r6], #1
 800f61a:	4628      	mov	r0, r5
 800f61c:	3b30      	subs	r3, #48	; 0x30
 800f61e:	f7ff fef9 	bl	800f414 <__multadd>
 800f622:	7863      	ldrb	r3, [r4, #1]
 800f624:	4601      	mov	r1, r0
 800f626:	220a      	movs	r2, #10
 800f628:	3b30      	subs	r3, #48	; 0x30
 800f62a:	4628      	mov	r0, r5
 800f62c:	f7ff fef2 	bl	800f414 <__multadd>
 800f630:	1c74      	adds	r4, r6, #1
 800f632:	42bc      	cmp	r4, r7
 800f634:	4601      	mov	r1, r0
 800f636:	d1ec      	bne.n	800f612 <__s2b+0x106>
 800f638:	4608      	mov	r0, r1
 800f63a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f63e:	f109 090a 	add.w	r9, r9, #10
 800f642:	f04f 0809 	mov.w	r8, #9
 800f646:	e7c3      	b.n	800f5d0 <__s2b+0xc4>
 800f648:	2100      	movs	r1, #0
 800f64a:	e779      	b.n	800f540 <__s2b+0x34>

0800f64c <__hi0bits>:
 800f64c:	0c02      	lsrs	r2, r0, #16
 800f64e:	4603      	mov	r3, r0
 800f650:	d116      	bne.n	800f680 <__hi0bits+0x34>
 800f652:	0403      	lsls	r3, r0, #16
 800f654:	2010      	movs	r0, #16
 800f656:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f65a:	d101      	bne.n	800f660 <__hi0bits+0x14>
 800f65c:	3008      	adds	r0, #8
 800f65e:	021b      	lsls	r3, r3, #8
 800f660:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f664:	d101      	bne.n	800f66a <__hi0bits+0x1e>
 800f666:	3004      	adds	r0, #4
 800f668:	011b      	lsls	r3, r3, #4
 800f66a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f66e:	d101      	bne.n	800f674 <__hi0bits+0x28>
 800f670:	3002      	adds	r0, #2
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	2b00      	cmp	r3, #0
 800f676:	db02      	blt.n	800f67e <__hi0bits+0x32>
 800f678:	005b      	lsls	r3, r3, #1
 800f67a:	d403      	bmi.n	800f684 <__hi0bits+0x38>
 800f67c:	2020      	movs	r0, #32
 800f67e:	4770      	bx	lr
 800f680:	2000      	movs	r0, #0
 800f682:	e7e8      	b.n	800f656 <__hi0bits+0xa>
 800f684:	3001      	adds	r0, #1
 800f686:	4770      	bx	lr

0800f688 <__lo0bits>:
 800f688:	6803      	ldr	r3, [r0, #0]
 800f68a:	4602      	mov	r2, r0
 800f68c:	f013 0007 	ands.w	r0, r3, #7
 800f690:	d007      	beq.n	800f6a2 <__lo0bits+0x1a>
 800f692:	07d9      	lsls	r1, r3, #31
 800f694:	d41f      	bmi.n	800f6d6 <__lo0bits+0x4e>
 800f696:	0798      	lsls	r0, r3, #30
 800f698:	d41f      	bmi.n	800f6da <__lo0bits+0x52>
 800f69a:	0898      	lsrs	r0, r3, #2
 800f69c:	6010      	str	r0, [r2, #0]
 800f69e:	2002      	movs	r0, #2
 800f6a0:	4770      	bx	lr
 800f6a2:	b299      	uxth	r1, r3
 800f6a4:	b909      	cbnz	r1, 800f6aa <__lo0bits+0x22>
 800f6a6:	0c1b      	lsrs	r3, r3, #16
 800f6a8:	2010      	movs	r0, #16
 800f6aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f6ae:	d101      	bne.n	800f6b4 <__lo0bits+0x2c>
 800f6b0:	3008      	adds	r0, #8
 800f6b2:	0a1b      	lsrs	r3, r3, #8
 800f6b4:	0719      	lsls	r1, r3, #28
 800f6b6:	d101      	bne.n	800f6bc <__lo0bits+0x34>
 800f6b8:	3004      	adds	r0, #4
 800f6ba:	091b      	lsrs	r3, r3, #4
 800f6bc:	0799      	lsls	r1, r3, #30
 800f6be:	d101      	bne.n	800f6c4 <__lo0bits+0x3c>
 800f6c0:	3002      	adds	r0, #2
 800f6c2:	089b      	lsrs	r3, r3, #2
 800f6c4:	07d9      	lsls	r1, r3, #31
 800f6c6:	d404      	bmi.n	800f6d2 <__lo0bits+0x4a>
 800f6c8:	085b      	lsrs	r3, r3, #1
 800f6ca:	d101      	bne.n	800f6d0 <__lo0bits+0x48>
 800f6cc:	2020      	movs	r0, #32
 800f6ce:	4770      	bx	lr
 800f6d0:	3001      	adds	r0, #1
 800f6d2:	6013      	str	r3, [r2, #0]
 800f6d4:	4770      	bx	lr
 800f6d6:	2000      	movs	r0, #0
 800f6d8:	4770      	bx	lr
 800f6da:	0859      	lsrs	r1, r3, #1
 800f6dc:	6011      	str	r1, [r2, #0]
 800f6de:	2001      	movs	r0, #1
 800f6e0:	4770      	bx	lr
 800f6e2:	bf00      	nop

0800f6e4 <__i2b>:
 800f6e4:	b510      	push	{r4, lr}
 800f6e6:	460c      	mov	r4, r1
 800f6e8:	2101      	movs	r1, #1
 800f6ea:	f7ff fe63 	bl	800f3b4 <_Balloc>
 800f6ee:	2201      	movs	r2, #1
 800f6f0:	6144      	str	r4, [r0, #20]
 800f6f2:	6102      	str	r2, [r0, #16]
 800f6f4:	bd10      	pop	{r4, pc}
 800f6f6:	bf00      	nop

0800f6f8 <__multiply>:
 800f6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6fc:	690c      	ldr	r4, [r1, #16]
 800f6fe:	6917      	ldr	r7, [r2, #16]
 800f700:	42bc      	cmp	r4, r7
 800f702:	b085      	sub	sp, #20
 800f704:	460e      	mov	r6, r1
 800f706:	4690      	mov	r8, r2
 800f708:	da04      	bge.n	800f714 <__multiply+0x1c>
 800f70a:	4622      	mov	r2, r4
 800f70c:	4646      	mov	r6, r8
 800f70e:	463c      	mov	r4, r7
 800f710:	4688      	mov	r8, r1
 800f712:	4617      	mov	r7, r2
 800f714:	68b3      	ldr	r3, [r6, #8]
 800f716:	6871      	ldr	r1, [r6, #4]
 800f718:	19e2      	adds	r2, r4, r7
 800f71a:	429a      	cmp	r2, r3
 800f71c:	bfc8      	it	gt
 800f71e:	3101      	addgt	r1, #1
 800f720:	9201      	str	r2, [sp, #4]
 800f722:	f7ff fe47 	bl	800f3b4 <_Balloc>
 800f726:	9901      	ldr	r1, [sp, #4]
 800f728:	9003      	str	r0, [sp, #12]
 800f72a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800f72e:	3314      	adds	r3, #20
 800f730:	3014      	adds	r0, #20
 800f732:	4298      	cmp	r0, r3
 800f734:	9302      	str	r3, [sp, #8]
 800f736:	d21a      	bcs.n	800f76e <__multiply+0x76>
 800f738:	9902      	ldr	r1, [sp, #8]
 800f73a:	9b03      	ldr	r3, [sp, #12]
 800f73c:	43c2      	mvns	r2, r0
 800f73e:	188a      	adds	r2, r1, r2
 800f740:	9902      	ldr	r1, [sp, #8]
 800f742:	3318      	adds	r3, #24
 800f744:	2500      	movs	r5, #0
 800f746:	4299      	cmp	r1, r3
 800f748:	6005      	str	r5, [r0, #0]
 800f74a:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800f74e:	d90e      	bls.n	800f76e <__multiply+0x76>
 800f750:	b128      	cbz	r0, 800f75e <__multiply+0x66>
 800f752:	601d      	str	r5, [r3, #0]
 800f754:	9b03      	ldr	r3, [sp, #12]
 800f756:	9a02      	ldr	r2, [sp, #8]
 800f758:	331c      	adds	r3, #28
 800f75a:	429a      	cmp	r2, r3
 800f75c:	d907      	bls.n	800f76e <__multiply+0x76>
 800f75e:	9802      	ldr	r0, [sp, #8]
 800f760:	4619      	mov	r1, r3
 800f762:	f841 5b04 	str.w	r5, [r1], #4
 800f766:	605d      	str	r5, [r3, #4]
 800f768:	1d0b      	adds	r3, r1, #4
 800f76a:	4298      	cmp	r0, r3
 800f76c:	d8f8      	bhi.n	800f760 <__multiply+0x68>
 800f76e:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 800f772:	3314      	adds	r3, #20
 800f774:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800f778:	f108 0714 	add.w	r7, r8, #20
 800f77c:	3414      	adds	r4, #20
 800f77e:	429f      	cmp	r7, r3
 800f780:	9300      	str	r3, [sp, #0]
 800f782:	f106 0c14 	add.w	ip, r6, #20
 800f786:	f080 80f8 	bcs.w	800f97a <__multiply+0x282>
 800f78a:	9803      	ldr	r0, [sp, #12]
 800f78c:	3018      	adds	r0, #24
 800f78e:	f857 3b04 	ldr.w	r3, [r7], #4
 800f792:	b29a      	uxth	r2, r3
 800f794:	2a00      	cmp	r2, #0
 800f796:	d06e      	beq.n	800f876 <__multiply+0x17e>
 800f798:	4661      	mov	r1, ip
 800f79a:	f850 5c04 	ldr.w	r5, [r0, #-4]
 800f79e:	f851 6b04 	ldr.w	r6, [r1], #4
 800f7a2:	b2ab      	uxth	r3, r5
 800f7a4:	fa1f f886 	uxth.w	r8, r6
 800f7a8:	0c2d      	lsrs	r5, r5, #16
 800f7aa:	0c36      	lsrs	r6, r6, #16
 800f7ac:	fb02 3308 	mla	r3, r2, r8, r3
 800f7b0:	fb02 5606 	mla	r6, r2, r6, r5
 800f7b4:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 800f7b8:	ea6f 050c 	mvn.w	r5, ip
 800f7bc:	b29b      	uxth	r3, r3
 800f7be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800f7c2:	1965      	adds	r5, r4, r5
 800f7c4:	0c36      	lsrs	r6, r6, #16
 800f7c6:	428c      	cmp	r4, r1
 800f7c8:	f840 3c04 	str.w	r3, [r0, #-4]
 800f7cc:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800f7d0:	4603      	mov	r3, r0
 800f7d2:	d94d      	bls.n	800f870 <__multiply+0x178>
 800f7d4:	b1cd      	cbz	r5, 800f80a <__multiply+0x112>
 800f7d6:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800f7da:	6803      	ldr	r3, [r0, #0]
 800f7dc:	fa1f f985 	uxth.w	r9, r5
 800f7e0:	fa1f f883 	uxth.w	r8, r3
 800f7e4:	0c2d      	lsrs	r5, r5, #16
 800f7e6:	0c1b      	lsrs	r3, r3, #16
 800f7e8:	fb02 8809 	mla	r8, r2, r9, r8
 800f7ec:	4446      	add	r6, r8
 800f7ee:	fb02 3505 	mla	r5, r2, r5, r3
 800f7f2:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	b2b6      	uxth	r6, r6
 800f7fa:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800f7fe:	3104      	adds	r1, #4
 800f800:	f843 6b04 	str.w	r6, [r3], #4
 800f804:	0c2e      	lsrs	r6, r5, #16
 800f806:	428c      	cmp	r4, r1
 800f808:	d932      	bls.n	800f870 <__multiply+0x178>
 800f80a:	460d      	mov	r5, r1
 800f80c:	f8d3 e000 	ldr.w	lr, [r3]
 800f810:	f855 9b04 	ldr.w	r9, [r5], #4
 800f814:	fa1f fa8e 	uxth.w	sl, lr
 800f818:	fa1f fb89 	uxth.w	fp, r9
 800f81c:	fb02 aa0b 	mla	sl, r2, fp, sl
 800f820:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800f824:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800f828:	4456      	add	r6, sl
 800f82a:	fb02 8e09 	mla	lr, r2, r9, r8
 800f82e:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 800f832:	4698      	mov	r8, r3
 800f834:	b2b6      	uxth	r6, r6
 800f836:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800f83a:	f848 6b04 	str.w	r6, [r8], #4
 800f83e:	684e      	ldr	r6, [r1, #4]
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	fa1f fa86 	uxth.w	sl, r6
 800f846:	b299      	uxth	r1, r3
 800f848:	0c36      	lsrs	r6, r6, #16
 800f84a:	0c1b      	lsrs	r3, r3, #16
 800f84c:	fb02 110a 	mla	r1, r2, sl, r1
 800f850:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 800f854:	fb02 3606 	mla	r6, r2, r6, r3
 800f858:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 800f85c:	b289      	uxth	r1, r1
 800f85e:	4643      	mov	r3, r8
 800f860:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 800f864:	1d29      	adds	r1, r5, #4
 800f866:	0c36      	lsrs	r6, r6, #16
 800f868:	428c      	cmp	r4, r1
 800f86a:	f843 8b04 	str.w	r8, [r3], #4
 800f86e:	d8cc      	bhi.n	800f80a <__multiply+0x112>
 800f870:	601e      	str	r6, [r3, #0]
 800f872:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800f876:	0c1a      	lsrs	r2, r3, #16
 800f878:	d07a      	beq.n	800f970 <__multiply+0x278>
 800f87a:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800f87e:	f8bc 5000 	ldrh.w	r5, [ip]
 800f882:	0c31      	lsrs	r1, r6, #16
 800f884:	fb02 1505 	mla	r5, r2, r5, r1
 800f888:	b2b3      	uxth	r3, r6
 800f88a:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 800f88e:	46e1      	mov	r9, ip
 800f890:	4603      	mov	r3, r0
 800f892:	f840 6c04 	str.w	r6, [r0, #-4]
 800f896:	f859 1b04 	ldr.w	r1, [r9], #4
 800f89a:	f853 6b04 	ldr.w	r6, [r3], #4
 800f89e:	0c09      	lsrs	r1, r1, #16
 800f8a0:	fa1f fa86 	uxth.w	sl, r6
 800f8a4:	fb02 a101 	mla	r1, r2, r1, sl
 800f8a8:	ea6f 0e0c 	mvn.w	lr, ip
 800f8ac:	eb04 080e 	add.w	r8, r4, lr
 800f8b0:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800f8b4:	454c      	cmp	r4, r9
 800f8b6:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 800f8ba:	4605      	mov	r5, r0
 800f8bc:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800f8c0:	d955      	bls.n	800f96e <__multiply+0x276>
 800f8c2:	f1ba 0f00 	cmp.w	sl, #0
 800f8c6:	d01b      	beq.n	800f900 <__multiply+0x208>
 800f8c8:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 800f8cc:	0c36      	lsrs	r6, r6, #16
 800f8ce:	fb02 6505 	mla	r5, r2, r5, r6
 800f8d2:	eb05 0e08 	add.w	lr, r5, r8
 800f8d6:	b289      	uxth	r1, r1
 800f8d8:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 800f8dc:	f843 6c04 	str.w	r6, [r3, #-4]
 800f8e0:	f859 1b04 	ldr.w	r1, [r9], #4
 800f8e4:	461d      	mov	r5, r3
 800f8e6:	f853 6b04 	ldr.w	r6, [r3], #4
 800f8ea:	0c09      	lsrs	r1, r1, #16
 800f8ec:	fa1f fa86 	uxth.w	sl, r6
 800f8f0:	fb02 a101 	mla	r1, r2, r1, sl
 800f8f4:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 800f8f8:	454c      	cmp	r4, r9
 800f8fa:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800f8fe:	d936      	bls.n	800f96e <__multiply+0x276>
 800f900:	f8b9 b000 	ldrh.w	fp, [r9]
 800f904:	0c35      	lsrs	r5, r6, #16
 800f906:	fb02 5a0b 	mla	sl, r2, fp, r5
 800f90a:	44c2      	add	sl, r8
 800f90c:	b289      	uxth	r1, r1
 800f90e:	461d      	mov	r5, r3
 800f910:	464e      	mov	r6, r9
 800f912:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f916:	f843 1c04 	str.w	r1, [r3, #-4]
 800f91a:	f856 eb04 	ldr.w	lr, [r6], #4
 800f91e:	f855 1b04 	ldr.w	r1, [r5], #4
 800f922:	f8d9 8004 	ldr.w	r8, [r9, #4]
 800f926:	fa1f fb81 	uxth.w	fp, r1
 800f92a:	ea4f 491e 	mov.w	r9, lr, lsr #16
 800f92e:	0c09      	lsrs	r1, r1, #16
 800f930:	fb02 be09 	mla	lr, r2, r9, fp
 800f934:	fa1f f888 	uxth.w	r8, r8
 800f938:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 800f93c:	fb02 1e08 	mla	lr, r2, r8, r1
 800f940:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 800f944:	fa1f f189 	uxth.w	r1, r9
 800f948:	46b1      	mov	r9, r6
 800f94a:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 800f94e:	f845 6c04 	str.w	r6, [r5, #-4]
 800f952:	f859 1b04 	ldr.w	r1, [r9], #4
 800f956:	685e      	ldr	r6, [r3, #4]
 800f958:	0c09      	lsrs	r1, r1, #16
 800f95a:	b2b3      	uxth	r3, r6
 800f95c:	fb02 3301 	mla	r3, r2, r1, r3
 800f960:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 800f964:	1d2b      	adds	r3, r5, #4
 800f966:	454c      	cmp	r4, r9
 800f968:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800f96c:	d8c8      	bhi.n	800f900 <__multiply+0x208>
 800f96e:	6029      	str	r1, [r5, #0]
 800f970:	9a00      	ldr	r2, [sp, #0]
 800f972:	3004      	adds	r0, #4
 800f974:	42ba      	cmp	r2, r7
 800f976:	f63f af0a 	bhi.w	800f78e <__multiply+0x96>
 800f97a:	9901      	ldr	r1, [sp, #4]
 800f97c:	2900      	cmp	r1, #0
 800f97e:	dd1a      	ble.n	800f9b6 <__multiply+0x2be>
 800f980:	9b02      	ldr	r3, [sp, #8]
 800f982:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f986:	3b04      	subs	r3, #4
 800f988:	b9a8      	cbnz	r0, 800f9b6 <__multiply+0x2be>
 800f98a:	9901      	ldr	r1, [sp, #4]
 800f98c:	1e4a      	subs	r2, r1, #1
 800f98e:	07d0      	lsls	r0, r2, #31
 800f990:	d517      	bpl.n	800f9c2 <__multiply+0x2ca>
 800f992:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800f996:	9201      	str	r2, [sp, #4]
 800f998:	b968      	cbnz	r0, 800f9b6 <__multiply+0x2be>
 800f99a:	9a01      	ldr	r2, [sp, #4]
 800f99c:	e008      	b.n	800f9b0 <__multiply+0x2b8>
 800f99e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800f9a2:	3b04      	subs	r3, #4
 800f9a4:	b931      	cbnz	r1, 800f9b4 <__multiply+0x2bc>
 800f9a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f9aa:	3a01      	subs	r2, #1
 800f9ac:	3b04      	subs	r3, #4
 800f9ae:	b908      	cbnz	r0, 800f9b4 <__multiply+0x2bc>
 800f9b0:	3a01      	subs	r2, #1
 800f9b2:	d1f4      	bne.n	800f99e <__multiply+0x2a6>
 800f9b4:	9201      	str	r2, [sp, #4]
 800f9b6:	9901      	ldr	r1, [sp, #4]
 800f9b8:	9803      	ldr	r0, [sp, #12]
 800f9ba:	6101      	str	r1, [r0, #16]
 800f9bc:	b005      	add	sp, #20
 800f9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9c2:	460a      	mov	r2, r1
 800f9c4:	e7f4      	b.n	800f9b0 <__multiply+0x2b8>
 800f9c6:	bf00      	nop

0800f9c8 <__pow5mult>:
 800f9c8:	f012 0303 	ands.w	r3, r2, #3
 800f9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9d0:	4614      	mov	r4, r2
 800f9d2:	4680      	mov	r8, r0
 800f9d4:	460f      	mov	r7, r1
 800f9d6:	d12b      	bne.n	800fa30 <__pow5mult+0x68>
 800f9d8:	10a4      	asrs	r4, r4, #2
 800f9da:	d01b      	beq.n	800fa14 <__pow5mult+0x4c>
 800f9dc:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 800f9e0:	b92e      	cbnz	r6, 800f9ee <__pow5mult+0x26>
 800f9e2:	e02e      	b.n	800fa42 <__pow5mult+0x7a>
 800f9e4:	1064      	asrs	r4, r4, #1
 800f9e6:	d015      	beq.n	800fa14 <__pow5mult+0x4c>
 800f9e8:	6835      	ldr	r5, [r6, #0]
 800f9ea:	b1b5      	cbz	r5, 800fa1a <__pow5mult+0x52>
 800f9ec:	462e      	mov	r6, r5
 800f9ee:	07e3      	lsls	r3, r4, #31
 800f9f0:	d5f8      	bpl.n	800f9e4 <__pow5mult+0x1c>
 800f9f2:	4639      	mov	r1, r7
 800f9f4:	4632      	mov	r2, r6
 800f9f6:	4640      	mov	r0, r8
 800f9f8:	f7ff fe7e 	bl	800f6f8 <__multiply>
 800f9fc:	b1b7      	cbz	r7, 800fa2c <__pow5mult+0x64>
 800f9fe:	687a      	ldr	r2, [r7, #4]
 800fa00:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800fa04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fa08:	1064      	asrs	r4, r4, #1
 800fa0a:	6039      	str	r1, [r7, #0]
 800fa0c:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800fa10:	4607      	mov	r7, r0
 800fa12:	d1e9      	bne.n	800f9e8 <__pow5mult+0x20>
 800fa14:	4638      	mov	r0, r7
 800fa16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa1a:	4631      	mov	r1, r6
 800fa1c:	4632      	mov	r2, r6
 800fa1e:	4640      	mov	r0, r8
 800fa20:	f7ff fe6a 	bl	800f6f8 <__multiply>
 800fa24:	6030      	str	r0, [r6, #0]
 800fa26:	6005      	str	r5, [r0, #0]
 800fa28:	4606      	mov	r6, r0
 800fa2a:	e7e0      	b.n	800f9ee <__pow5mult+0x26>
 800fa2c:	4607      	mov	r7, r0
 800fa2e:	e7d9      	b.n	800f9e4 <__pow5mult+0x1c>
 800fa30:	1e5d      	subs	r5, r3, #1
 800fa32:	4a09      	ldr	r2, [pc, #36]	; (800fa58 <__pow5mult+0x90>)
 800fa34:	2300      	movs	r3, #0
 800fa36:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800fa3a:	f7ff fceb 	bl	800f414 <__multadd>
 800fa3e:	4607      	mov	r7, r0
 800fa40:	e7ca      	b.n	800f9d8 <__pow5mult+0x10>
 800fa42:	4640      	mov	r0, r8
 800fa44:	f240 2171 	movw	r1, #625	; 0x271
 800fa48:	f7ff fe4c 	bl	800f6e4 <__i2b>
 800fa4c:	4606      	mov	r6, r0
 800fa4e:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 800fa52:	2000      	movs	r0, #0
 800fa54:	6030      	str	r0, [r6, #0]
 800fa56:	e7ca      	b.n	800f9ee <__pow5mult+0x26>
 800fa58:	08013adc 	.word	0x08013adc

0800fa5c <__lshift>:
 800fa5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa60:	4617      	mov	r7, r2
 800fa62:	690a      	ldr	r2, [r1, #16]
 800fa64:	688b      	ldr	r3, [r1, #8]
 800fa66:	117e      	asrs	r6, r7, #5
 800fa68:	b083      	sub	sp, #12
 800fa6a:	18b4      	adds	r4, r6, r2
 800fa6c:	9401      	str	r4, [sp, #4]
 800fa6e:	3401      	adds	r4, #1
 800fa70:	429c      	cmp	r4, r3
 800fa72:	460d      	mov	r5, r1
 800fa74:	4680      	mov	r8, r0
 800fa76:	6849      	ldr	r1, [r1, #4]
 800fa78:	dd03      	ble.n	800fa82 <__lshift+0x26>
 800fa7a:	005b      	lsls	r3, r3, #1
 800fa7c:	3101      	adds	r1, #1
 800fa7e:	429c      	cmp	r4, r3
 800fa80:	dcfb      	bgt.n	800fa7a <__lshift+0x1e>
 800fa82:	4640      	mov	r0, r8
 800fa84:	f7ff fc96 	bl	800f3b4 <_Balloc>
 800fa88:	2e00      	cmp	r6, #0
 800fa8a:	f100 0114 	add.w	r1, r0, #20
 800fa8e:	dd1f      	ble.n	800fad0 <__lshift+0x74>
 800fa90:	2301      	movs	r3, #1
 800fa92:	1e72      	subs	r2, r6, #1
 800fa94:	f04f 0c00 	mov.w	ip, #0
 800fa98:	42b3      	cmp	r3, r6
 800fa9a:	f8c1 c000 	str.w	ip, [r1]
 800fa9e:	ea02 0103 	and.w	r1, r2, r3
 800faa2:	f100 0218 	add.w	r2, r0, #24
 800faa6:	d010      	beq.n	800faca <__lshift+0x6e>
 800faa8:	b131      	cbz	r1, 800fab8 <__lshift+0x5c>
 800faaa:	2302      	movs	r3, #2
 800faac:	42b3      	cmp	r3, r6
 800faae:	f8c2 c000 	str.w	ip, [r2]
 800fab2:	f100 021c 	add.w	r2, r0, #28
 800fab6:	d008      	beq.n	800faca <__lshift+0x6e>
 800fab8:	4611      	mov	r1, r2
 800faba:	3302      	adds	r3, #2
 800fabc:	f841 cb04 	str.w	ip, [r1], #4
 800fac0:	f8c2 c004 	str.w	ip, [r2, #4]
 800fac4:	1d0a      	adds	r2, r1, #4
 800fac6:	42b3      	cmp	r3, r6
 800fac8:	d1f6      	bne.n	800fab8 <__lshift+0x5c>
 800faca:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800face:	3114      	adds	r1, #20
 800fad0:	692e      	ldr	r6, [r5, #16]
 800fad2:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800fad6:	3614      	adds	r6, #20
 800fad8:	f017 071f 	ands.w	r7, r7, #31
 800fadc:	f105 0e14 	add.w	lr, r5, #20
 800fae0:	9700      	str	r7, [sp, #0]
 800fae2:	d05b      	beq.n	800fb9c <__lshift+0x140>
 800fae4:	f8de 2000 	ldr.w	r2, [lr]
 800fae8:	fa02 f207 	lsl.w	r2, r2, r7
 800faec:	f105 0318 	add.w	r3, r5, #24
 800faf0:	f841 2b04 	str.w	r2, [r1], #4
 800faf4:	ea6f 090e 	mvn.w	r9, lr
 800faf8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800fafc:	eb06 0a09 	add.w	sl, r6, r9
 800fb00:	f1c7 0e20 	rsb	lr, r7, #32
 800fb04:	429e      	cmp	r6, r3
 800fb06:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 800fb0a:	fa22 f90e 	lsr.w	r9, r2, lr
 800fb0e:	d931      	bls.n	800fb74 <__lshift+0x118>
 800fb10:	f1ba 0f00 	cmp.w	sl, #0
 800fb14:	d00f      	beq.n	800fb36 <__lshift+0xda>
 800fb16:	681f      	ldr	r7, [r3, #0]
 800fb18:	9b00      	ldr	r3, [sp, #0]
 800fb1a:	fa07 f703 	lsl.w	r7, r7, r3
 800fb1e:	ea49 0207 	orr.w	r2, r9, r7
 800fb22:	f105 031c 	add.w	r3, r5, #28
 800fb26:	f841 2b04 	str.w	r2, [r1], #4
 800fb2a:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800fb2e:	429e      	cmp	r6, r3
 800fb30:	fa27 f90e 	lsr.w	r9, r7, lr
 800fb34:	d91e      	bls.n	800fb74 <__lshift+0x118>
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	f8dd b000 	ldr.w	fp, [sp]
 800fb3c:	460f      	mov	r7, r1
 800fb3e:	fa02 fc0b 	lsl.w	ip, r2, fp
 800fb42:	ea49 090c 	orr.w	r9, r9, ip
 800fb46:	f847 9b04 	str.w	r9, [r7], #4
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800fb50:	f852 3b04 	ldr.w	r3, [r2], #4
 800fb54:	fa0a fc0b 	lsl.w	ip, sl, fp
 800fb58:	fa23 fb0e 	lsr.w	fp, r3, lr
 800fb5c:	ea4b 0a0c 	orr.w	sl, fp, ip
 800fb60:	4613      	mov	r3, r2
 800fb62:	f8c1 a004 	str.w	sl, [r1, #4]
 800fb66:	f853 9b04 	ldr.w	r9, [r3], #4
 800fb6a:	1d39      	adds	r1, r7, #4
 800fb6c:	429e      	cmp	r6, r3
 800fb6e:	fa29 f90e 	lsr.w	r9, r9, lr
 800fb72:	d8e0      	bhi.n	800fb36 <__lshift+0xda>
 800fb74:	f8c1 9000 	str.w	r9, [r1]
 800fb78:	f1b9 0f00 	cmp.w	r9, #0
 800fb7c:	d001      	beq.n	800fb82 <__lshift+0x126>
 800fb7e:	9c01      	ldr	r4, [sp, #4]
 800fb80:	3402      	adds	r4, #2
 800fb82:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800fb86:	686a      	ldr	r2, [r5, #4]
 800fb88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fb8c:	3c01      	subs	r4, #1
 800fb8e:	6104      	str	r4, [r0, #16]
 800fb90:	6029      	str	r1, [r5, #0]
 800fb92:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fb96:	b003      	add	sp, #12
 800fb98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb9c:	ea6f 030e 	mvn.w	r3, lr
 800fba0:	f8de 7000 	ldr.w	r7, [lr]
 800fba4:	f105 0218 	add.w	r2, r5, #24
 800fba8:	18f3      	adds	r3, r6, r3
 800fbaa:	4296      	cmp	r6, r2
 800fbac:	f841 7b04 	str.w	r7, [r1], #4
 800fbb0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800fbb4:	d9e5      	bls.n	800fb82 <__lshift+0x126>
 800fbb6:	b133      	cbz	r3, 800fbc6 <__lshift+0x16a>
 800fbb8:	6813      	ldr	r3, [r2, #0]
 800fbba:	f105 021c 	add.w	r2, r5, #28
 800fbbe:	4296      	cmp	r6, r2
 800fbc0:	f841 3b04 	str.w	r3, [r1], #4
 800fbc4:	d9dd      	bls.n	800fb82 <__lshift+0x126>
 800fbc6:	4694      	mov	ip, r2
 800fbc8:	460f      	mov	r7, r1
 800fbca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fbce:	f847 3b04 	str.w	r3, [r7], #4
 800fbd2:	6853      	ldr	r3, [r2, #4]
 800fbd4:	f10c 0204 	add.w	r2, ip, #4
 800fbd8:	604b      	str	r3, [r1, #4]
 800fbda:	1d39      	adds	r1, r7, #4
 800fbdc:	4296      	cmp	r6, r2
 800fbde:	d8f2      	bhi.n	800fbc6 <__lshift+0x16a>
 800fbe0:	e7cf      	b.n	800fb82 <__lshift+0x126>
 800fbe2:	bf00      	nop

0800fbe4 <__mcmp>:
 800fbe4:	b4f0      	push	{r4, r5, r6, r7}
 800fbe6:	690b      	ldr	r3, [r1, #16]
 800fbe8:	4605      	mov	r5, r0
 800fbea:	6900      	ldr	r0, [r0, #16]
 800fbec:	1ac0      	subs	r0, r0, r3
 800fbee:	d124      	bne.n	800fc3a <__mcmp+0x56>
 800fbf0:	1d1a      	adds	r2, r3, #4
 800fbf2:	0094      	lsls	r4, r2, #2
 800fbf4:	192b      	adds	r3, r5, r4
 800fbf6:	1d1e      	adds	r6, r3, #4
 800fbf8:	1909      	adds	r1, r1, r4
 800fbfa:	3514      	adds	r5, #20
 800fbfc:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800fc00:	680a      	ldr	r2, [r1, #0]
 800fc02:	43ef      	mvns	r7, r5
 800fc04:	19be      	adds	r6, r7, r6
 800fc06:	4294      	cmp	r4, r2
 800fc08:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800fc0c:	d110      	bne.n	800fc30 <__mcmp+0x4c>
 800fc0e:	429d      	cmp	r5, r3
 800fc10:	d213      	bcs.n	800fc3a <__mcmp+0x56>
 800fc12:	b13e      	cbz	r6, 800fc24 <__mcmp+0x40>
 800fc14:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800fc18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc1c:	4294      	cmp	r4, r2
 800fc1e:	d107      	bne.n	800fc30 <__mcmp+0x4c>
 800fc20:	429d      	cmp	r5, r3
 800fc22:	d20a      	bcs.n	800fc3a <__mcmp+0x56>
 800fc24:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800fc28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc2c:	4294      	cmp	r4, r2
 800fc2e:	d0f1      	beq.n	800fc14 <__mcmp+0x30>
 800fc30:	42a2      	cmp	r2, r4
 800fc32:	bf94      	ite	ls
 800fc34:	2001      	movls	r0, #1
 800fc36:	f04f 30ff 	movhi.w	r0, #4294967295
 800fc3a:	bcf0      	pop	{r4, r5, r6, r7}
 800fc3c:	4770      	bx	lr
 800fc3e:	bf00      	nop

0800fc40 <__mdiff>:
 800fc40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc44:	460f      	mov	r7, r1
 800fc46:	4605      	mov	r5, r0
 800fc48:	4611      	mov	r1, r2
 800fc4a:	4638      	mov	r0, r7
 800fc4c:	4693      	mov	fp, r2
 800fc4e:	f7ff ffc9 	bl	800fbe4 <__mcmp>
 800fc52:	1e04      	subs	r4, r0, #0
 800fc54:	f000 80f1 	beq.w	800fe3a <__mdiff+0x1fa>
 800fc58:	f2c0 80ea 	blt.w	800fe30 <__mdiff+0x1f0>
 800fc5c:	2400      	movs	r4, #0
 800fc5e:	4628      	mov	r0, r5
 800fc60:	6879      	ldr	r1, [r7, #4]
 800fc62:	f7ff fba7 	bl	800f3b4 <_Balloc>
 800fc66:	f8db 6014 	ldr.w	r6, [fp, #20]
 800fc6a:	697a      	ldr	r2, [r7, #20]
 800fc6c:	f8db 5010 	ldr.w	r5, [fp, #16]
 800fc70:	60c4      	str	r4, [r0, #12]
 800fc72:	fa1f fc82 	uxth.w	ip, r2
 800fc76:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 800fc7a:	b2b4      	uxth	r4, r6
 800fc7c:	ebc4 060c 	rsb	r6, r4, ip
 800fc80:	693b      	ldr	r3, [r7, #16]
 800fc82:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800fc86:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800fc8a:	f10b 0114 	add.w	r1, fp, #20
 800fc8e:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 800fc92:	f105 0814 	add.w	r8, r5, #20
 800fc96:	43c9      	mvns	r1, r1
 800fc98:	b2b4      	uxth	r4, r6
 800fc9a:	f10b 0618 	add.w	r6, fp, #24
 800fc9e:	eb08 0201 	add.w	r2, r8, r1
 800fca2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800fca6:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 800fcaa:	f100 0518 	add.w	r5, r0, #24
 800fcae:	45b0      	cmp	r8, r6
 800fcb0:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800fcb4:	6144      	str	r4, [r0, #20]
 800fcb6:	f109 0914 	add.w	r9, r9, #20
 800fcba:	f107 0c18 	add.w	ip, r7, #24
 800fcbe:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800fcc2:	462a      	mov	r2, r5
 800fcc4:	d952      	bls.n	800fd6c <__mdiff+0x12c>
 800fcc6:	b1d9      	cbz	r1, 800fd00 <__mdiff+0xc0>
 800fcc8:	f8dc 2000 	ldr.w	r2, [ip]
 800fccc:	6836      	ldr	r6, [r6, #0]
 800fcce:	fa1a fe82 	uxtah	lr, sl, r2
 800fcd2:	0c31      	lsrs	r1, r6, #16
 800fcd4:	b2b4      	uxth	r4, r6
 800fcd6:	ebc4 060e 	rsb	r6, r4, lr
 800fcda:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 800fcde:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 800fce2:	b2b2      	uxth	r2, r6
 800fce4:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 800fce8:	f10b 061c 	add.w	r6, fp, #28
 800fcec:	602c      	str	r4, [r5, #0]
 800fcee:	45b0      	cmp	r8, r6
 800fcf0:	f100 051c 	add.w	r5, r0, #28
 800fcf4:	f107 0c1c 	add.w	ip, r7, #28
 800fcf8:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800fcfc:	462a      	mov	r2, r5
 800fcfe:	d935      	bls.n	800fd6c <__mdiff+0x12c>
 800fd00:	4662      	mov	r2, ip
 800fd02:	4637      	mov	r7, r6
 800fd04:	f852 1b04 	ldr.w	r1, [r2], #4
 800fd08:	f857 4b04 	ldr.w	r4, [r7], #4
 800fd0c:	fa1a fe81 	uxtah	lr, sl, r1
 800fd10:	fa1f fb84 	uxth.w	fp, r4
 800fd14:	0c24      	lsrs	r4, r4, #16
 800fd16:	ebcb 0a0e 	rsb	sl, fp, lr
 800fd1a:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 800fd1e:	eb01 442a 	add.w	r4, r1, sl, asr #16
 800fd22:	fa1f fe8a 	uxth.w	lr, sl
 800fd26:	4629      	mov	r1, r5
 800fd28:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 800fd2c:	f841 bb04 	str.w	fp, [r1], #4
 800fd30:	f8dc c004 	ldr.w	ip, [ip, #4]
 800fd34:	6876      	ldr	r6, [r6, #4]
 800fd36:	fa1f fa8c 	uxth.w	sl, ip
 800fd3a:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 800fd3e:	fa1f fb86 	uxth.w	fp, r6
 800fd42:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800fd46:	ebcb 0404 	rsb	r4, fp, r4
 800fd4a:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 800fd4e:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 800fd52:	b2a6      	uxth	r6, r4
 800fd54:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 800fd58:	1d3e      	adds	r6, r7, #4
 800fd5a:	606c      	str	r4, [r5, #4]
 800fd5c:	1d0d      	adds	r5, r1, #4
 800fd5e:	45b0      	cmp	r8, r6
 800fd60:	f102 0c04 	add.w	ip, r2, #4
 800fd64:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800fd68:	462a      	mov	r2, r5
 800fd6a:	d8c9      	bhi.n	800fd00 <__mdiff+0xc0>
 800fd6c:	45e1      	cmp	r9, ip
 800fd6e:	d955      	bls.n	800fe1c <__mdiff+0x1dc>
 800fd70:	4662      	mov	r2, ip
 800fd72:	ea6f 040c 	mvn.w	r4, ip
 800fd76:	f852 1b04 	ldr.w	r1, [r2], #4
 800fd7a:	fa1a fe81 	uxtah	lr, sl, r1
 800fd7e:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800fd82:	eb08 482e 	add.w	r8, r8, lr, asr #16
 800fd86:	fa1f fa8e 	uxth.w	sl, lr
 800fd8a:	4629      	mov	r1, r5
 800fd8c:	eb09 0604 	add.w	r6, r9, r4
 800fd90:	4591      	cmp	r9, r2
 800fd92:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 800fd96:	f841 4b04 	str.w	r4, [r1], #4
 800fd9a:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800fd9e:	ea4f 4828 	mov.w	r8, r8, asr #16
 800fda2:	d933      	bls.n	800fe0c <__mdiff+0x1cc>
 800fda4:	b186      	cbz	r6, 800fdc8 <__mdiff+0x188>
 800fda6:	f852 4b04 	ldr.w	r4, [r2], #4
 800fdaa:	fa18 fe84 	uxtah	lr, r8, r4
 800fdae:	0c26      	lsrs	r6, r4, #16
 800fdb0:	eb06 462e 	add.w	r6, r6, lr, asr #16
 800fdb4:	fa1f f88e 	uxth.w	r8, lr
 800fdb8:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 800fdbc:	4591      	cmp	r9, r2
 800fdbe:	f841 4b04 	str.w	r4, [r1], #4
 800fdc2:	ea4f 4826 	mov.w	r8, r6, asr #16
 800fdc6:	d921      	bls.n	800fe0c <__mdiff+0x1cc>
 800fdc8:	4617      	mov	r7, r2
 800fdca:	460e      	mov	r6, r1
 800fdcc:	f857 4b04 	ldr.w	r4, [r7], #4
 800fdd0:	fa18 fe84 	uxtah	lr, r8, r4
 800fdd4:	0c24      	lsrs	r4, r4, #16
 800fdd6:	eb04 442e 	add.w	r4, r4, lr, asr #16
 800fdda:	fa1f f88e 	uxth.w	r8, lr
 800fdde:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 800fde2:	f846 eb04 	str.w	lr, [r6], #4
 800fde6:	6852      	ldr	r2, [r2, #4]
 800fde8:	fa1f f882 	uxth.w	r8, r2
 800fdec:	eb08 4424 	add.w	r4, r8, r4, asr #16
 800fdf0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800fdf4:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 800fdf8:	b2a4      	uxth	r4, r4
 800fdfa:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800fdfe:	1d3a      	adds	r2, r7, #4
 800fe00:	604c      	str	r4, [r1, #4]
 800fe02:	1d31      	adds	r1, r6, #4
 800fe04:	4591      	cmp	r9, r2
 800fe06:	ea4f 482e 	mov.w	r8, lr, asr #16
 800fe0a:	d8dd      	bhi.n	800fdc8 <__mdiff+0x188>
 800fe0c:	ea6f 010c 	mvn.w	r1, ip
 800fe10:	eb01 0209 	add.w	r2, r1, r9
 800fe14:	f022 0103 	bic.w	r1, r2, #3
 800fe18:	1d0a      	adds	r2, r1, #4
 800fe1a:	18aa      	adds	r2, r5, r2
 800fe1c:	3a04      	subs	r2, #4
 800fe1e:	b924      	cbnz	r4, 800fe2a <__mdiff+0x1ea>
 800fe20:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800fe24:	3b01      	subs	r3, #1
 800fe26:	2900      	cmp	r1, #0
 800fe28:	d0fa      	beq.n	800fe20 <__mdiff+0x1e0>
 800fe2a:	6103      	str	r3, [r0, #16]
 800fe2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe30:	463b      	mov	r3, r7
 800fe32:	2401      	movs	r4, #1
 800fe34:	465f      	mov	r7, fp
 800fe36:	469b      	mov	fp, r3
 800fe38:	e711      	b.n	800fc5e <__mdiff+0x1e>
 800fe3a:	4628      	mov	r0, r5
 800fe3c:	4621      	mov	r1, r4
 800fe3e:	f7ff fab9 	bl	800f3b4 <_Balloc>
 800fe42:	2201      	movs	r2, #1
 800fe44:	6102      	str	r2, [r0, #16]
 800fe46:	6144      	str	r4, [r0, #20]
 800fe48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe4c <__ulp>:
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800fe52:	400b      	ands	r3, r1
 800fe54:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 800fe58:	2800      	cmp	r0, #0
 800fe5a:	dd02      	ble.n	800fe62 <__ulp+0x16>
 800fe5c:	4601      	mov	r1, r0
 800fe5e:	2000      	movs	r0, #0
 800fe60:	4770      	bx	lr
 800fe62:	4241      	negs	r1, r0
 800fe64:	150b      	asrs	r3, r1, #20
 800fe66:	2100      	movs	r1, #0
 800fe68:	2b13      	cmp	r3, #19
 800fe6a:	dd0b      	ble.n	800fe84 <__ulp+0x38>
 800fe6c:	2b32      	cmp	r3, #50	; 0x32
 800fe6e:	dd02      	ble.n	800fe76 <__ulp+0x2a>
 800fe70:	2201      	movs	r2, #1
 800fe72:	4610      	mov	r0, r2
 800fe74:	4770      	bx	lr
 800fe76:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 800fe7a:	2301      	movs	r3, #1
 800fe7c:	fa03 f200 	lsl.w	r2, r3, r0
 800fe80:	4610      	mov	r0, r2
 800fe82:	4770      	bx	lr
 800fe84:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800fe88:	fa41 f103 	asr.w	r1, r1, r3
 800fe8c:	2000      	movs	r0, #0
 800fe8e:	4770      	bx	lr

0800fe90 <__b2d>:
 800fe90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe94:	6906      	ldr	r6, [r0, #16]
 800fe96:	4688      	mov	r8, r1
 800fe98:	1d31      	adds	r1, r6, #4
 800fe9a:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 800fe9e:	4634      	mov	r4, r6
 800fea0:	f100 0714 	add.w	r7, r0, #20
 800fea4:	f854 5b04 	ldr.w	r5, [r4], #4
 800fea8:	4628      	mov	r0, r5
 800feaa:	f7ff fbcf 	bl	800f64c <__hi0bits>
 800feae:	f1c0 0320 	rsb	r3, r0, #32
 800feb2:	280a      	cmp	r0, #10
 800feb4:	f8c8 3000 	str.w	r3, [r8]
 800feb8:	4632      	mov	r2, r6
 800feba:	dc17      	bgt.n	800feec <__b2d+0x5c>
 800febc:	42b7      	cmp	r7, r6
 800febe:	f1c0 020b 	rsb	r2, r0, #11
 800fec2:	bf38      	it	cc
 800fec4:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800fec8:	fa25 f302 	lsr.w	r3, r5, r2
 800fecc:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800fed0:	bf34      	ite	cc
 800fed2:	fa24 f202 	lsrcc.w	r2, r4, r2
 800fed6:	2200      	movcs	r2, #0
 800fed8:	3015      	adds	r0, #21
 800feda:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 800fede:	fa05 f500 	lsl.w	r5, r5, r0
 800fee2:	ea42 0005 	orr.w	r0, r2, r5
 800fee6:	4619      	mov	r1, r3
 800fee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800feec:	42b7      	cmp	r7, r6
 800feee:	d31f      	bcc.n	800ff30 <__b2d+0xa0>
 800fef0:	2400      	movs	r4, #0
 800fef2:	f1b0 060b 	subs.w	r6, r0, #11
 800fef6:	d021      	beq.n	800ff3c <__b2d+0xac>
 800fef8:	42ba      	cmp	r2, r7
 800fefa:	fa05 f506 	lsl.w	r5, r5, r6
 800fefe:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 800ff02:	bf88      	it	hi
 800ff04:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 800ff08:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800ff0c:	fa24 fc01 	lsr.w	ip, r4, r1
 800ff10:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ff14:	bf88      	it	hi
 800ff16:	fa22 f101 	lsrhi.w	r1, r2, r1
 800ff1a:	ea45 030c 	orr.w	r3, r5, ip
 800ff1e:	bf98      	it	ls
 800ff20:	2100      	movls	r1, #0
 800ff22:	fa04 f406 	lsl.w	r4, r4, r6
 800ff26:	ea41 0004 	orr.w	r0, r1, r4
 800ff2a:	4619      	mov	r1, r3
 800ff2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff30:	1f32      	subs	r2, r6, #4
 800ff32:	f1b0 060b 	subs.w	r6, r0, #11
 800ff36:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800ff3a:	d1dd      	bne.n	800fef8 <__b2d+0x68>
 800ff3c:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800ff40:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800ff44:	4620      	mov	r0, r4
 800ff46:	4619      	mov	r1, r3
 800ff48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ff4c <__d2b>:
 800ff4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff50:	b083      	sub	sp, #12
 800ff52:	2101      	movs	r1, #1
 800ff54:	461d      	mov	r5, r3
 800ff56:	4614      	mov	r4, r2
 800ff58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800ff5a:	f7ff fa2b 	bl	800f3b4 <_Balloc>
 800ff5e:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800ff62:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800ff66:	4680      	mov	r8, r0
 800ff68:	46a9      	mov	r9, r5
 800ff6a:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 800ff6e:	b10e      	cbz	r6, 800ff74 <__d2b+0x28>
 800ff70:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800ff74:	9001      	str	r0, [sp, #4]
 800ff76:	2c00      	cmp	r4, #0
 800ff78:	d024      	beq.n	800ffc4 <__d2b+0x78>
 800ff7a:	aa02      	add	r2, sp, #8
 800ff7c:	4668      	mov	r0, sp
 800ff7e:	f842 4d08 	str.w	r4, [r2, #-8]!
 800ff82:	f7ff fb81 	bl	800f688 <__lo0bits>
 800ff86:	9b01      	ldr	r3, [sp, #4]
 800ff88:	2800      	cmp	r0, #0
 800ff8a:	d131      	bne.n	800fff0 <__d2b+0xa4>
 800ff8c:	9c00      	ldr	r4, [sp, #0]
 800ff8e:	f8c8 4014 	str.w	r4, [r8, #20]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	bf0c      	ite	eq
 800ff96:	2401      	moveq	r4, #1
 800ff98:	2402      	movne	r4, #2
 800ff9a:	f8c8 3018 	str.w	r3, [r8, #24]
 800ff9e:	f8c8 4010 	str.w	r4, [r8, #16]
 800ffa2:	b9de      	cbnz	r6, 800ffdc <__d2b+0x90>
 800ffa4:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800ffa8:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800ffac:	6910      	ldr	r0, [r2, #16]
 800ffae:	603b      	str	r3, [r7, #0]
 800ffb0:	f7ff fb4c 	bl	800f64c <__hi0bits>
 800ffb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ffb6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800ffba:	6008      	str	r0, [r1, #0]
 800ffbc:	4640      	mov	r0, r8
 800ffbe:	b003      	add	sp, #12
 800ffc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffc4:	a801      	add	r0, sp, #4
 800ffc6:	f7ff fb5f 	bl	800f688 <__lo0bits>
 800ffca:	9901      	ldr	r1, [sp, #4]
 800ffcc:	2401      	movs	r4, #1
 800ffce:	f8c8 1014 	str.w	r1, [r8, #20]
 800ffd2:	f8c8 4010 	str.w	r4, [r8, #16]
 800ffd6:	3020      	adds	r0, #32
 800ffd8:	2e00      	cmp	r6, #0
 800ffda:	d0e3      	beq.n	800ffa4 <__d2b+0x58>
 800ffdc:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800ffe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffe2:	eb09 0200 	add.w	r2, r9, r0
 800ffe6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ffea:	603a      	str	r2, [r7, #0]
 800ffec:	6018      	str	r0, [r3, #0]
 800ffee:	e7e5      	b.n	800ffbc <__d2b+0x70>
 800fff0:	f1c0 0120 	rsb	r1, r0, #32
 800fff4:	9a00      	ldr	r2, [sp, #0]
 800fff6:	fa03 f401 	lsl.w	r4, r3, r1
 800fffa:	ea44 0102 	orr.w	r1, r4, r2
 800fffe:	fa23 f300 	lsr.w	r3, r3, r0
 8010002:	f8c8 1014 	str.w	r1, [r8, #20]
 8010006:	9301      	str	r3, [sp, #4]
 8010008:	e7c3      	b.n	800ff92 <__d2b+0x46>
 801000a:	bf00      	nop

0801000c <__ratio>:
 801000c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801000e:	b083      	sub	sp, #12
 8010010:	460e      	mov	r6, r1
 8010012:	4669      	mov	r1, sp
 8010014:	4607      	mov	r7, r0
 8010016:	f7ff ff3b 	bl	800fe90 <__b2d>
 801001a:	4604      	mov	r4, r0
 801001c:	460d      	mov	r5, r1
 801001e:	4630      	mov	r0, r6
 8010020:	a901      	add	r1, sp, #4
 8010022:	f7ff ff35 	bl	800fe90 <__b2d>
 8010026:	4602      	mov	r2, r0
 8010028:	460b      	mov	r3, r1
 801002a:	e89d 0003 	ldmia.w	sp, {r0, r1}
 801002e:	693f      	ldr	r7, [r7, #16]
 8010030:	6936      	ldr	r6, [r6, #16]
 8010032:	1a41      	subs	r1, r0, r1
 8010034:	ebc6 0e07 	rsb	lr, r6, r7
 8010038:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 801003c:	f1bc 0f00 	cmp.w	ip, #0
 8010040:	4616      	mov	r6, r2
 8010042:	461f      	mov	r7, r3
 8010044:	dd07      	ble.n	8010056 <__ratio+0x4a>
 8010046:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 801004a:	4620      	mov	r0, r4
 801004c:	4629      	mov	r1, r5
 801004e:	f7f8 fa81 	bl	8008554 <__aeabi_ddiv>
 8010052:	b003      	add	sp, #12
 8010054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010056:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 801005a:	463b      	mov	r3, r7
 801005c:	e7f5      	b.n	801004a <__ratio+0x3e>
 801005e:	bf00      	nop

08010060 <_mprec_log10>:
 8010060:	2817      	cmp	r0, #23
 8010062:	b538      	push	{r3, r4, r5, lr}
 8010064:	dd27      	ble.n	80100b6 <_mprec_log10+0x56>
 8010066:	2100      	movs	r1, #0
 8010068:	2300      	movs	r3, #0
 801006a:	1e45      	subs	r5, r0, #1
 801006c:	2200      	movs	r2, #0
 801006e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010072:	2000      	movs	r0, #0
 8010074:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010078:	f7f8 f942 	bl	8008300 <__aeabi_dmul>
 801007c:	462c      	mov	r4, r5
 801007e:	4602      	mov	r2, r0
 8010080:	460b      	mov	r3, r1
 8010082:	f005 0501 	and.w	r5, r5, #1
 8010086:	b19c      	cbz	r4, 80100b0 <_mprec_log10+0x50>
 8010088:	b965      	cbnz	r5, 80100a4 <_mprec_log10+0x44>
 801008a:	4619      	mov	r1, r3
 801008c:	2300      	movs	r3, #0
 801008e:	4610      	mov	r0, r2
 8010090:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010094:	2200      	movs	r2, #0
 8010096:	f7f8 f933 	bl	8008300 <__aeabi_dmul>
 801009a:	2300      	movs	r3, #0
 801009c:	3c01      	subs	r4, #1
 801009e:	2200      	movs	r2, #0
 80100a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80100a4:	f7f8 f92c 	bl	8008300 <__aeabi_dmul>
 80100a8:	3c01      	subs	r4, #1
 80100aa:	4602      	mov	r2, r0
 80100ac:	460b      	mov	r3, r1
 80100ae:	d1ec      	bne.n	801008a <_mprec_log10+0x2a>
 80100b0:	4610      	mov	r0, r2
 80100b2:	4619      	mov	r1, r3
 80100b4:	bd38      	pop	{r3, r4, r5, pc}
 80100b6:	4b03      	ldr	r3, [pc, #12]	; (80100c4 <_mprec_log10+0x64>)
 80100b8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80100bc:	e9d0 2300 	ldrd	r2, r3, [r0]
 80100c0:	e7f6      	b.n	80100b0 <_mprec_log10+0x50>
 80100c2:	bf00      	nop
 80100c4:	08013ae8 	.word	0x08013ae8

080100c8 <__copybits>:
 80100c8:	b4f0      	push	{r4, r5, r6, r7}
 80100ca:	6916      	ldr	r6, [r2, #16]
 80100cc:	4694      	mov	ip, r2
 80100ce:	3901      	subs	r1, #1
 80100d0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80100d4:	114f      	asrs	r7, r1, #5
 80100d6:	f10c 0314 	add.w	r3, ip, #20
 80100da:	3614      	adds	r6, #20
 80100dc:	1c7a      	adds	r2, r7, #1
 80100de:	42b3      	cmp	r3, r6
 80100e0:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 80100e4:	d227      	bcs.n	8010136 <__copybits+0x6e>
 80100e6:	43da      	mvns	r2, r3
 80100e8:	f8dc 4014 	ldr.w	r4, [ip, #20]
 80100ec:	4601      	mov	r1, r0
 80100ee:	f10c 0318 	add.w	r3, ip, #24
 80100f2:	18b2      	adds	r2, r6, r2
 80100f4:	429e      	cmp	r6, r3
 80100f6:	f841 4b04 	str.w	r4, [r1], #4
 80100fa:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80100fe:	d913      	bls.n	8010128 <__copybits+0x60>
 8010100:	b132      	cbz	r2, 8010110 <__copybits+0x48>
 8010102:	681a      	ldr	r2, [r3, #0]
 8010104:	f10c 031c 	add.w	r3, ip, #28
 8010108:	429e      	cmp	r6, r3
 801010a:	f841 2b04 	str.w	r2, [r1], #4
 801010e:	d90b      	bls.n	8010128 <__copybits+0x60>
 8010110:	461d      	mov	r5, r3
 8010112:	460c      	mov	r4, r1
 8010114:	f855 2b04 	ldr.w	r2, [r5], #4
 8010118:	f844 2b04 	str.w	r2, [r4], #4
 801011c:	685b      	ldr	r3, [r3, #4]
 801011e:	604b      	str	r3, [r1, #4]
 8010120:	1d2b      	adds	r3, r5, #4
 8010122:	1d21      	adds	r1, r4, #4
 8010124:	429e      	cmp	r6, r3
 8010126:	d8f3      	bhi.n	8010110 <__copybits+0x48>
 8010128:	ebcc 0106 	rsb	r1, ip, r6
 801012c:	3915      	subs	r1, #21
 801012e:	f021 0203 	bic.w	r2, r1, #3
 8010132:	1d13      	adds	r3, r2, #4
 8010134:	18c0      	adds	r0, r0, r3
 8010136:	4287      	cmp	r7, r0
 8010138:	d915      	bls.n	8010166 <__copybits+0x9e>
 801013a:	4603      	mov	r3, r0
 801013c:	2100      	movs	r1, #0
 801013e:	f843 1b04 	str.w	r1, [r3], #4
 8010142:	43c0      	mvns	r0, r0
 8010144:	183a      	adds	r2, r7, r0
 8010146:	429f      	cmp	r7, r3
 8010148:	f3c2 0080 	ubfx	r0, r2, #2, #1
 801014c:	d90b      	bls.n	8010166 <__copybits+0x9e>
 801014e:	b118      	cbz	r0, 8010158 <__copybits+0x90>
 8010150:	f843 1b04 	str.w	r1, [r3], #4
 8010154:	429f      	cmp	r7, r3
 8010156:	d906      	bls.n	8010166 <__copybits+0x9e>
 8010158:	461a      	mov	r2, r3
 801015a:	f842 1b04 	str.w	r1, [r2], #4
 801015e:	6059      	str	r1, [r3, #4]
 8010160:	1d13      	adds	r3, r2, #4
 8010162:	429f      	cmp	r7, r3
 8010164:	d8f8      	bhi.n	8010158 <__copybits+0x90>
 8010166:	bcf0      	pop	{r4, r5, r6, r7}
 8010168:	4770      	bx	lr
 801016a:	bf00      	nop

0801016c <__any_on>:
 801016c:	b430      	push	{r4, r5}
 801016e:	6904      	ldr	r4, [r0, #16]
 8010170:	114a      	asrs	r2, r1, #5
 8010172:	4294      	cmp	r4, r2
 8010174:	f100 0314 	add.w	r3, r0, #20
 8010178:	da22      	bge.n	80101c0 <__any_on+0x54>
 801017a:	4622      	mov	r2, r4
 801017c:	3204      	adds	r2, #4
 801017e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8010182:	1d01      	adds	r1, r0, #4
 8010184:	428b      	cmp	r3, r1
 8010186:	d229      	bcs.n	80101dc <__any_on+0x70>
 8010188:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801018c:	b972      	cbnz	r2, 80101ac <__any_on+0x40>
 801018e:	1ac1      	subs	r1, r0, r3
 8010190:	1cca      	adds	r2, r1, #3
 8010192:	0752      	lsls	r2, r2, #29
 8010194:	d40d      	bmi.n	80101b2 <__any_on+0x46>
 8010196:	4283      	cmp	r3, r0
 8010198:	d220      	bcs.n	80101dc <__any_on+0x70>
 801019a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801019e:	3804      	subs	r0, #4
 80101a0:	b922      	cbnz	r2, 80101ac <__any_on+0x40>
 80101a2:	f850 1c04 	ldr.w	r1, [r0, #-4]
 80101a6:	3804      	subs	r0, #4
 80101a8:	2900      	cmp	r1, #0
 80101aa:	d0f4      	beq.n	8010196 <__any_on+0x2a>
 80101ac:	2001      	movs	r0, #1
 80101ae:	bc30      	pop	{r4, r5}
 80101b0:	4770      	bx	lr
 80101b2:	4283      	cmp	r3, r0
 80101b4:	d212      	bcs.n	80101dc <__any_on+0x70>
 80101b6:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 80101ba:	2900      	cmp	r1, #0
 80101bc:	d0eb      	beq.n	8010196 <__any_on+0x2a>
 80101be:	e7f5      	b.n	80101ac <__any_on+0x40>
 80101c0:	dddc      	ble.n	801017c <__any_on+0x10>
 80101c2:	f011 011f 	ands.w	r1, r1, #31
 80101c6:	d0d9      	beq.n	801017c <__any_on+0x10>
 80101c8:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 80101cc:	6964      	ldr	r4, [r4, #20]
 80101ce:	fa24 f501 	lsr.w	r5, r4, r1
 80101d2:	fa05 f101 	lsl.w	r1, r5, r1
 80101d6:	42a1      	cmp	r1, r4
 80101d8:	d1e8      	bne.n	80101ac <__any_on+0x40>
 80101da:	e7cf      	b.n	801017c <__any_on+0x10>
 80101dc:	2000      	movs	r0, #0
 80101de:	e7e6      	b.n	80101ae <__any_on+0x42>

080101e0 <cleanup_glue>:
 80101e0:	b538      	push	{r3, r4, r5, lr}
 80101e2:	460c      	mov	r4, r1
 80101e4:	6809      	ldr	r1, [r1, #0]
 80101e6:	4605      	mov	r5, r0
 80101e8:	b109      	cbz	r1, 80101ee <cleanup_glue+0xe>
 80101ea:	f7ff fff9 	bl	80101e0 <cleanup_glue>
 80101ee:	4628      	mov	r0, r5
 80101f0:	4621      	mov	r1, r4
 80101f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80101f6:	f7fe bd05 	b.w	800ec04 <_free_r>
 80101fa:	bf00      	nop

080101fc <_reclaim_reent>:
 80101fc:	4b21      	ldr	r3, [pc, #132]	; (8010284 <_reclaim_reent+0x88>)
 80101fe:	6819      	ldr	r1, [r3, #0]
 8010200:	4288      	cmp	r0, r1
 8010202:	b570      	push	{r4, r5, r6, lr}
 8010204:	4605      	mov	r5, r0
 8010206:	d030      	beq.n	801026a <_reclaim_reent+0x6e>
 8010208:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 801020a:	b1a2      	cbz	r2, 8010236 <_reclaim_reent+0x3a>
 801020c:	2000      	movs	r0, #0
 801020e:	4606      	mov	r6, r0
 8010210:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8010214:	b139      	cbz	r1, 8010226 <_reclaim_reent+0x2a>
 8010216:	680c      	ldr	r4, [r1, #0]
 8010218:	4628      	mov	r0, r5
 801021a:	f7fe fcf3 	bl	800ec04 <_free_r>
 801021e:	4621      	mov	r1, r4
 8010220:	2c00      	cmp	r4, #0
 8010222:	d1f8      	bne.n	8010216 <_reclaim_reent+0x1a>
 8010224:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8010226:	3601      	adds	r6, #1
 8010228:	2e20      	cmp	r6, #32
 801022a:	4630      	mov	r0, r6
 801022c:	d1f0      	bne.n	8010210 <_reclaim_reent+0x14>
 801022e:	4628      	mov	r0, r5
 8010230:	4611      	mov	r1, r2
 8010232:	f7fe fce7 	bl	800ec04 <_free_r>
 8010236:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8010238:	b111      	cbz	r1, 8010240 <_reclaim_reent+0x44>
 801023a:	4628      	mov	r0, r5
 801023c:	f7fe fce2 	bl	800ec04 <_free_r>
 8010240:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8010244:	b151      	cbz	r1, 801025c <_reclaim_reent+0x60>
 8010246:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 801024a:	42b1      	cmp	r1, r6
 801024c:	d006      	beq.n	801025c <_reclaim_reent+0x60>
 801024e:	680c      	ldr	r4, [r1, #0]
 8010250:	4628      	mov	r0, r5
 8010252:	f7fe fcd7 	bl	800ec04 <_free_r>
 8010256:	42a6      	cmp	r6, r4
 8010258:	4621      	mov	r1, r4
 801025a:	d1f8      	bne.n	801024e <_reclaim_reent+0x52>
 801025c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 801025e:	b111      	cbz	r1, 8010266 <_reclaim_reent+0x6a>
 8010260:	4628      	mov	r0, r5
 8010262:	f7fe fccf 	bl	800ec04 <_free_r>
 8010266:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8010268:	b903      	cbnz	r3, 801026c <_reclaim_reent+0x70>
 801026a:	bd70      	pop	{r4, r5, r6, pc}
 801026c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 801026e:	4628      	mov	r0, r5
 8010270:	4788      	blx	r1
 8010272:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8010276:	2900      	cmp	r1, #0
 8010278:	d0f7      	beq.n	801026a <_reclaim_reent+0x6e>
 801027a:	4628      	mov	r0, r5
 801027c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010280:	f7ff bfae 	b.w	80101e0 <cleanup_glue>
 8010284:	20000870 	.word	0x20000870

08010288 <_wrapup_reent>:
 8010288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801028c:	4680      	mov	r8, r0
 801028e:	2800      	cmp	r0, #0
 8010290:	d02e      	beq.n	80102f0 <_wrapup_reent+0x68>
 8010292:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 8010296:	b317      	cbz	r7, 80102de <_wrapup_reent+0x56>
 8010298:	687c      	ldr	r4, [r7, #4]
 801029a:	1e65      	subs	r5, r4, #1
 801029c:	d41c      	bmi.n	80102d8 <_wrapup_reent+0x50>
 801029e:	3402      	adds	r4, #2
 80102a0:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 80102a4:	f005 0901 	and.w	r9, r5, #1
 80102a8:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 80102ac:	4780      	blx	r0
 80102ae:	1e6e      	subs	r6, r5, #1
 80102b0:	b195      	cbz	r5, 80102d8 <_wrapup_reent+0x50>
 80102b2:	f1b9 0f00 	cmp.w	r9, #0
 80102b6:	d005      	beq.n	80102c4 <_wrapup_reent+0x3c>
 80102b8:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 80102bc:	3e01      	subs	r6, #1
 80102be:	4788      	blx	r1
 80102c0:	1c73      	adds	r3, r6, #1
 80102c2:	d009      	beq.n	80102d8 <_wrapup_reent+0x50>
 80102c4:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 80102c8:	4790      	blx	r2
 80102ca:	1e75      	subs	r5, r6, #1
 80102cc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 80102d0:	4798      	blx	r3
 80102d2:	3e02      	subs	r6, #2
 80102d4:	2d00      	cmp	r5, #0
 80102d6:	d1f5      	bne.n	80102c4 <_wrapup_reent+0x3c>
 80102d8:	683f      	ldr	r7, [r7, #0]
 80102da:	2f00      	cmp	r7, #0
 80102dc:	d1dc      	bne.n	8010298 <_wrapup_reent+0x10>
 80102de:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 80102e2:	b119      	cbz	r1, 80102ec <_wrapup_reent+0x64>
 80102e4:	4640      	mov	r0, r8
 80102e6:	4788      	blx	r1
 80102e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102f0:	4b01      	ldr	r3, [pc, #4]	; (80102f8 <_wrapup_reent+0x70>)
 80102f2:	f8d3 8000 	ldr.w	r8, [r3]
 80102f6:	e7cc      	b.n	8010292 <_wrapup_reent+0xa>
 80102f8:	20000870 	.word	0x20000870

080102fc <__fpclassifyd>:
 80102fc:	460b      	mov	r3, r1
 80102fe:	b161      	cbz	r1, 801031a <__fpclassifyd+0x1e>
 8010300:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8010304:	d009      	beq.n	801031a <__fpclassifyd+0x1e>
 8010306:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801030a:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 801030e:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8010312:	4291      	cmp	r1, r2
 8010314:	d805      	bhi.n	8010322 <__fpclassifyd+0x26>
 8010316:	2004      	movs	r0, #4
 8010318:	4770      	bx	lr
 801031a:	2800      	cmp	r0, #0
 801031c:	d1f3      	bne.n	8010306 <__fpclassifyd+0xa>
 801031e:	2002      	movs	r0, #2
 8010320:	4770      	bx	lr
 8010322:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 8010326:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 801032a:	4291      	cmp	r1, r2
 801032c:	d9f3      	bls.n	8010316 <__fpclassifyd+0x1a>
 801032e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010332:	f2c0 020f 	movt	r2, #15
 8010336:	4293      	cmp	r3, r2
 8010338:	d801      	bhi.n	801033e <__fpclassifyd+0x42>
 801033a:	2003      	movs	r0, #3
 801033c:	4770      	bx	lr
 801033e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010342:	4291      	cmp	r1, r2
 8010344:	d9f9      	bls.n	801033a <__fpclassifyd+0x3e>
 8010346:	2200      	movs	r2, #0
 8010348:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 801034c:	4293      	cmp	r3, r2
 801034e:	d004      	beq.n	801035a <__fpclassifyd+0x5e>
 8010350:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8010354:	d001      	beq.n	801035a <__fpclassifyd+0x5e>
 8010356:	2000      	movs	r0, #0
 8010358:	4770      	bx	lr
 801035a:	f1d0 0001 	rsbs	r0, r0, #1
 801035e:	bf38      	it	cc
 8010360:	2000      	movcc	r0, #0
 8010362:	4770      	bx	lr

08010364 <__sread>:
 8010364:	b510      	push	{r4, lr}
 8010366:	460c      	mov	r4, r1
 8010368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801036c:	f002 fc16 	bl	8012b9c <_read_r>
 8010370:	2800      	cmp	r0, #0
 8010372:	db03      	blt.n	801037c <__sread+0x18>
 8010374:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010376:	1813      	adds	r3, r2, r0
 8010378:	6523      	str	r3, [r4, #80]	; 0x50
 801037a:	bd10      	pop	{r4, pc}
 801037c:	89a3      	ldrh	r3, [r4, #12]
 801037e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010382:	81a1      	strh	r1, [r4, #12]
 8010384:	bd10      	pop	{r4, pc}
 8010386:	bf00      	nop

08010388 <__seofread>:
 8010388:	2000      	movs	r0, #0
 801038a:	4770      	bx	lr

0801038c <__swrite>:
 801038c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010390:	460c      	mov	r4, r1
 8010392:	8989      	ldrh	r1, [r1, #12]
 8010394:	f401 7c80 	and.w	ip, r1, #256	; 0x100
 8010398:	fa0f fc8c 	sxth.w	ip, ip
 801039c:	4607      	mov	r7, r0
 801039e:	4616      	mov	r6, r2
 80103a0:	461d      	mov	r5, r3
 80103a2:	f1bc 0f00 	cmp.w	ip, #0
 80103a6:	d006      	beq.n	80103b6 <__swrite+0x2a>
 80103a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103ac:	2200      	movs	r2, #0
 80103ae:	2302      	movs	r3, #2
 80103b0:	f002 fb14 	bl	80129dc <_lseek_r>
 80103b4:	89a1      	ldrh	r1, [r4, #12]
 80103b6:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 80103ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103be:	81a0      	strh	r0, [r4, #12]
 80103c0:	4632      	mov	r2, r6
 80103c2:	4638      	mov	r0, r7
 80103c4:	462b      	mov	r3, r5
 80103c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103ca:	f001 bfc1 	b.w	8012350 <_write_r>
 80103ce:	bf00      	nop

080103d0 <__sseek>:
 80103d0:	b510      	push	{r4, lr}
 80103d2:	460c      	mov	r4, r1
 80103d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103d8:	f002 fb00 	bl	80129dc <_lseek_r>
 80103dc:	1c42      	adds	r2, r0, #1
 80103de:	89a3      	ldrh	r3, [r4, #12]
 80103e0:	d004      	beq.n	80103ec <__sseek+0x1c>
 80103e2:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 80103e6:	6520      	str	r0, [r4, #80]	; 0x50
 80103e8:	81a1      	strh	r1, [r4, #12]
 80103ea:	bd10      	pop	{r4, pc}
 80103ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80103f0:	81a2      	strh	r2, [r4, #12]
 80103f2:	bd10      	pop	{r4, pc}

080103f4 <__sclose>:
 80103f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103f8:	f001 bfee 	b.w	80123d8 <_close_r>

080103fc <__ssprint_r>:
 80103fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010400:	6894      	ldr	r4, [r2, #8]
 8010402:	6817      	ldr	r7, [r2, #0]
 8010404:	b083      	sub	sp, #12
 8010406:	4692      	mov	sl, r2
 8010408:	4681      	mov	r9, r0
 801040a:	460d      	mov	r5, r1
 801040c:	2c00      	cmp	r4, #0
 801040e:	d06e      	beq.n	80104ee <__ssprint_r+0xf2>
 8010410:	f04f 0b00 	mov.w	fp, #0
 8010414:	6808      	ldr	r0, [r1, #0]
 8010416:	688e      	ldr	r6, [r1, #8]
 8010418:	465c      	mov	r4, fp
 801041a:	2c00      	cmp	r4, #0
 801041c:	d047      	beq.n	80104ae <__ssprint_r+0xb2>
 801041e:	42b4      	cmp	r4, r6
 8010420:	46b0      	mov	r8, r6
 8010422:	d349      	bcc.n	80104b8 <__ssprint_r+0xbc>
 8010424:	89ab      	ldrh	r3, [r5, #12]
 8010426:	f413 6f90 	tst.w	r3, #1152	; 0x480
 801042a:	d030      	beq.n	801048e <__ssprint_r+0x92>
 801042c:	696e      	ldr	r6, [r5, #20]
 801042e:	6929      	ldr	r1, [r5, #16]
 8010430:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8010434:	ebc1 0800 	rsb	r8, r1, r0
 8010438:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 801043c:	1c60      	adds	r0, r4, #1
 801043e:	1076      	asrs	r6, r6, #1
 8010440:	4440      	add	r0, r8
 8010442:	4286      	cmp	r6, r0
 8010444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010448:	4632      	mov	r2, r6
 801044a:	b21b      	sxth	r3, r3
 801044c:	bf3c      	itt	cc
 801044e:	4606      	movcc	r6, r0
 8010450:	4632      	movcc	r2, r6
 8010452:	4648      	mov	r0, r9
 8010454:	2b00      	cmp	r3, #0
 8010456:	d032      	beq.n	80104be <__ssprint_r+0xc2>
 8010458:	4611      	mov	r1, r2
 801045a:	f7f8 f9e5 	bl	8008828 <_malloc_r>
 801045e:	2800      	cmp	r0, #0
 8010460:	d036      	beq.n	80104d0 <__ssprint_r+0xd4>
 8010462:	6929      	ldr	r1, [r5, #16]
 8010464:	9001      	str	r0, [sp, #4]
 8010466:	4642      	mov	r2, r8
 8010468:	f7f8 fc8c 	bl	8008d84 <memcpy>
 801046c:	89aa      	ldrh	r2, [r5, #12]
 801046e:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 8010472:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 8010476:	81a9      	strh	r1, [r5, #12]
 8010478:	9901      	ldr	r1, [sp, #4]
 801047a:	ebc8 0306 	rsb	r3, r8, r6
 801047e:	eb01 0008 	add.w	r0, r1, r8
 8010482:	616e      	str	r6, [r5, #20]
 8010484:	6129      	str	r1, [r5, #16]
 8010486:	6028      	str	r0, [r5, #0]
 8010488:	4626      	mov	r6, r4
 801048a:	60ab      	str	r3, [r5, #8]
 801048c:	46a0      	mov	r8, r4
 801048e:	4659      	mov	r1, fp
 8010490:	4642      	mov	r2, r8
 8010492:	f002 fab7 	bl	8012a04 <memmove>
 8010496:	f8da 1008 	ldr.w	r1, [sl, #8]
 801049a:	68aa      	ldr	r2, [r5, #8]
 801049c:	6828      	ldr	r0, [r5, #0]
 801049e:	1b96      	subs	r6, r2, r6
 80104a0:	4440      	add	r0, r8
 80104a2:	1b0c      	subs	r4, r1, r4
 80104a4:	60ae      	str	r6, [r5, #8]
 80104a6:	6028      	str	r0, [r5, #0]
 80104a8:	f8ca 4008 	str.w	r4, [sl, #8]
 80104ac:	b1fc      	cbz	r4, 80104ee <__ssprint_r+0xf2>
 80104ae:	f8d7 b000 	ldr.w	fp, [r7]
 80104b2:	687c      	ldr	r4, [r7, #4]
 80104b4:	3708      	adds	r7, #8
 80104b6:	e7b0      	b.n	801041a <__ssprint_r+0x1e>
 80104b8:	4626      	mov	r6, r4
 80104ba:	46a0      	mov	r8, r4
 80104bc:	e7e7      	b.n	801048e <__ssprint_r+0x92>
 80104be:	f002 fb81 	bl	8012bc4 <_realloc_r>
 80104c2:	4601      	mov	r1, r0
 80104c4:	2800      	cmp	r0, #0
 80104c6:	d1d8      	bne.n	801047a <__ssprint_r+0x7e>
 80104c8:	4648      	mov	r0, r9
 80104ca:	6929      	ldr	r1, [r5, #16]
 80104cc:	f7fe fb9a 	bl	800ec04 <_free_r>
 80104d0:	89aa      	ldrh	r2, [r5, #12]
 80104d2:	2100      	movs	r1, #0
 80104d4:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 80104d8:	230c      	movs	r3, #12
 80104da:	f8c9 3000 	str.w	r3, [r9]
 80104de:	81a8      	strh	r0, [r5, #12]
 80104e0:	f04f 30ff 	mov.w	r0, #4294967295
 80104e4:	f8ca 1008 	str.w	r1, [sl, #8]
 80104e8:	f8ca 1004 	str.w	r1, [sl, #4]
 80104ec:	e002      	b.n	80104f4 <__ssprint_r+0xf8>
 80104ee:	f8ca 4004 	str.w	r4, [sl, #4]
 80104f2:	4620      	mov	r0, r4
 80104f4:	b003      	add	sp, #12
 80104f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104fa:	bf00      	nop

080104fc <_svfiprintf_r>:
 80104fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010500:	b0af      	sub	sp, #188	; 0xbc
 8010502:	9103      	str	r1, [sp, #12]
 8010504:	8989      	ldrh	r1, [r1, #12]
 8010506:	9005      	str	r0, [sp, #20]
 8010508:	f001 0480 	and.w	r4, r1, #128	; 0x80
 801050c:	b221      	sxth	r1, r4
 801050e:	9309      	str	r3, [sp, #36]	; 0x24
 8010510:	b121      	cbz	r1, 801051c <_svfiprintf_r+0x20>
 8010512:	9c03      	ldr	r4, [sp, #12]
 8010514:	6923      	ldr	r3, [r4, #16]
 8010516:	2b00      	cmp	r3, #0
 8010518:	f000 8690 	beq.w	801123c <_svfiprintf_r+0xd40>
 801051c:	2600      	movs	r6, #0
 801051e:	ac1e      	add	r4, sp, #120	; 0x78
 8010520:	4d9f      	ldr	r5, [pc, #636]	; (80107a0 <_svfiprintf_r+0x2a4>)
 8010522:	9401      	str	r4, [sp, #4]
 8010524:	960b      	str	r6, [sp, #44]	; 0x2c
 8010526:	9411      	str	r4, [sp, #68]	; 0x44
 8010528:	9613      	str	r6, [sp, #76]	; 0x4c
 801052a:	9612      	str	r6, [sp, #72]	; 0x48
 801052c:	4691      	mov	r9, r2
 801052e:	9607      	str	r6, [sp, #28]
 8010530:	f899 2000 	ldrb.w	r2, [r9]
 8010534:	2a00      	cmp	r2, #0
 8010536:	f000 8403 	beq.w	8010d40 <_svfiprintf_r+0x844>
 801053a:	2a25      	cmp	r2, #37	; 0x25
 801053c:	f000 8400 	beq.w	8010d40 <_svfiprintf_r+0x844>
 8010540:	f109 0701 	add.w	r7, r9, #1
 8010544:	e001      	b.n	801054a <_svfiprintf_r+0x4e>
 8010546:	2925      	cmp	r1, #37	; 0x25
 8010548:	d004      	beq.n	8010554 <_svfiprintf_r+0x58>
 801054a:	463e      	mov	r6, r7
 801054c:	3701      	adds	r7, #1
 801054e:	7831      	ldrb	r1, [r6, #0]
 8010550:	2900      	cmp	r1, #0
 8010552:	d1f8      	bne.n	8010546 <_svfiprintf_r+0x4a>
 8010554:	ebc9 0706 	rsb	r7, r9, r6
 8010558:	b17f      	cbz	r7, 801057a <_svfiprintf_r+0x7e>
 801055a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801055c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801055e:	f8c4 9000 	str.w	r9, [r4]
 8010562:	1c51      	adds	r1, r2, #1
 8010564:	19d8      	adds	r0, r3, r7
 8010566:	2907      	cmp	r1, #7
 8010568:	6067      	str	r7, [r4, #4]
 801056a:	9013      	str	r0, [sp, #76]	; 0x4c
 801056c:	9112      	str	r1, [sp, #72]	; 0x48
 801056e:	f300 84d7 	bgt.w	8010f20 <_svfiprintf_r+0xa24>
 8010572:	3408      	adds	r4, #8
 8010574:	9b07      	ldr	r3, [sp, #28]
 8010576:	19d8      	adds	r0, r3, r7
 8010578:	9007      	str	r0, [sp, #28]
 801057a:	7832      	ldrb	r2, [r6, #0]
 801057c:	2a00      	cmp	r2, #0
 801057e:	f000 8418 	beq.w	8010db2 <_svfiprintf_r+0x8b6>
 8010582:	2100      	movs	r1, #0
 8010584:	f04f 30ff 	mov.w	r0, #4294967295
 8010588:	7873      	ldrb	r3, [r6, #1]
 801058a:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 801058e:	460a      	mov	r2, r1
 8010590:	f106 0901 	add.w	r9, r6, #1
 8010594:	9002      	str	r0, [sp, #8]
 8010596:	9108      	str	r1, [sp, #32]
 8010598:	4688      	mov	r8, r1
 801059a:	f109 0901 	add.w	r9, r9, #1
 801059e:	f1a3 0120 	sub.w	r1, r3, #32
 80105a2:	2958      	cmp	r1, #88	; 0x58
 80105a4:	f200 81fb 	bhi.w	801099e <_svfiprintf_r+0x4a2>
 80105a8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80105ac:	01f901f2 	.word	0x01f901f2
 80105b0:	01ed01f9 	.word	0x01ed01f9
 80105b4:	01f901f9 	.word	0x01f901f9
 80105b8:	01f901f9 	.word	0x01f901f9
 80105bc:	01f901f9 	.word	0x01f901f9
 80105c0:	025a00a8 	.word	0x025a00a8
 80105c4:	00b501f9 	.word	0x00b501f9
 80105c8:	01f9025e 	.word	0x01f9025e
 80105cc:	02440255 	.word	0x02440255
 80105d0:	02440244 	.word	0x02440244
 80105d4:	02440244 	.word	0x02440244
 80105d8:	02440244 	.word	0x02440244
 80105dc:	02440244 	.word	0x02440244
 80105e0:	01f901f9 	.word	0x01f901f9
 80105e4:	01f901f9 	.word	0x01f901f9
 80105e8:	01f901f9 	.word	0x01f901f9
 80105ec:	01f901f9 	.word	0x01f901f9
 80105f0:	01f901f9 	.word	0x01f901f9
 80105f4:	01f90220 	.word	0x01f90220
 80105f8:	01f901f9 	.word	0x01f901f9
 80105fc:	01f901f9 	.word	0x01f901f9
 8010600:	01f901f9 	.word	0x01f901f9
 8010604:	01f901f9 	.word	0x01f901f9
 8010608:	009601f9 	.word	0x009601f9
 801060c:	01f901f9 	.word	0x01f901f9
 8010610:	01f901f9 	.word	0x01f901f9
 8010614:	005901f9 	.word	0x005901f9
 8010618:	01f901f9 	.word	0x01f901f9
 801061c:	01f901cb 	.word	0x01f901cb
 8010620:	01f901f9 	.word	0x01f901f9
 8010624:	01f901f9 	.word	0x01f901f9
 8010628:	01f901f9 	.word	0x01f901f9
 801062c:	01f901f9 	.word	0x01f901f9
 8010630:	012901f9 	.word	0x012901f9
 8010634:	01f90110 	.word	0x01f90110
 8010638:	01f901f9 	.word	0x01f901f9
 801063c:	0110010b 	.word	0x0110010b
 8010640:	01f901f9 	.word	0x01f901f9
 8010644:	01f900fe 	.word	0x01f900fe
 8010648:	009801b7 	.word	0x009801b7
 801064c:	00e200e7 	.word	0x00e200e7
 8010650:	00ba01f9 	.word	0x00ba01f9
 8010654:	005b01f9 	.word	0x005b01f9
 8010658:	01f901f9 	.word	0x01f901f9
 801065c:	0208      	.short	0x0208
 801065e:	f048 0810 	orr.w	r8, r8, #16
 8010662:	f018 0f20 	tst.w	r8, #32
 8010666:	f000 84f0 	beq.w	801104a <_svfiprintf_r+0xb4e>
 801066a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801066c:	1df2      	adds	r2, r6, #7
 801066e:	f022 0107 	bic.w	r1, r2, #7
 8010672:	e9d1 6700 	ldrd	r6, r7, [r1]
 8010676:	f101 0c08 	add.w	ip, r1, #8
 801067a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801067e:	2301      	movs	r3, #1
 8010680:	f04f 0b00 	mov.w	fp, #0
 8010684:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8010688:	9a02      	ldr	r2, [sp, #8]
 801068a:	2a00      	cmp	r2, #0
 801068c:	bfa8      	it	ge
 801068e:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 8010692:	ea56 0a07 	orrs.w	sl, r6, r7
 8010696:	f040 8360 	bne.w	8010d5a <_svfiprintf_r+0x85e>
 801069a:	9902      	ldr	r1, [sp, #8]
 801069c:	2900      	cmp	r1, #0
 801069e:	f040 835c 	bne.w	8010d5a <_svfiprintf_r+0x85e>
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	f040 84cb 	bne.w	801103e <_svfiprintf_r+0xb42>
 80106a8:	f018 0f01 	tst.w	r8, #1
 80106ac:	f000 8516 	beq.w	80110dc <_svfiprintf_r+0xbe0>
 80106b0:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 80106b4:	2730      	movs	r7, #48	; 0x30
 80106b6:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 80106ba:	9901      	ldr	r1, [sp, #4]
 80106bc:	ebca 0201 	rsb	r2, sl, r1
 80106c0:	9204      	str	r2, [sp, #16]
 80106c2:	9f04      	ldr	r7, [sp, #16]
 80106c4:	9b02      	ldr	r3, [sp, #8]
 80106c6:	429f      	cmp	r7, r3
 80106c8:	bfb8      	it	lt
 80106ca:	461f      	movlt	r7, r3
 80106cc:	f1bb 0f00 	cmp.w	fp, #0
 80106d0:	f000 80a7 	beq.w	8010822 <_svfiprintf_r+0x326>
 80106d4:	3701      	adds	r7, #1
 80106d6:	e0a4      	b.n	8010822 <_svfiprintf_r+0x326>
 80106d8:	f048 0810 	orr.w	r8, r8, #16
 80106dc:	f018 0320 	ands.w	r3, r8, #32
 80106e0:	f000 84d1 	beq.w	8011086 <_svfiprintf_r+0xb8a>
 80106e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106e6:	1ddf      	adds	r7, r3, #7
 80106e8:	f027 0207 	bic.w	r2, r7, #7
 80106ec:	f102 0c08 	add.w	ip, r2, #8
 80106f0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80106f4:	e9d2 6700 	ldrd	r6, r7, [r2]
 80106f8:	2300      	movs	r3, #0
 80106fa:	e7c1      	b.n	8010680 <_svfiprintf_r+0x184>
 80106fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010700:	6819      	ldr	r1, [r3, #0]
 8010702:	9108      	str	r1, [sp, #32]
 8010704:	9b08      	ldr	r3, [sp, #32]
 8010706:	1d01      	adds	r1, r0, #4
 8010708:	2b00      	cmp	r3, #0
 801070a:	f280 84e2 	bge.w	80110d2 <_svfiprintf_r+0xbd6>
 801070e:	9808      	ldr	r0, [sp, #32]
 8010710:	9109      	str	r1, [sp, #36]	; 0x24
 8010712:	4243      	negs	r3, r0
 8010714:	9308      	str	r3, [sp, #32]
 8010716:	f048 0804 	orr.w	r8, r8, #4
 801071a:	f899 3000 	ldrb.w	r3, [r9]
 801071e:	e73c      	b.n	801059a <_svfiprintf_r+0x9e>
 8010720:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8010724:	f8db a000 	ldr.w	sl, [fp]
 8010728:	2600      	movs	r6, #0
 801072a:	465f      	mov	r7, fp
 801072c:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 8010730:	1d3b      	adds	r3, r7, #4
 8010732:	f1ba 0f00 	cmp.w	sl, #0
 8010736:	f000 8575 	beq.w	8011224 <_svfiprintf_r+0xd28>
 801073a:	9a02      	ldr	r2, [sp, #8]
 801073c:	2a00      	cmp	r2, #0
 801073e:	4650      	mov	r0, sl
 8010740:	f2c0 853f 	blt.w	80111c2 <_svfiprintf_r+0xcc6>
 8010744:	4631      	mov	r1, r6
 8010746:	9a02      	ldr	r2, [sp, #8]
 8010748:	9300      	str	r3, [sp, #0]
 801074a:	f7fe fca1 	bl	800f090 <memchr>
 801074e:	9900      	ldr	r1, [sp, #0]
 8010750:	2800      	cmp	r0, #0
 8010752:	f000 859b 	beq.w	801128c <_svfiprintf_r+0xd90>
 8010756:	9a02      	ldr	r2, [sp, #8]
 8010758:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801075c:	9109      	str	r1, [sp, #36]	; 0x24
 801075e:	ebca 0300 	rsb	r3, sl, r0
 8010762:	4293      	cmp	r3, r2
 8010764:	9304      	str	r3, [sp, #16]
 8010766:	f340 8534 	ble.w	80111d2 <_svfiprintf_r+0xcd6>
 801076a:	9204      	str	r2, [sp, #16]
 801076c:	9602      	str	r6, [sp, #8]
 801076e:	e7a8      	b.n	80106c2 <_svfiprintf_r+0x1c6>
 8010770:	f048 0820 	orr.w	r8, r8, #32
 8010774:	f899 3000 	ldrb.w	r3, [r9]
 8010778:	e70f      	b.n	801059a <_svfiprintf_r+0x9e>
 801077a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801077c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801077e:	6831      	ldr	r1, [r6, #0]
 8010780:	460e      	mov	r6, r1
 8010782:	4908      	ldr	r1, [pc, #32]	; (80107a4 <_svfiprintf_r+0x2a8>)
 8010784:	2730      	movs	r7, #48	; 0x30
 8010786:	2378      	movs	r3, #120	; 0x78
 8010788:	1d10      	adds	r0, r2, #4
 801078a:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 801078e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8010792:	9009      	str	r0, [sp, #36]	; 0x24
 8010794:	2700      	movs	r7, #0
 8010796:	f048 0802 	orr.w	r8, r8, #2
 801079a:	910b      	str	r1, [sp, #44]	; 0x2c
 801079c:	2302      	movs	r3, #2
 801079e:	e76f      	b.n	8010680 <_svfiprintf_r+0x184>
 80107a0:	08013c00 	.word	0x08013c00
 80107a4:	08013a58 	.word	0x08013a58
 80107a8:	f899 3000 	ldrb.w	r3, [r9]
 80107ac:	4648      	mov	r0, r9
 80107ae:	2b6c      	cmp	r3, #108	; 0x6c
 80107b0:	bf03      	ittte	eq
 80107b2:	f109 0901 	addeq.w	r9, r9, #1
 80107b6:	f048 0820 	orreq.w	r8, r8, #32
 80107ba:	7843      	ldrbeq	r3, [r0, #1]
 80107bc:	f048 0810 	orrne.w	r8, r8, #16
 80107c0:	e6eb      	b.n	801059a <_svfiprintf_r+0x9e>
 80107c2:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 80107c6:	f899 3000 	ldrb.w	r3, [r9]
 80107ca:	e6e6      	b.n	801059a <_svfiprintf_r+0x9e>
 80107cc:	f018 0f20 	tst.w	r8, #32
 80107d0:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80107d4:	f000 8112 	beq.w	80109fc <_svfiprintf_r+0x500>
 80107d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107da:	1ddf      	adds	r7, r3, #7
 80107dc:	f027 0607 	bic.w	r6, r7, #7
 80107e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80107e4:	3608      	adds	r6, #8
 80107e6:	2a00      	cmp	r2, #0
 80107e8:	f173 0100 	sbcs.w	r1, r3, #0
 80107ec:	9609      	str	r6, [sp, #36]	; 0x24
 80107ee:	461f      	mov	r7, r3
 80107f0:	4616      	mov	r6, r2
 80107f2:	f2c0 8116 	blt.w	8010a22 <_svfiprintf_r+0x526>
 80107f6:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 80107fa:	2301      	movs	r3, #1
 80107fc:	e744      	b.n	8010688 <_svfiprintf_r+0x18c>
 80107fe:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010800:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	2200      	movs	r2, #0
 8010806:	2701      	movs	r7, #1
 8010808:	1d08      	adds	r0, r1, #4
 801080a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 801080e:	9009      	str	r0, [sp, #36]	; 0x24
 8010810:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8010814:	9704      	str	r7, [sp, #16]
 8010816:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 801081a:	f04f 0b00 	mov.w	fp, #0
 801081e:	f8cd b008 	str.w	fp, [sp, #8]
 8010822:	f018 0102 	ands.w	r1, r8, #2
 8010826:	bf18      	it	ne
 8010828:	3702      	addne	r7, #2
 801082a:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 801082e:	9106      	str	r1, [sp, #24]
 8010830:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8010834:	f040 815a 	bne.w	8010aec <_svfiprintf_r+0x5f0>
 8010838:	9808      	ldr	r0, [sp, #32]
 801083a:	ebc7 0b00 	rsb	fp, r7, r0
 801083e:	f1bb 0f00 	cmp.w	fp, #0
 8010842:	f340 8153 	ble.w	8010aec <_svfiprintf_r+0x5f0>
 8010846:	f1bb 0f10 	cmp.w	fp, #16
 801084a:	f340 8512 	ble.w	8011272 <_svfiprintf_r+0xd76>
 801084e:	f643 4610 	movw	r6, #15376	; 0x3c10
 8010852:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010854:	9812      	ldr	r0, [sp, #72]	; 0x48
 8010856:	4ba2      	ldr	r3, [pc, #648]	; (8010ae0 <_svfiprintf_r+0x5e4>)
 8010858:	f6c0 0601 	movt	r6, #2049	; 0x801
 801085c:	6026      	str	r6, [r4, #0]
 801085e:	2610      	movs	r6, #16
 8010860:	1991      	adds	r1, r2, r6
 8010862:	1c42      	adds	r2, r0, #1
 8010864:	f1ab 0c11 	sub.w	ip, fp, #17
 8010868:	2a07      	cmp	r2, #7
 801086a:	930c      	str	r3, [sp, #48]	; 0x30
 801086c:	6066      	str	r6, [r4, #4]
 801086e:	9113      	str	r1, [sp, #76]	; 0x4c
 8010870:	9212      	str	r2, [sp, #72]	; 0x48
 8010872:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8010876:	f300 83c8 	bgt.w	801100a <_svfiprintf_r+0xb0e>
 801087a:	3408      	adds	r4, #8
 801087c:	f1ab 0b10 	sub.w	fp, fp, #16
 8010880:	f1bb 0f10 	cmp.w	fp, #16
 8010884:	f340 8120 	ble.w	8010ac8 <_svfiprintf_r+0x5cc>
 8010888:	b19b      	cbz	r3, 80108b2 <_svfiprintf_r+0x3b6>
 801088a:	3201      	adds	r2, #1
 801088c:	f643 4310 	movw	r3, #15376	; 0x3c10
 8010890:	3110      	adds	r1, #16
 8010892:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010896:	2a07      	cmp	r2, #7
 8010898:	e884 0048 	stmia.w	r4, {r3, r6}
 801089c:	9113      	str	r1, [sp, #76]	; 0x4c
 801089e:	9212      	str	r2, [sp, #72]	; 0x48
 80108a0:	f300 83c1 	bgt.w	8011026 <_svfiprintf_r+0xb2a>
 80108a4:	3408      	adds	r4, #8
 80108a6:	f1ab 0b10 	sub.w	fp, fp, #16
 80108aa:	f1bb 0f10 	cmp.w	fp, #16
 80108ae:	f340 810b 	ble.w	8010ac8 <_svfiprintf_r+0x5cc>
 80108b2:	4623      	mov	r3, r4
 80108b4:	970d      	str	r7, [sp, #52]	; 0x34
 80108b6:	9c03      	ldr	r4, [sp, #12]
 80108b8:	9f05      	ldr	r7, [sp, #20]
 80108ba:	e016      	b.n	80108ea <_svfiprintf_r+0x3ee>
 80108bc:	3308      	adds	r3, #8
 80108be:	3201      	adds	r2, #1
 80108c0:	f643 4010 	movw	r0, #15376	; 0x3c10
 80108c4:	3110      	adds	r1, #16
 80108c6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80108ca:	2a07      	cmp	r2, #7
 80108cc:	e883 0041 	stmia.w	r3, {r0, r6}
 80108d0:	9113      	str	r1, [sp, #76]	; 0x4c
 80108d2:	9212      	str	r2, [sp, #72]	; 0x48
 80108d4:	f1ab 0b10 	sub.w	fp, fp, #16
 80108d8:	f300 80e3 	bgt.w	8010aa2 <_svfiprintf_r+0x5a6>
 80108dc:	f1ab 0b10 	sub.w	fp, fp, #16
 80108e0:	3308      	adds	r3, #8
 80108e2:	f1bb 0f10 	cmp.w	fp, #16
 80108e6:	f340 80ed 	ble.w	8010ac4 <_svfiprintf_r+0x5c8>
 80108ea:	3201      	adds	r2, #1
 80108ec:	f643 4010 	movw	r0, #15376	; 0x3c10
 80108f0:	3110      	adds	r1, #16
 80108f2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80108f6:	2a07      	cmp	r2, #7
 80108f8:	9113      	str	r1, [sp, #76]	; 0x4c
 80108fa:	9212      	str	r2, [sp, #72]	; 0x48
 80108fc:	e883 0041 	stmia.w	r3, {r0, r6}
 8010900:	dddc      	ble.n	80108bc <_svfiprintf_r+0x3c0>
 8010902:	4638      	mov	r0, r7
 8010904:	4621      	mov	r1, r4
 8010906:	aa11      	add	r2, sp, #68	; 0x44
 8010908:	f7ff fd78 	bl	80103fc <__ssprint_r>
 801090c:	2800      	cmp	r0, #0
 801090e:	f040 8257 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010912:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010914:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010916:	ab1e      	add	r3, sp, #120	; 0x78
 8010918:	e7d1      	b.n	80108be <_svfiprintf_r+0x3c2>
 801091a:	f018 0f20 	tst.w	r8, #32
 801091e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8010922:	f040 840f 	bne.w	8011144 <_svfiprintf_r+0xc48>
 8010926:	f018 0f10 	tst.w	r8, #16
 801092a:	f000 846b 	beq.w	8011204 <_svfiprintf_r+0xd08>
 801092e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8010932:	9e07      	ldr	r6, [sp, #28]
 8010934:	f8da 3000 	ldr.w	r3, [sl]
 8010938:	4650      	mov	r0, sl
 801093a:	1d01      	adds	r1, r0, #4
 801093c:	9109      	str	r1, [sp, #36]	; 0x24
 801093e:	601e      	str	r6, [r3, #0]
 8010940:	e5f6      	b.n	8010530 <_svfiprintf_r+0x34>
 8010942:	4e68      	ldr	r6, [pc, #416]	; (8010ae4 <_svfiprintf_r+0x5e8>)
 8010944:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8010948:	f018 0f20 	tst.w	r8, #32
 801094c:	960b      	str	r6, [sp, #44]	; 0x2c
 801094e:	d03c      	beq.n	80109ca <_svfiprintf_r+0x4ce>
 8010950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010952:	1dc7      	adds	r7, r0, #7
 8010954:	f027 0607 	bic.w	r6, r7, #7
 8010958:	f106 0c08 	add.w	ip, r6, #8
 801095c:	e9d6 6700 	ldrd	r6, r7, [r6]
 8010960:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8010964:	f018 0f01 	tst.w	r8, #1
 8010968:	f000 8099 	beq.w	8010a9e <_svfiprintf_r+0x5a2>
 801096c:	ea56 0107 	orrs.w	r1, r6, r7
 8010970:	f000 8095 	beq.w	8010a9e <_svfiprintf_r+0x5a2>
 8010974:	2230      	movs	r2, #48	; 0x30
 8010976:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 801097a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 801097e:	f048 0802 	orr.w	r8, r8, #2
 8010982:	2302      	movs	r3, #2
 8010984:	e67c      	b.n	8010680 <_svfiprintf_r+0x184>
 8010986:	f048 0801 	orr.w	r8, r8, #1
 801098a:	f899 3000 	ldrb.w	r3, [r9]
 801098e:	e604      	b.n	801059a <_svfiprintf_r+0x9e>
 8010990:	f899 3000 	ldrb.w	r3, [r9]
 8010994:	2a00      	cmp	r2, #0
 8010996:	f47f ae00 	bne.w	801059a <_svfiprintf_r+0x9e>
 801099a:	2220      	movs	r2, #32
 801099c:	e5fd      	b.n	801059a <_svfiprintf_r+0x9e>
 801099e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	f000 8205 	beq.w	8010db2 <_svfiprintf_r+0x8b6>
 80109a8:	2701      	movs	r7, #1
 80109aa:	2200      	movs	r2, #0
 80109ac:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 80109b0:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80109b4:	9704      	str	r7, [sp, #16]
 80109b6:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 80109ba:	e72e      	b.n	801081a <_svfiprintf_r+0x31e>
 80109bc:	4e4a      	ldr	r6, [pc, #296]	; (8010ae8 <_svfiprintf_r+0x5ec>)
 80109be:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80109c2:	f018 0f20 	tst.w	r8, #32
 80109c6:	960b      	str	r6, [sp, #44]	; 0x2c
 80109c8:	d1c2      	bne.n	8010950 <_svfiprintf_r+0x454>
 80109ca:	f018 0f10 	tst.w	r8, #16
 80109ce:	f040 83b0 	bne.w	8011132 <_svfiprintf_r+0xc36>
 80109d2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80109d6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80109da:	f000 840a 	beq.w	80111f2 <_svfiprintf_r+0xcf6>
 80109de:	4658      	mov	r0, fp
 80109e0:	1d07      	adds	r7, r0, #4
 80109e2:	9709      	str	r7, [sp, #36]	; 0x24
 80109e4:	f8bb 6000 	ldrh.w	r6, [fp]
 80109e8:	2700      	movs	r7, #0
 80109ea:	e7bb      	b.n	8010964 <_svfiprintf_r+0x468>
 80109ec:	f048 0810 	orr.w	r8, r8, #16
 80109f0:	f018 0f20 	tst.w	r8, #32
 80109f4:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80109f8:	f47f aeee 	bne.w	80107d8 <_svfiprintf_r+0x2dc>
 80109fc:	f018 0f10 	tst.w	r8, #16
 8010a00:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8010a04:	f000 8370 	beq.w	80110e8 <_svfiprintf_r+0xbec>
 8010a08:	f8db 6000 	ldr.w	r6, [fp]
 8010a0c:	17f7      	asrs	r7, r6, #31
 8010a0e:	4659      	mov	r1, fp
 8010a10:	4632      	mov	r2, r6
 8010a12:	463b      	mov	r3, r7
 8010a14:	1d08      	adds	r0, r1, #4
 8010a16:	2a00      	cmp	r2, #0
 8010a18:	f173 0100 	sbcs.w	r1, r3, #0
 8010a1c:	9009      	str	r0, [sp, #36]	; 0x24
 8010a1e:	f6bf aeea 	bge.w	80107f6 <_svfiprintf_r+0x2fa>
 8010a22:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 8010a26:	4276      	negs	r6, r6
 8010a28:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8010a2c:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8010a30:	2301      	movs	r3, #1
 8010a32:	e629      	b.n	8010688 <_svfiprintf_r+0x18c>
 8010a34:	4648      	mov	r0, r9
 8010a36:	2100      	movs	r1, #0
 8010a38:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8010a3c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010a40:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8010a44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8010a48:	2e09      	cmp	r6, #9
 8010a4a:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 8010a4e:	4681      	mov	r9, r0
 8010a50:	d9f2      	bls.n	8010a38 <_svfiprintf_r+0x53c>
 8010a52:	9108      	str	r1, [sp, #32]
 8010a54:	e5a3      	b.n	801059e <_svfiprintf_r+0xa2>
 8010a56:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8010a5a:	f899 3000 	ldrb.w	r3, [r9]
 8010a5e:	e59c      	b.n	801059a <_svfiprintf_r+0x9e>
 8010a60:	f899 3000 	ldrb.w	r3, [r9]
 8010a64:	222b      	movs	r2, #43	; 0x2b
 8010a66:	e598      	b.n	801059a <_svfiprintf_r+0x9e>
 8010a68:	464e      	mov	r6, r9
 8010a6a:	f816 3b01 	ldrb.w	r3, [r6], #1
 8010a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8010a70:	f000 8414 	beq.w	801129c <_svfiprintf_r+0xda0>
 8010a74:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010a78:	2000      	movs	r0, #0
 8010a7a:	2909      	cmp	r1, #9
 8010a7c:	f200 8401 	bhi.w	8011282 <_svfiprintf_r+0xd86>
 8010a80:	f816 3b01 	ldrb.w	r3, [r6], #1
 8010a84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8010a88:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8010a8c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010a90:	2909      	cmp	r1, #9
 8010a92:	46b1      	mov	r9, r6
 8010a94:	d9f4      	bls.n	8010a80 <_svfiprintf_r+0x584>
 8010a96:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8010a9a:	9002      	str	r0, [sp, #8]
 8010a9c:	e57f      	b.n	801059e <_svfiprintf_r+0xa2>
 8010a9e:	2302      	movs	r3, #2
 8010aa0:	e5ee      	b.n	8010680 <_svfiprintf_r+0x184>
 8010aa2:	4638      	mov	r0, r7
 8010aa4:	4621      	mov	r1, r4
 8010aa6:	aa11      	add	r2, sp, #68	; 0x44
 8010aa8:	f7ff fca8 	bl	80103fc <__ssprint_r>
 8010aac:	2800      	cmp	r0, #0
 8010aae:	f040 8187 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010ab2:	f1ab 0b10 	sub.w	fp, fp, #16
 8010ab6:	f1bb 0f10 	cmp.w	fp, #16
 8010aba:	ab1e      	add	r3, sp, #120	; 0x78
 8010abc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010abe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010ac0:	f73f af13 	bgt.w	80108ea <_svfiprintf_r+0x3ee>
 8010ac4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8010ac6:	461c      	mov	r4, r3
 8010ac8:	3201      	adds	r2, #1
 8010aca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010acc:	9212      	str	r2, [sp, #72]	; 0x48
 8010ace:	4459      	add	r1, fp
 8010ad0:	2a07      	cmp	r2, #7
 8010ad2:	e884 0808 	stmia.w	r4, {r3, fp}
 8010ad6:	9113      	str	r1, [sp, #76]	; 0x4c
 8010ad8:	f300 82c9 	bgt.w	801106e <_svfiprintf_r+0xb72>
 8010adc:	3408      	adds	r4, #8
 8010ade:	e007      	b.n	8010af0 <_svfiprintf_r+0x5f4>
 8010ae0:	08013c10 	.word	0x08013c10
 8010ae4:	08013a44 	.word	0x08013a44
 8010ae8:	08013a58 	.word	0x08013a58
 8010aec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010aee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010af0:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 8010af4:	b160      	cbz	r0, 8010b10 <_svfiprintf_r+0x614>
 8010af6:	3201      	adds	r2, #1
 8010af8:	3101      	adds	r1, #1
 8010afa:	2001      	movs	r0, #1
 8010afc:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 8010b00:	2a07      	cmp	r2, #7
 8010b02:	6023      	str	r3, [r4, #0]
 8010b04:	6060      	str	r0, [r4, #4]
 8010b06:	9113      	str	r1, [sp, #76]	; 0x4c
 8010b08:	9212      	str	r2, [sp, #72]	; 0x48
 8010b0a:	f300 8266 	bgt.w	8010fda <_svfiprintf_r+0xade>
 8010b0e:	3408      	adds	r4, #8
 8010b10:	9b06      	ldr	r3, [sp, #24]
 8010b12:	b15b      	cbz	r3, 8010b2c <_svfiprintf_r+0x630>
 8010b14:	3201      	adds	r2, #1
 8010b16:	3102      	adds	r1, #2
 8010b18:	2302      	movs	r3, #2
 8010b1a:	a810      	add	r0, sp, #64	; 0x40
 8010b1c:	2a07      	cmp	r2, #7
 8010b1e:	6020      	str	r0, [r4, #0]
 8010b20:	6063      	str	r3, [r4, #4]
 8010b22:	9113      	str	r1, [sp, #76]	; 0x4c
 8010b24:	9212      	str	r2, [sp, #72]	; 0x48
 8010b26:	f300 8264 	bgt.w	8010ff2 <_svfiprintf_r+0xaf6>
 8010b2a:	3408      	adds	r4, #8
 8010b2c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010b2e:	2e80      	cmp	r6, #128	; 0x80
 8010b30:	f000 815a 	beq.w	8010de8 <_svfiprintf_r+0x8ec>
 8010b34:	f8dd b008 	ldr.w	fp, [sp, #8]
 8010b38:	9e04      	ldr	r6, [sp, #16]
 8010b3a:	ebc6 060b 	rsb	r6, r6, fp
 8010b3e:	2e00      	cmp	r6, #0
 8010b40:	dd67      	ble.n	8010c12 <_svfiprintf_r+0x716>
 8010b42:	2e10      	cmp	r6, #16
 8010b44:	f340 8348 	ble.w	80111d8 <_svfiprintf_r+0xcdc>
 8010b48:	f04f 0b10 	mov.w	fp, #16
 8010b4c:	3201      	adds	r2, #1
 8010b4e:	4ba4      	ldr	r3, [pc, #656]	; (8010de0 <_svfiprintf_r+0x8e4>)
 8010b50:	9212      	str	r2, [sp, #72]	; 0x48
 8010b52:	f1a6 0c11 	sub.w	ip, r6, #17
 8010b56:	4459      	add	r1, fp
 8010b58:	2a07      	cmp	r2, #7
 8010b5a:	9302      	str	r3, [sp, #8]
 8010b5c:	e884 0820 	stmia.w	r4, {r5, fp}
 8010b60:	9113      	str	r1, [sp, #76]	; 0x4c
 8010b62:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8010b66:	f300 81c1 	bgt.w	8010eec <_svfiprintf_r+0x9f0>
 8010b6a:	3408      	adds	r4, #8
 8010b6c:	3e10      	subs	r6, #16
 8010b6e:	2e10      	cmp	r6, #16
 8010b70:	dd44      	ble.n	8010bfc <_svfiprintf_r+0x700>
 8010b72:	b163      	cbz	r3, 8010b8e <_svfiprintf_r+0x692>
 8010b74:	3201      	adds	r2, #1
 8010b76:	3110      	adds	r1, #16
 8010b78:	2a07      	cmp	r2, #7
 8010b7a:	e884 0820 	stmia.w	r4, {r5, fp}
 8010b7e:	9113      	str	r1, [sp, #76]	; 0x4c
 8010b80:	9212      	str	r2, [sp, #72]	; 0x48
 8010b82:	f300 81c1 	bgt.w	8010f08 <_svfiprintf_r+0xa0c>
 8010b86:	3408      	adds	r4, #8
 8010b88:	3e10      	subs	r6, #16
 8010b8a:	2e10      	cmp	r6, #16
 8010b8c:	dd36      	ble.n	8010bfc <_svfiprintf_r+0x700>
 8010b8e:	4620      	mov	r0, r4
 8010b90:	9706      	str	r7, [sp, #24]
 8010b92:	9c03      	ldr	r4, [sp, #12]
 8010b94:	9f05      	ldr	r7, [sp, #20]
 8010b96:	e00d      	b.n	8010bb4 <_svfiprintf_r+0x6b8>
 8010b98:	3008      	adds	r0, #8
 8010b9a:	3201      	adds	r2, #1
 8010b9c:	3110      	adds	r1, #16
 8010b9e:	3e10      	subs	r6, #16
 8010ba0:	2a07      	cmp	r2, #7
 8010ba2:	e880 0820 	stmia.w	r0, {r5, fp}
 8010ba6:	9113      	str	r1, [sp, #76]	; 0x4c
 8010ba8:	9212      	str	r2, [sp, #72]	; 0x48
 8010baa:	dc17      	bgt.n	8010bdc <_svfiprintf_r+0x6e0>
 8010bac:	3e10      	subs	r6, #16
 8010bae:	3008      	adds	r0, #8
 8010bb0:	2e10      	cmp	r6, #16
 8010bb2:	dd21      	ble.n	8010bf8 <_svfiprintf_r+0x6fc>
 8010bb4:	3201      	adds	r2, #1
 8010bb6:	3110      	adds	r1, #16
 8010bb8:	2a07      	cmp	r2, #7
 8010bba:	9113      	str	r1, [sp, #76]	; 0x4c
 8010bbc:	9212      	str	r2, [sp, #72]	; 0x48
 8010bbe:	e880 0820 	stmia.w	r0, {r5, fp}
 8010bc2:	dde9      	ble.n	8010b98 <_svfiprintf_r+0x69c>
 8010bc4:	4638      	mov	r0, r7
 8010bc6:	4621      	mov	r1, r4
 8010bc8:	aa11      	add	r2, sp, #68	; 0x44
 8010bca:	f7ff fc17 	bl	80103fc <__ssprint_r>
 8010bce:	2800      	cmp	r0, #0
 8010bd0:	f040 80f6 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010bd4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010bd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010bd8:	a81e      	add	r0, sp, #120	; 0x78
 8010bda:	e7de      	b.n	8010b9a <_svfiprintf_r+0x69e>
 8010bdc:	4638      	mov	r0, r7
 8010bde:	4621      	mov	r1, r4
 8010be0:	aa11      	add	r2, sp, #68	; 0x44
 8010be2:	f7ff fc0b 	bl	80103fc <__ssprint_r>
 8010be6:	2800      	cmp	r0, #0
 8010be8:	f040 80ea 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010bec:	3e10      	subs	r6, #16
 8010bee:	2e10      	cmp	r6, #16
 8010bf0:	a81e      	add	r0, sp, #120	; 0x78
 8010bf2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010bf6:	dcdd      	bgt.n	8010bb4 <_svfiprintf_r+0x6b8>
 8010bf8:	9f06      	ldr	r7, [sp, #24]
 8010bfa:	4604      	mov	r4, r0
 8010bfc:	3201      	adds	r2, #1
 8010bfe:	9b02      	ldr	r3, [sp, #8]
 8010c00:	9212      	str	r2, [sp, #72]	; 0x48
 8010c02:	1989      	adds	r1, r1, r6
 8010c04:	2a07      	cmp	r2, #7
 8010c06:	e884 0048 	stmia.w	r4, {r3, r6}
 8010c0a:	9113      	str	r1, [sp, #76]	; 0x4c
 8010c0c:	f300 8193 	bgt.w	8010f36 <_svfiprintf_r+0xa3a>
 8010c10:	3408      	adds	r4, #8
 8010c12:	9b04      	ldr	r3, [sp, #16]
 8010c14:	f8c4 a000 	str.w	sl, [r4]
 8010c18:	3201      	adds	r2, #1
 8010c1a:	18c9      	adds	r1, r1, r3
 8010c1c:	2a07      	cmp	r2, #7
 8010c1e:	6063      	str	r3, [r4, #4]
 8010c20:	9113      	str	r1, [sp, #76]	; 0x4c
 8010c22:	9212      	str	r2, [sp, #72]	; 0x48
 8010c24:	f300 814e 	bgt.w	8010ec4 <_svfiprintf_r+0x9c8>
 8010c28:	f104 0208 	add.w	r2, r4, #8
 8010c2c:	f018 0f04 	tst.w	r8, #4
 8010c30:	d074      	beq.n	8010d1c <_svfiprintf_r+0x820>
 8010c32:	9e08      	ldr	r6, [sp, #32]
 8010c34:	1bf6      	subs	r6, r6, r7
 8010c36:	2e00      	cmp	r6, #0
 8010c38:	dd70      	ble.n	8010d1c <_svfiprintf_r+0x820>
 8010c3a:	2e10      	cmp	r6, #16
 8010c3c:	dd5a      	ble.n	8010cf4 <_svfiprintf_r+0x7f8>
 8010c3e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8010c40:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8010de4 <_svfiprintf_r+0x8e8>
 8010c44:	f643 4410 	movw	r4, #15376	; 0x3c10
 8010c48:	f6c0 0401 	movt	r4, #2049	; 0x801
 8010c4c:	1c43      	adds	r3, r0, #1
 8010c4e:	6014      	str	r4, [r2, #0]
 8010c50:	2410      	movs	r4, #16
 8010c52:	f1a6 0811 	sub.w	r8, r6, #17
 8010c56:	1909      	adds	r1, r1, r4
 8010c58:	2b07      	cmp	r3, #7
 8010c5a:	6054      	str	r4, [r2, #4]
 8010c5c:	9113      	str	r1, [sp, #76]	; 0x4c
 8010c5e:	9312      	str	r3, [sp, #72]	; 0x48
 8010c60:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8010c64:	f300 821e 	bgt.w	80110a4 <_svfiprintf_r+0xba8>
 8010c68:	3208      	adds	r2, #8
 8010c6a:	3e10      	subs	r6, #16
 8010c6c:	2e10      	cmp	r6, #16
 8010c6e:	dd44      	ble.n	8010cfa <_svfiprintf_r+0x7fe>
 8010c70:	f1b8 0f00 	cmp.w	r8, #0
 8010c74:	d010      	beq.n	8010c98 <_svfiprintf_r+0x79c>
 8010c76:	3301      	adds	r3, #1
 8010c78:	f643 4010 	movw	r0, #15376	; 0x3c10
 8010c7c:	3110      	adds	r1, #16
 8010c7e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8010c82:	2b07      	cmp	r3, #7
 8010c84:	e882 0011 	stmia.w	r2, {r0, r4}
 8010c88:	9113      	str	r1, [sp, #76]	; 0x4c
 8010c8a:	9312      	str	r3, [sp, #72]	; 0x48
 8010c8c:	f300 8267 	bgt.w	801115e <_svfiprintf_r+0xc62>
 8010c90:	3208      	adds	r2, #8
 8010c92:	3e10      	subs	r6, #16
 8010c94:	2e10      	cmp	r6, #16
 8010c96:	dd30      	ble.n	8010cfa <_svfiprintf_r+0x7fe>
 8010c98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8010c9c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010ca0:	e011      	b.n	8010cc6 <_svfiprintf_r+0x7ca>
 8010ca2:	3208      	adds	r2, #8
 8010ca4:	3301      	adds	r3, #1
 8010ca6:	f643 4010 	movw	r0, #15376	; 0x3c10
 8010caa:	3110      	adds	r1, #16
 8010cac:	f6c0 0001 	movt	r0, #2049	; 0x801
 8010cb0:	3e10      	subs	r6, #16
 8010cb2:	2b07      	cmp	r3, #7
 8010cb4:	e882 0011 	stmia.w	r2, {r0, r4}
 8010cb8:	9113      	str	r1, [sp, #76]	; 0x4c
 8010cba:	9312      	str	r3, [sp, #72]	; 0x48
 8010cbc:	dc42      	bgt.n	8010d44 <_svfiprintf_r+0x848>
 8010cbe:	3208      	adds	r2, #8
 8010cc0:	3e10      	subs	r6, #16
 8010cc2:	2e10      	cmp	r6, #16
 8010cc4:	dd19      	ble.n	8010cfa <_svfiprintf_r+0x7fe>
 8010cc6:	3301      	adds	r3, #1
 8010cc8:	f643 4010 	movw	r0, #15376	; 0x3c10
 8010ccc:	3110      	adds	r1, #16
 8010cce:	f6c0 0001 	movt	r0, #2049	; 0x801
 8010cd2:	2b07      	cmp	r3, #7
 8010cd4:	e882 0011 	stmia.w	r2, {r0, r4}
 8010cd8:	9113      	str	r1, [sp, #76]	; 0x4c
 8010cda:	9312      	str	r3, [sp, #72]	; 0x48
 8010cdc:	dde1      	ble.n	8010ca2 <_svfiprintf_r+0x7a6>
 8010cde:	4640      	mov	r0, r8
 8010ce0:	4659      	mov	r1, fp
 8010ce2:	aa11      	add	r2, sp, #68	; 0x44
 8010ce4:	f7ff fb8a 	bl	80103fc <__ssprint_r>
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	d169      	bne.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010cec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010cee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010cf0:	aa1e      	add	r2, sp, #120	; 0x78
 8010cf2:	e7d7      	b.n	8010ca4 <_svfiprintf_r+0x7a8>
 8010cf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010cf6:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8010de4 <_svfiprintf_r+0x8e8>
 8010cfa:	1c5c      	adds	r4, r3, #1
 8010cfc:	1871      	adds	r1, r6, r1
 8010cfe:	2c07      	cmp	r4, #7
 8010d00:	f8c2 a000 	str.w	sl, [r2]
 8010d04:	6056      	str	r6, [r2, #4]
 8010d06:	9113      	str	r1, [sp, #76]	; 0x4c
 8010d08:	9412      	str	r4, [sp, #72]	; 0x48
 8010d0a:	dd07      	ble.n	8010d1c <_svfiprintf_r+0x820>
 8010d0c:	9805      	ldr	r0, [sp, #20]
 8010d0e:	9903      	ldr	r1, [sp, #12]
 8010d10:	aa11      	add	r2, sp, #68	; 0x44
 8010d12:	f7ff fb73 	bl	80103fc <__ssprint_r>
 8010d16:	2800      	cmp	r0, #0
 8010d18:	d152      	bne.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010d1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010d1c:	9a07      	ldr	r2, [sp, #28]
 8010d1e:	9808      	ldr	r0, [sp, #32]
 8010d20:	4287      	cmp	r7, r0
 8010d22:	bfac      	ite	ge
 8010d24:	19d2      	addge	r2, r2, r7
 8010d26:	1812      	addlt	r2, r2, r0
 8010d28:	9207      	str	r2, [sp, #28]
 8010d2a:	2900      	cmp	r1, #0
 8010d2c:	f040 80d5 	bne.w	8010eda <_svfiprintf_r+0x9de>
 8010d30:	f899 2000 	ldrb.w	r2, [r9]
 8010d34:	2600      	movs	r6, #0
 8010d36:	9612      	str	r6, [sp, #72]	; 0x48
 8010d38:	ac1e      	add	r4, sp, #120	; 0x78
 8010d3a:	2a00      	cmp	r2, #0
 8010d3c:	f47f abfd 	bne.w	801053a <_svfiprintf_r+0x3e>
 8010d40:	464e      	mov	r6, r9
 8010d42:	e41a      	b.n	801057a <_svfiprintf_r+0x7e>
 8010d44:	4640      	mov	r0, r8
 8010d46:	4659      	mov	r1, fp
 8010d48:	aa11      	add	r2, sp, #68	; 0x44
 8010d4a:	f7ff fb57 	bl	80103fc <__ssprint_r>
 8010d4e:	2800      	cmp	r0, #0
 8010d50:	d136      	bne.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010d52:	aa1e      	add	r2, sp, #120	; 0x78
 8010d54:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010d56:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010d58:	e7b2      	b.n	8010cc0 <_svfiprintf_r+0x7c4>
 8010d5a:	2b01      	cmp	r3, #1
 8010d5c:	f000 8117 	beq.w	8010f8e <_svfiprintf_r+0xa92>
 8010d60:	2b02      	cmp	r3, #2
 8010d62:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 8010d66:	f000 80f2 	beq.w	8010f4e <_svfiprintf_r+0xa52>
 8010d6a:	46dc      	mov	ip, fp
 8010d6c:	f04f 0a07 	mov.w	sl, #7
 8010d70:	08f0      	lsrs	r0, r6, #3
 8010d72:	ea06 020a 	and.w	r2, r6, sl
 8010d76:	08fb      	lsrs	r3, r7, #3
 8010d78:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 8010d7c:	3230      	adds	r2, #48	; 0x30
 8010d7e:	461f      	mov	r7, r3
 8010d80:	b2d0      	uxtb	r0, r2
 8010d82:	ea56 0b07 	orrs.w	fp, r6, r7
 8010d86:	468a      	mov	sl, r1
 8010d88:	7008      	strb	r0, [r1, #0]
 8010d8a:	f101 31ff 	add.w	r1, r1, #4294967295
 8010d8e:	d1ed      	bne.n	8010d6c <_svfiprintf_r+0x870>
 8010d90:	f018 0f01 	tst.w	r8, #1
 8010d94:	46e3      	mov	fp, ip
 8010d96:	4657      	mov	r7, sl
 8010d98:	f43f ac8f 	beq.w	80106ba <_svfiprintf_r+0x1be>
 8010d9c:	2830      	cmp	r0, #48	; 0x30
 8010d9e:	f43f ac8c 	beq.w	80106ba <_svfiprintf_r+0x1be>
 8010da2:	9801      	ldr	r0, [sp, #4]
 8010da4:	2330      	movs	r3, #48	; 0x30
 8010da6:	f807 3c01 	strb.w	r3, [r7, #-1]
 8010daa:	1a47      	subs	r7, r0, r1
 8010dac:	468a      	mov	sl, r1
 8010dae:	9704      	str	r7, [sp, #16]
 8010db0:	e487      	b.n	80106c2 <_svfiprintf_r+0x1c6>
 8010db2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010db4:	b121      	cbz	r1, 8010dc0 <_svfiprintf_r+0x8c4>
 8010db6:	9805      	ldr	r0, [sp, #20]
 8010db8:	9903      	ldr	r1, [sp, #12]
 8010dba:	aa11      	add	r2, sp, #68	; 0x44
 8010dbc:	f7ff fb1e 	bl	80103fc <__ssprint_r>
 8010dc0:	9c03      	ldr	r4, [sp, #12]
 8010dc2:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010dc6:	89a3      	ldrh	r3, [r4, #12]
 8010dc8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8010dcc:	b210      	sxth	r0, r2
 8010dce:	2800      	cmp	r0, #0
 8010dd0:	bf18      	it	ne
 8010dd2:	f04f 3aff 	movne.w	sl, #4294967295
 8010dd6:	4650      	mov	r0, sl
 8010dd8:	b02f      	add	sp, #188	; 0xbc
 8010dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dde:	bf00      	nop
 8010de0:	08013c00 	.word	0x08013c00
 8010de4:	08013c10 	.word	0x08013c10
 8010de8:	9808      	ldr	r0, [sp, #32]
 8010dea:	1bc6      	subs	r6, r0, r7
 8010dec:	2e00      	cmp	r6, #0
 8010dee:	f77f aea1 	ble.w	8010b34 <_svfiprintf_r+0x638>
 8010df2:	2e10      	cmp	r6, #16
 8010df4:	f340 8242 	ble.w	801127c <_svfiprintf_r+0xd80>
 8010df8:	f04f 0b10 	mov.w	fp, #16
 8010dfc:	3201      	adds	r2, #1
 8010dfe:	48a8      	ldr	r0, [pc, #672]	; (80110a0 <_svfiprintf_r+0xba4>)
 8010e00:	9212      	str	r2, [sp, #72]	; 0x48
 8010e02:	f1a6 0311 	sub.w	r3, r6, #17
 8010e06:	4459      	add	r1, fp
 8010e08:	2a07      	cmp	r2, #7
 8010e0a:	e884 0820 	stmia.w	r4, {r5, fp}
 8010e0e:	9113      	str	r1, [sp, #76]	; 0x4c
 8010e10:	9006      	str	r0, [sp, #24]
 8010e12:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8010e16:	f300 81ae 	bgt.w	8011176 <_svfiprintf_r+0xc7a>
 8010e1a:	3408      	adds	r4, #8
 8010e1c:	3e10      	subs	r6, #16
 8010e1e:	2e10      	cmp	r6, #16
 8010e20:	dd44      	ble.n	8010eac <_svfiprintf_r+0x9b0>
 8010e22:	b163      	cbz	r3, 8010e3e <_svfiprintf_r+0x942>
 8010e24:	3201      	adds	r2, #1
 8010e26:	3110      	adds	r1, #16
 8010e28:	2a07      	cmp	r2, #7
 8010e2a:	e884 0820 	stmia.w	r4, {r5, fp}
 8010e2e:	9113      	str	r1, [sp, #76]	; 0x4c
 8010e30:	9212      	str	r2, [sp, #72]	; 0x48
 8010e32:	f300 81ae 	bgt.w	8011192 <_svfiprintf_r+0xc96>
 8010e36:	3408      	adds	r4, #8
 8010e38:	3e10      	subs	r6, #16
 8010e3a:	2e10      	cmp	r6, #16
 8010e3c:	dd36      	ble.n	8010eac <_svfiprintf_r+0x9b0>
 8010e3e:	970a      	str	r7, [sp, #40]	; 0x28
 8010e40:	4613      	mov	r3, r2
 8010e42:	9f03      	ldr	r7, [sp, #12]
 8010e44:	4622      	mov	r2, r4
 8010e46:	9c05      	ldr	r4, [sp, #20]
 8010e48:	e00d      	b.n	8010e66 <_svfiprintf_r+0x96a>
 8010e4a:	3208      	adds	r2, #8
 8010e4c:	1c43      	adds	r3, r0, #1
 8010e4e:	3110      	adds	r1, #16
 8010e50:	3e10      	subs	r6, #16
 8010e52:	2b07      	cmp	r3, #7
 8010e54:	e882 0820 	stmia.w	r2, {r5, fp}
 8010e58:	9113      	str	r1, [sp, #76]	; 0x4c
 8010e5a:	9312      	str	r3, [sp, #72]	; 0x48
 8010e5c:	dc16      	bgt.n	8010e8c <_svfiprintf_r+0x990>
 8010e5e:	3e10      	subs	r6, #16
 8010e60:	3208      	adds	r2, #8
 8010e62:	2e10      	cmp	r6, #16
 8010e64:	dd1f      	ble.n	8010ea6 <_svfiprintf_r+0x9aa>
 8010e66:	1c58      	adds	r0, r3, #1
 8010e68:	3110      	adds	r1, #16
 8010e6a:	2807      	cmp	r0, #7
 8010e6c:	9113      	str	r1, [sp, #76]	; 0x4c
 8010e6e:	9012      	str	r0, [sp, #72]	; 0x48
 8010e70:	e882 0820 	stmia.w	r2, {r5, fp}
 8010e74:	dde9      	ble.n	8010e4a <_svfiprintf_r+0x94e>
 8010e76:	4620      	mov	r0, r4
 8010e78:	4639      	mov	r1, r7
 8010e7a:	aa11      	add	r2, sp, #68	; 0x44
 8010e7c:	f7ff fabe 	bl	80103fc <__ssprint_r>
 8010e80:	2800      	cmp	r0, #0
 8010e82:	d19d      	bne.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010e84:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010e86:	9812      	ldr	r0, [sp, #72]	; 0x48
 8010e88:	aa1e      	add	r2, sp, #120	; 0x78
 8010e8a:	e7df      	b.n	8010e4c <_svfiprintf_r+0x950>
 8010e8c:	4620      	mov	r0, r4
 8010e8e:	4639      	mov	r1, r7
 8010e90:	aa11      	add	r2, sp, #68	; 0x44
 8010e92:	f7ff fab3 	bl	80103fc <__ssprint_r>
 8010e96:	2800      	cmp	r0, #0
 8010e98:	d192      	bne.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010e9a:	3e10      	subs	r6, #16
 8010e9c:	2e10      	cmp	r6, #16
 8010e9e:	aa1e      	add	r2, sp, #120	; 0x78
 8010ea0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010ea2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010ea4:	dcdf      	bgt.n	8010e66 <_svfiprintf_r+0x96a>
 8010ea6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8010ea8:	4614      	mov	r4, r2
 8010eaa:	461a      	mov	r2, r3
 8010eac:	3201      	adds	r2, #1
 8010eae:	9b06      	ldr	r3, [sp, #24]
 8010eb0:	9212      	str	r2, [sp, #72]	; 0x48
 8010eb2:	1989      	adds	r1, r1, r6
 8010eb4:	2a07      	cmp	r2, #7
 8010eb6:	e884 0048 	stmia.w	r4, {r3, r6}
 8010eba:	9113      	str	r1, [sp, #76]	; 0x4c
 8010ebc:	f300 8175 	bgt.w	80111aa <_svfiprintf_r+0xcae>
 8010ec0:	3408      	adds	r4, #8
 8010ec2:	e637      	b.n	8010b34 <_svfiprintf_r+0x638>
 8010ec4:	9805      	ldr	r0, [sp, #20]
 8010ec6:	9903      	ldr	r1, [sp, #12]
 8010ec8:	aa11      	add	r2, sp, #68	; 0x44
 8010eca:	f7ff fa97 	bl	80103fc <__ssprint_r>
 8010ece:	2800      	cmp	r0, #0
 8010ed0:	f47f af76 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010ed4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010ed6:	aa1e      	add	r2, sp, #120	; 0x78
 8010ed8:	e6a8      	b.n	8010c2c <_svfiprintf_r+0x730>
 8010eda:	9805      	ldr	r0, [sp, #20]
 8010edc:	9903      	ldr	r1, [sp, #12]
 8010ede:	aa11      	add	r2, sp, #68	; 0x44
 8010ee0:	f7ff fa8c 	bl	80103fc <__ssprint_r>
 8010ee4:	2800      	cmp	r0, #0
 8010ee6:	f43f af23 	beq.w	8010d30 <_svfiprintf_r+0x834>
 8010eea:	e769      	b.n	8010dc0 <_svfiprintf_r+0x8c4>
 8010eec:	9805      	ldr	r0, [sp, #20]
 8010eee:	9903      	ldr	r1, [sp, #12]
 8010ef0:	9300      	str	r3, [sp, #0]
 8010ef2:	aa11      	add	r2, sp, #68	; 0x44
 8010ef4:	f7ff fa82 	bl	80103fc <__ssprint_r>
 8010ef8:	9b00      	ldr	r3, [sp, #0]
 8010efa:	2800      	cmp	r0, #0
 8010efc:	f47f af60 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010f00:	ac1e      	add	r4, sp, #120	; 0x78
 8010f02:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010f04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010f06:	e631      	b.n	8010b6c <_svfiprintf_r+0x670>
 8010f08:	9805      	ldr	r0, [sp, #20]
 8010f0a:	9903      	ldr	r1, [sp, #12]
 8010f0c:	aa11      	add	r2, sp, #68	; 0x44
 8010f0e:	f7ff fa75 	bl	80103fc <__ssprint_r>
 8010f12:	2800      	cmp	r0, #0
 8010f14:	f47f af54 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010f18:	ac1e      	add	r4, sp, #120	; 0x78
 8010f1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010f1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010f1e:	e633      	b.n	8010b88 <_svfiprintf_r+0x68c>
 8010f20:	9805      	ldr	r0, [sp, #20]
 8010f22:	9903      	ldr	r1, [sp, #12]
 8010f24:	aa11      	add	r2, sp, #68	; 0x44
 8010f26:	f7ff fa69 	bl	80103fc <__ssprint_r>
 8010f2a:	2800      	cmp	r0, #0
 8010f2c:	f47f af48 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010f30:	ac1e      	add	r4, sp, #120	; 0x78
 8010f32:	f7ff bb1f 	b.w	8010574 <_svfiprintf_r+0x78>
 8010f36:	9805      	ldr	r0, [sp, #20]
 8010f38:	9903      	ldr	r1, [sp, #12]
 8010f3a:	aa11      	add	r2, sp, #68	; 0x44
 8010f3c:	f7ff fa5e 	bl	80103fc <__ssprint_r>
 8010f40:	2800      	cmp	r0, #0
 8010f42:	f47f af3d 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010f46:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010f48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010f4a:	ac1e      	add	r4, sp, #120	; 0x78
 8010f4c:	e661      	b.n	8010c12 <_svfiprintf_r+0x716>
 8010f4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010f50:	f8cd b010 	str.w	fp, [sp, #16]
 8010f54:	f04f 0b0f 	mov.w	fp, #15
 8010f58:	ea06 020b 	and.w	r2, r6, fp
 8010f5c:	1883      	adds	r3, r0, r2
 8010f5e:	0936      	lsrs	r6, r6, #4
 8010f60:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 8010f64:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 8010f68:	468a      	mov	sl, r1
 8010f6a:	4616      	mov	r6, r2
 8010f6c:	7819      	ldrb	r1, [r3, #0]
 8010f6e:	4667      	mov	r7, ip
 8010f70:	ea56 0b07 	orrs.w	fp, r6, r7
 8010f74:	f88a 1000 	strb.w	r1, [sl]
 8010f78:	f10a 31ff 	add.w	r1, sl, #4294967295
 8010f7c:	d1ea      	bne.n	8010f54 <_svfiprintf_r+0xa58>
 8010f7e:	9f01      	ldr	r7, [sp, #4]
 8010f80:	f8dd b010 	ldr.w	fp, [sp, #16]
 8010f84:	ebca 0007 	rsb	r0, sl, r7
 8010f88:	9004      	str	r0, [sp, #16]
 8010f8a:	f7ff bb9a 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 8010f8e:	2f00      	cmp	r7, #0
 8010f90:	bf08      	it	eq
 8010f92:	2e0a      	cmpeq	r6, #10
 8010f94:	f0c0 8092 	bcc.w	80110bc <_svfiprintf_r+0xbc0>
 8010f98:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 8010f9c:	9404      	str	r4, [sp, #16]
 8010f9e:	461c      	mov	r4, r3
 8010fa0:	4630      	mov	r0, r6
 8010fa2:	4639      	mov	r1, r7
 8010fa4:	220a      	movs	r2, #10
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	f002 f96a 	bl	8013280 <__aeabi_uldivmod>
 8010fac:	3230      	adds	r2, #48	; 0x30
 8010fae:	7022      	strb	r2, [r4, #0]
 8010fb0:	4630      	mov	r0, r6
 8010fb2:	4639      	mov	r1, r7
 8010fb4:	220a      	movs	r2, #10
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	f002 f962 	bl	8013280 <__aeabi_uldivmod>
 8010fbc:	4606      	mov	r6, r0
 8010fbe:	460f      	mov	r7, r1
 8010fc0:	ea56 0007 	orrs.w	r0, r6, r7
 8010fc4:	46a2      	mov	sl, r4
 8010fc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8010fca:	d1e9      	bne.n	8010fa0 <_svfiprintf_r+0xaa4>
 8010fcc:	9a01      	ldr	r2, [sp, #4]
 8010fce:	9c04      	ldr	r4, [sp, #16]
 8010fd0:	ebca 0102 	rsb	r1, sl, r2
 8010fd4:	9104      	str	r1, [sp, #16]
 8010fd6:	f7ff bb74 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 8010fda:	9805      	ldr	r0, [sp, #20]
 8010fdc:	9903      	ldr	r1, [sp, #12]
 8010fde:	aa11      	add	r2, sp, #68	; 0x44
 8010fe0:	f7ff fa0c 	bl	80103fc <__ssprint_r>
 8010fe4:	2800      	cmp	r0, #0
 8010fe6:	f47f aeeb 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8010fea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8010fec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010fee:	ac1e      	add	r4, sp, #120	; 0x78
 8010ff0:	e58e      	b.n	8010b10 <_svfiprintf_r+0x614>
 8010ff2:	9805      	ldr	r0, [sp, #20]
 8010ff4:	9903      	ldr	r1, [sp, #12]
 8010ff6:	aa11      	add	r2, sp, #68	; 0x44
 8010ff8:	f7ff fa00 	bl	80103fc <__ssprint_r>
 8010ffc:	2800      	cmp	r0, #0
 8010ffe:	f47f aedf 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8011002:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011004:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011006:	ac1e      	add	r4, sp, #120	; 0x78
 8011008:	e590      	b.n	8010b2c <_svfiprintf_r+0x630>
 801100a:	9805      	ldr	r0, [sp, #20]
 801100c:	9903      	ldr	r1, [sp, #12]
 801100e:	9300      	str	r3, [sp, #0]
 8011010:	aa11      	add	r2, sp, #68	; 0x44
 8011012:	f7ff f9f3 	bl	80103fc <__ssprint_r>
 8011016:	9b00      	ldr	r3, [sp, #0]
 8011018:	2800      	cmp	r0, #0
 801101a:	f47f aed1 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 801101e:	ac1e      	add	r4, sp, #120	; 0x78
 8011020:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011022:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011024:	e42a      	b.n	801087c <_svfiprintf_r+0x380>
 8011026:	9805      	ldr	r0, [sp, #20]
 8011028:	9903      	ldr	r1, [sp, #12]
 801102a:	aa11      	add	r2, sp, #68	; 0x44
 801102c:	f7ff f9e6 	bl	80103fc <__ssprint_r>
 8011030:	2800      	cmp	r0, #0
 8011032:	f47f aec5 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 8011036:	ac1e      	add	r4, sp, #120	; 0x78
 8011038:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801103a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801103c:	e433      	b.n	80108a6 <_svfiprintf_r+0x3aa>
 801103e:	9802      	ldr	r0, [sp, #8]
 8011040:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 8011044:	9004      	str	r0, [sp, #16]
 8011046:	f7ff bb3c 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 801104a:	f018 0f10 	tst.w	r8, #16
 801104e:	d152      	bne.n	80110f6 <_svfiprintf_r+0xbfa>
 8011050:	f018 0f40 	tst.w	r8, #64	; 0x40
 8011054:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011058:	f000 80c1 	beq.w	80111de <_svfiprintf_r+0xce2>
 801105c:	465a      	mov	r2, fp
 801105e:	1d11      	adds	r1, r2, #4
 8011060:	f8bb 6000 	ldrh.w	r6, [fp]
 8011064:	9109      	str	r1, [sp, #36]	; 0x24
 8011066:	2301      	movs	r3, #1
 8011068:	2700      	movs	r7, #0
 801106a:	f7ff bb09 	b.w	8010680 <_svfiprintf_r+0x184>
 801106e:	9805      	ldr	r0, [sp, #20]
 8011070:	9903      	ldr	r1, [sp, #12]
 8011072:	aa11      	add	r2, sp, #68	; 0x44
 8011074:	f7ff f9c2 	bl	80103fc <__ssprint_r>
 8011078:	2800      	cmp	r0, #0
 801107a:	f47f aea1 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 801107e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011080:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011082:	ac1e      	add	r4, sp, #120	; 0x78
 8011084:	e534      	b.n	8010af0 <_svfiprintf_r+0x5f4>
 8011086:	f018 0710 	ands.w	r7, r8, #16
 801108a:	d040      	beq.n	801110e <_svfiprintf_r+0xc12>
 801108c:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011090:	4651      	mov	r1, sl
 8011092:	1d08      	adds	r0, r1, #4
 8011094:	f8da 6000 	ldr.w	r6, [sl]
 8011098:	9009      	str	r0, [sp, #36]	; 0x24
 801109a:	2700      	movs	r7, #0
 801109c:	f7ff baf0 	b.w	8010680 <_svfiprintf_r+0x184>
 80110a0:	08013c00 	.word	0x08013c00
 80110a4:	9805      	ldr	r0, [sp, #20]
 80110a6:	9903      	ldr	r1, [sp, #12]
 80110a8:	aa11      	add	r2, sp, #68	; 0x44
 80110aa:	f7ff f9a7 	bl	80103fc <__ssprint_r>
 80110ae:	2800      	cmp	r0, #0
 80110b0:	f47f ae86 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 80110b4:	aa1e      	add	r2, sp, #120	; 0x78
 80110b6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80110b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80110ba:	e5d6      	b.n	8010c6a <_svfiprintf_r+0x76e>
 80110bc:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 80110c0:	3630      	adds	r6, #48	; 0x30
 80110c2:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 80110c6:	9f01      	ldr	r7, [sp, #4]
 80110c8:	ebca 0007 	rsb	r0, sl, r7
 80110cc:	9004      	str	r0, [sp, #16]
 80110ce:	f7ff baf8 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 80110d2:	f899 3000 	ldrb.w	r3, [r9]
 80110d6:	9109      	str	r1, [sp, #36]	; 0x24
 80110d8:	f7ff ba5f 	b.w	801059a <_svfiprintf_r+0x9e>
 80110dc:	9b02      	ldr	r3, [sp, #8]
 80110de:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 80110e2:	9304      	str	r3, [sp, #16]
 80110e4:	f7ff baed 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 80110e8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80110ec:	f43f ac8c 	beq.w	8010a08 <_svfiprintf_r+0x50c>
 80110f0:	f9bb 6000 	ldrsh.w	r6, [fp]
 80110f4:	e48a      	b.n	8010a0c <_svfiprintf_r+0x510>
 80110f6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80110fa:	f8da 7000 	ldr.w	r7, [sl]
 80110fe:	4650      	mov	r0, sl
 8011100:	1d03      	adds	r3, r0, #4
 8011102:	463e      	mov	r6, r7
 8011104:	9309      	str	r3, [sp, #36]	; 0x24
 8011106:	2700      	movs	r7, #0
 8011108:	2301      	movs	r3, #1
 801110a:	f7ff bab9 	b.w	8010680 <_svfiprintf_r+0x184>
 801110e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011112:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8011116:	bf0c      	ite	eq
 8011118:	f8db 7000 	ldreq.w	r7, [fp]
 801111c:	f8bb 6000 	ldrhne.w	r6, [fp]
 8011120:	4658      	mov	r0, fp
 8011122:	bf14      	ite	ne
 8011124:	463b      	movne	r3, r7
 8011126:	463e      	moveq	r6, r7
 8011128:	1d02      	adds	r2, r0, #4
 801112a:	2700      	movs	r7, #0
 801112c:	9209      	str	r2, [sp, #36]	; 0x24
 801112e:	f7ff baa7 	b.w	8010680 <_svfiprintf_r+0x184>
 8011132:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011136:	4652      	mov	r2, sl
 8011138:	1d11      	adds	r1, r2, #4
 801113a:	f8da 6000 	ldr.w	r6, [sl]
 801113e:	9109      	str	r1, [sp, #36]	; 0x24
 8011140:	2700      	movs	r7, #0
 8011142:	e40f      	b.n	8010964 <_svfiprintf_r+0x468>
 8011144:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8011148:	9a07      	ldr	r2, [sp, #28]
 801114a:	f8dc 3000 	ldr.w	r3, [ip]
 801114e:	4661      	mov	r1, ip
 8011150:	17d0      	asrs	r0, r2, #31
 8011152:	1d0e      	adds	r6, r1, #4
 8011154:	601a      	str	r2, [r3, #0]
 8011156:	6058      	str	r0, [r3, #4]
 8011158:	9609      	str	r6, [sp, #36]	; 0x24
 801115a:	f7ff b9e9 	b.w	8010530 <_svfiprintf_r+0x34>
 801115e:	9805      	ldr	r0, [sp, #20]
 8011160:	9903      	ldr	r1, [sp, #12]
 8011162:	aa11      	add	r2, sp, #68	; 0x44
 8011164:	f7ff f94a 	bl	80103fc <__ssprint_r>
 8011168:	2800      	cmp	r0, #0
 801116a:	f47f ae29 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 801116e:	aa1e      	add	r2, sp, #120	; 0x78
 8011170:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011172:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011174:	e58d      	b.n	8010c92 <_svfiprintf_r+0x796>
 8011176:	9805      	ldr	r0, [sp, #20]
 8011178:	9903      	ldr	r1, [sp, #12]
 801117a:	9300      	str	r3, [sp, #0]
 801117c:	aa11      	add	r2, sp, #68	; 0x44
 801117e:	f7ff f93d 	bl	80103fc <__ssprint_r>
 8011182:	9b00      	ldr	r3, [sp, #0]
 8011184:	2800      	cmp	r0, #0
 8011186:	f47f ae1b 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 801118a:	ac1e      	add	r4, sp, #120	; 0x78
 801118c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801118e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011190:	e644      	b.n	8010e1c <_svfiprintf_r+0x920>
 8011192:	9805      	ldr	r0, [sp, #20]
 8011194:	9903      	ldr	r1, [sp, #12]
 8011196:	aa11      	add	r2, sp, #68	; 0x44
 8011198:	f7ff f930 	bl	80103fc <__ssprint_r>
 801119c:	2800      	cmp	r0, #0
 801119e:	f47f ae0f 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 80111a2:	ac1e      	add	r4, sp, #120	; 0x78
 80111a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80111a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80111a8:	e646      	b.n	8010e38 <_svfiprintf_r+0x93c>
 80111aa:	9805      	ldr	r0, [sp, #20]
 80111ac:	9903      	ldr	r1, [sp, #12]
 80111ae:	aa11      	add	r2, sp, #68	; 0x44
 80111b0:	f7ff f924 	bl	80103fc <__ssprint_r>
 80111b4:	2800      	cmp	r0, #0
 80111b6:	f47f ae03 	bne.w	8010dc0 <_svfiprintf_r+0x8c4>
 80111ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80111bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80111be:	ac1e      	add	r4, sp, #120	; 0x78
 80111c0:	e4b8      	b.n	8010b34 <_svfiprintf_r+0x638>
 80111c2:	9300      	str	r3, [sp, #0]
 80111c4:	f7f8 f870 	bl	80092a8 <strlen>
 80111c8:	9004      	str	r0, [sp, #16]
 80111ca:	9800      	ldr	r0, [sp, #0]
 80111cc:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 80111d0:	9009      	str	r0, [sp, #36]	; 0x24
 80111d2:	9602      	str	r6, [sp, #8]
 80111d4:	f7ff ba75 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 80111d8:	483d      	ldr	r0, [pc, #244]	; (80112d0 <_svfiprintf_r+0xdd4>)
 80111da:	9002      	str	r0, [sp, #8]
 80111dc:	e50e      	b.n	8010bfc <_svfiprintf_r+0x700>
 80111de:	f8db 1000 	ldr.w	r1, [fp]
 80111e2:	4658      	mov	r0, fp
 80111e4:	1d03      	adds	r3, r0, #4
 80111e6:	9309      	str	r3, [sp, #36]	; 0x24
 80111e8:	460e      	mov	r6, r1
 80111ea:	2700      	movs	r7, #0
 80111ec:	2301      	movs	r3, #1
 80111ee:	f7ff ba47 	b.w	8010680 <_svfiprintf_r+0x184>
 80111f2:	f8db 7000 	ldr.w	r7, [fp]
 80111f6:	465a      	mov	r2, fp
 80111f8:	1d11      	adds	r1, r2, #4
 80111fa:	463e      	mov	r6, r7
 80111fc:	9109      	str	r1, [sp, #36]	; 0x24
 80111fe:	2700      	movs	r7, #0
 8011200:	f7ff bbb0 	b.w	8010964 <_svfiprintf_r+0x468>
 8011204:	f018 0f40 	tst.w	r8, #64	; 0x40
 8011208:	d028      	beq.n	801125c <_svfiprintf_r+0xd60>
 801120a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801120e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8011212:	f8da 1000 	ldr.w	r1, [sl]
 8011216:	4656      	mov	r6, sl
 8011218:	1d32      	adds	r2, r6, #4
 801121a:	9209      	str	r2, [sp, #36]	; 0x24
 801121c:	f8a1 c000 	strh.w	ip, [r1]
 8011220:	f7ff b986 	b.w	8010530 <_svfiprintf_r+0x34>
 8011224:	9802      	ldr	r0, [sp, #8]
 8011226:	9309      	str	r3, [sp, #36]	; 0x24
 8011228:	2806      	cmp	r0, #6
 801122a:	bf28      	it	cs
 801122c:	2006      	movcs	r0, #6
 801122e:	9004      	str	r0, [sp, #16]
 8011230:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 8011234:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 80112d8 <_svfiprintf_r+0xddc>
 8011238:	f7ff baef 	b.w	801081a <_svfiprintf_r+0x31e>
 801123c:	2140      	movs	r1, #64	; 0x40
 801123e:	9200      	str	r2, [sp, #0]
 8011240:	f7f7 faf2 	bl	8008828 <_malloc_r>
 8011244:	9a00      	ldr	r2, [sp, #0]
 8011246:	6020      	str	r0, [r4, #0]
 8011248:	6120      	str	r0, [r4, #16]
 801124a:	2800      	cmp	r0, #0
 801124c:	d037      	beq.n	80112be <_svfiprintf_r+0xdc2>
 801124e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011252:	2040      	movs	r0, #64	; 0x40
 8011254:	f8cb 0014 	str.w	r0, [fp, #20]
 8011258:	f7ff b960 	b.w	801051c <_svfiprintf_r+0x20>
 801125c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011260:	9b07      	ldr	r3, [sp, #28]
 8011262:	f8db 6000 	ldr.w	r6, [fp]
 8011266:	465a      	mov	r2, fp
 8011268:	1d10      	adds	r0, r2, #4
 801126a:	9009      	str	r0, [sp, #36]	; 0x24
 801126c:	6033      	str	r3, [r6, #0]
 801126e:	f7ff b95f 	b.w	8010530 <_svfiprintf_r+0x34>
 8011272:	4b18      	ldr	r3, [pc, #96]	; (80112d4 <_svfiprintf_r+0xdd8>)
 8011274:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011276:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011278:	930c      	str	r3, [sp, #48]	; 0x30
 801127a:	e425      	b.n	8010ac8 <_svfiprintf_r+0x5cc>
 801127c:	4b14      	ldr	r3, [pc, #80]	; (80112d0 <_svfiprintf_r+0xdd4>)
 801127e:	9306      	str	r3, [sp, #24]
 8011280:	e614      	b.n	8010eac <_svfiprintf_r+0x9b0>
 8011282:	2000      	movs	r0, #0
 8011284:	46b1      	mov	r9, r6
 8011286:	9002      	str	r0, [sp, #8]
 8011288:	f7ff b989 	b.w	801059e <_svfiprintf_r+0xa2>
 801128c:	9f02      	ldr	r7, [sp, #8]
 801128e:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8011292:	9109      	str	r1, [sp, #36]	; 0x24
 8011294:	9704      	str	r7, [sp, #16]
 8011296:	9002      	str	r0, [sp, #8]
 8011298:	f7ff ba13 	b.w	80106c2 <_svfiprintf_r+0x1c6>
 801129c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801129e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80112a0:	6818      	ldr	r0, [r3, #0]
 80112a2:	f899 3001 	ldrb.w	r3, [r9, #1]
 80112a6:	9002      	str	r0, [sp, #8]
 80112a8:	3104      	adds	r1, #4
 80112aa:	2800      	cmp	r0, #0
 80112ac:	9109      	str	r1, [sp, #36]	; 0x24
 80112ae:	46b1      	mov	r9, r6
 80112b0:	f6bf a973 	bge.w	801059a <_svfiprintf_r+0x9e>
 80112b4:	f04f 30ff 	mov.w	r0, #4294967295
 80112b8:	9002      	str	r0, [sp, #8]
 80112ba:	f7ff b96e 	b.w	801059a <_svfiprintf_r+0x9e>
 80112be:	f8dd a014 	ldr.w	sl, [sp, #20]
 80112c2:	210c      	movs	r1, #12
 80112c4:	f8ca 1000 	str.w	r1, [sl]
 80112c8:	f04f 30ff 	mov.w	r0, #4294967295
 80112cc:	e584      	b.n	8010dd8 <_svfiprintf_r+0x8dc>
 80112ce:	bf00      	nop
 80112d0:	08013c00 	.word	0x08013c00
 80112d4:	08013c10 	.word	0x08013c10
 80112d8:	08013a6c 	.word	0x08013a6c

080112dc <__sprint_r>:
 80112dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112e0:	6893      	ldr	r3, [r2, #8]
 80112e2:	4692      	mov	sl, r2
 80112e4:	4680      	mov	r8, r0
 80112e6:	460f      	mov	r7, r1
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d050      	beq.n	801138e <__sprint_r+0xb2>
 80112ec:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 80112ee:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 80112f2:	d050      	beq.n	8011396 <__sprint_r+0xba>
 80112f4:	6812      	ldr	r2, [r2, #0]
 80112f6:	f102 0b08 	add.w	fp, r2, #8
 80112fa:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 80112fe:	f85b 4c08 	ldr.w	r4, [fp, #-8]
 8011302:	ea5f 0990 	movs.w	r9, r0, lsr #2
 8011306:	d038      	beq.n	801137a <__sprint_r+0x9e>
 8011308:	f109 33ff 	add.w	r3, r9, #4294967295
 801130c:	4640      	mov	r0, r8
 801130e:	6821      	ldr	r1, [r4, #0]
 8011310:	463a      	mov	r2, r7
 8011312:	f003 0601 	and.w	r6, r3, #1
 8011316:	f001 f8c3 	bl	80124a0 <_fputwc_r>
 801131a:	3001      	adds	r0, #1
 801131c:	d022      	beq.n	8011364 <__sprint_r+0x88>
 801131e:	2501      	movs	r5, #1
 8011320:	45a9      	cmp	r9, r5
 8011322:	d028      	beq.n	8011376 <__sprint_r+0x9a>
 8011324:	b196      	cbz	r6, 801134c <__sprint_r+0x70>
 8011326:	4640      	mov	r0, r8
 8011328:	f854 1f04 	ldr.w	r1, [r4, #4]!
 801132c:	463a      	mov	r2, r7
 801132e:	f001 f8b7 	bl	80124a0 <_fputwc_r>
 8011332:	3001      	adds	r0, #1
 8011334:	d016      	beq.n	8011364 <__sprint_r+0x88>
 8011336:	2502      	movs	r5, #2
 8011338:	45a9      	cmp	r9, r5
 801133a:	d107      	bne.n	801134c <__sprint_r+0x70>
 801133c:	e01b      	b.n	8011376 <__sprint_r+0x9a>
 801133e:	6871      	ldr	r1, [r6, #4]
 8011340:	f001 f8ae 	bl	80124a0 <_fputwc_r>
 8011344:	3001      	adds	r0, #1
 8011346:	d00d      	beq.n	8011364 <__sprint_r+0x88>
 8011348:	45a9      	cmp	r9, r5
 801134a:	d014      	beq.n	8011376 <__sprint_r+0x9a>
 801134c:	6861      	ldr	r1, [r4, #4]
 801134e:	463a      	mov	r2, r7
 8011350:	4640      	mov	r0, r8
 8011352:	f001 f8a5 	bl	80124a0 <_fputwc_r>
 8011356:	1d26      	adds	r6, r4, #4
 8011358:	3502      	adds	r5, #2
 801135a:	3408      	adds	r4, #8
 801135c:	3001      	adds	r0, #1
 801135e:	463a      	mov	r2, r7
 8011360:	4640      	mov	r0, r8
 8011362:	d1ec      	bne.n	801133e <__sprint_r+0x62>
 8011364:	f04f 30ff 	mov.w	r0, #4294967295
 8011368:	2100      	movs	r1, #0
 801136a:	f8ca 1008 	str.w	r1, [sl, #8]
 801136e:	f8ca 1004 	str.w	r1, [sl, #4]
 8011372:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011376:	f8da 3008 	ldr.w	r3, [sl, #8]
 801137a:	eba3 0389 	sub.w	r3, r3, r9, lsl #2
 801137e:	f8ca 3008 	str.w	r3, [sl, #8]
 8011382:	f10b 0b08 	add.w	fp, fp, #8
 8011386:	2b00      	cmp	r3, #0
 8011388:	d1b7      	bne.n	80112fa <__sprint_r+0x1e>
 801138a:	4618      	mov	r0, r3
 801138c:	e7ec      	b.n	8011368 <__sprint_r+0x8c>
 801138e:	6053      	str	r3, [r2, #4]
 8011390:	4618      	mov	r0, r3
 8011392:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011396:	f001 f985 	bl	80126a4 <__sfvwrite_r>
 801139a:	e7e5      	b.n	8011368 <__sprint_r+0x8c>

0801139c <_vfiprintf_r>:
 801139c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113a0:	b0b1      	sub	sp, #196	; 0xc4
 80113a2:	461c      	mov	r4, r3
 80113a4:	4689      	mov	r9, r1
 80113a6:	4615      	mov	r5, r2
 80113a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80113aa:	9005      	str	r0, [sp, #20]
 80113ac:	b118      	cbz	r0, 80113b6 <_vfiprintf_r+0x1a>
 80113ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	f000 8637 	beq.w	8012024 <_vfiprintf_r+0xc88>
 80113b6:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 80113ba:	f401 5000 	and.w	r0, r1, #8192	; 0x2000
 80113be:	b202      	sxth	r2, r0
 80113c0:	b94a      	cbnz	r2, 80113d6 <_vfiprintf_r+0x3a>
 80113c2:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80113c6:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80113ca:	f423 5000 	bic.w	r0, r3, #8192	; 0x2000
 80113ce:	f8a9 100c 	strh.w	r1, [r9, #12]
 80113d2:	f8c9 0064 	str.w	r0, [r9, #100]	; 0x64
 80113d6:	f001 0208 	and.w	r2, r1, #8
 80113da:	b213      	sxth	r3, r2
 80113dc:	2b00      	cmp	r3, #0
 80113de:	f000 8599 	beq.w	8011f14 <_vfiprintf_r+0xb78>
 80113e2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80113e6:	2800      	cmp	r0, #0
 80113e8:	f000 8594 	beq.w	8011f14 <_vfiprintf_r+0xb78>
 80113ec:	f001 021a 	and.w	r2, r1, #26
 80113f0:	2a0a      	cmp	r2, #10
 80113f2:	f000 859c 	beq.w	8011f2e <_vfiprintf_r+0xb92>
 80113f6:	2400      	movs	r4, #0
 80113f8:	ae20      	add	r6, sp, #128	; 0x80
 80113fa:	4f9b      	ldr	r7, [pc, #620]	; (8011668 <_vfiprintf_r+0x2cc>)
 80113fc:	f8cd 9018 	str.w	r9, [sp, #24]
 8011400:	9602      	str	r6, [sp, #8]
 8011402:	940c      	str	r4, [sp, #48]	; 0x30
 8011404:	9613      	str	r6, [sp, #76]	; 0x4c
 8011406:	9415      	str	r4, [sp, #84]	; 0x54
 8011408:	9414      	str	r4, [sp, #80]	; 0x50
 801140a:	9408      	str	r4, [sp, #32]
 801140c:	46a9      	mov	r9, r5
 801140e:	f899 0000 	ldrb.w	r0, [r9]
 8011412:	2800      	cmp	r0, #0
 8011414:	f000 848c 	beq.w	8011d30 <_vfiprintf_r+0x994>
 8011418:	2825      	cmp	r0, #37	; 0x25
 801141a:	f000 8489 	beq.w	8011d30 <_vfiprintf_r+0x994>
 801141e:	f109 0501 	add.w	r5, r9, #1
 8011422:	e001      	b.n	8011428 <_vfiprintf_r+0x8c>
 8011424:	2925      	cmp	r1, #37	; 0x25
 8011426:	d004      	beq.n	8011432 <_vfiprintf_r+0x96>
 8011428:	462c      	mov	r4, r5
 801142a:	3501      	adds	r5, #1
 801142c:	7821      	ldrb	r1, [r4, #0]
 801142e:	2900      	cmp	r1, #0
 8011430:	d1f8      	bne.n	8011424 <_vfiprintf_r+0x88>
 8011432:	ebc9 0504 	rsb	r5, r9, r4
 8011436:	b17d      	cbz	r5, 8011458 <_vfiprintf_r+0xbc>
 8011438:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801143a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801143c:	f8c6 9000 	str.w	r9, [r6]
 8011440:	1c59      	adds	r1, r3, #1
 8011442:	1950      	adds	r0, r2, r5
 8011444:	6075      	str	r5, [r6, #4]
 8011446:	3608      	adds	r6, #8
 8011448:	2907      	cmp	r1, #7
 801144a:	9015      	str	r0, [sp, #84]	; 0x54
 801144c:	9114      	str	r1, [sp, #80]	; 0x50
 801144e:	f300 857b 	bgt.w	8011f48 <_vfiprintf_r+0xbac>
 8011452:	9a08      	ldr	r2, [sp, #32]
 8011454:	1950      	adds	r0, r2, r5
 8011456:	9008      	str	r0, [sp, #32]
 8011458:	7823      	ldrb	r3, [r4, #0]
 801145a:	2b00      	cmp	r3, #0
 801145c:	f000 86c1 	beq.w	80121e2 <_vfiprintf_r+0xe46>
 8011460:	2100      	movs	r1, #0
 8011462:	7863      	ldrb	r3, [r4, #1]
 8011464:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 8011468:	460a      	mov	r2, r1
 801146a:	f104 0901 	add.w	r9, r4, #1
 801146e:	f04f 3cff 	mov.w	ip, #4294967295
 8011472:	910a      	str	r1, [sp, #40]	; 0x28
 8011474:	9103      	str	r1, [sp, #12]
 8011476:	f109 0901 	add.w	r9, r9, #1
 801147a:	f1a3 0020 	sub.w	r0, r3, #32
 801147e:	2858      	cmp	r0, #88	; 0x58
 8011480:	f200 825d 	bhi.w	801193e <_vfiprintf_r+0x5a2>
 8011484:	e8df f010 	tbh	[pc, r0, lsl #1]
 8011488:	025b0299 	.word	0x025b0299
 801148c:	0290025b 	.word	0x0290025b
 8011490:	025b025b 	.word	0x025b025b
 8011494:	025b025b 	.word	0x025b025b
 8011498:	025b025b 	.word	0x025b025b
 801149c:	028c00ba 	.word	0x028c00ba
 80114a0:	00c6025b 	.word	0x00c6025b
 80114a4:	025b02c0 	.word	0x025b02c0
 80114a8:	02a002b1 	.word	0x02a002b1
 80114ac:	02a002a0 	.word	0x02a002a0
 80114b0:	02a002a0 	.word	0x02a002a0
 80114b4:	02a002a0 	.word	0x02a002a0
 80114b8:	02a002a0 	.word	0x02a002a0
 80114bc:	025b025b 	.word	0x025b025b
 80114c0:	025b025b 	.word	0x025b025b
 80114c4:	025b025b 	.word	0x025b025b
 80114c8:	025b025b 	.word	0x025b025b
 80114cc:	025b025b 	.word	0x025b025b
 80114d0:	025b0229 	.word	0x025b0229
 80114d4:	025b025b 	.word	0x025b025b
 80114d8:	025b025b 	.word	0x025b025b
 80114dc:	025b025b 	.word	0x025b025b
 80114e0:	025b025b 	.word	0x025b025b
 80114e4:	00a2025b 	.word	0x00a2025b
 80114e8:	025b025b 	.word	0x025b025b
 80114ec:	025b025b 	.word	0x025b025b
 80114f0:	0059025b 	.word	0x0059025b
 80114f4:	025b025b 	.word	0x025b025b
 80114f8:	025b0201 	.word	0x025b0201
 80114fc:	025b025b 	.word	0x025b025b
 8011500:	025b025b 	.word	0x025b025b
 8011504:	025b025b 	.word	0x025b025b
 8011508:	025b025b 	.word	0x025b025b
 801150c:	016d025b 	.word	0x016d025b
 8011510:	025b0152 	.word	0x025b0152
 8011514:	025b025b 	.word	0x025b025b
 8011518:	01520149 	.word	0x01520149
 801151c:	025b025b 	.word	0x025b025b
 8011520:	025b013c 	.word	0x025b013c
 8011524:	00a800cf 	.word	0x00a800cf
 8011528:	011c0125 	.word	0x011c0125
 801152c:	00f2025b 	.word	0x00f2025b
 8011530:	005f025b 	.word	0x005f025b
 8011534:	025b025b 	.word	0x025b025b
 8011538:	026e      	.short	0x026e
 801153a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801153e:	f048 0a10 	orr.w	sl, r8, #16
 8011542:	f8cd a00c 	str.w	sl, [sp, #12]
 8011546:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801154a:	f01b 0f20 	tst.w	fp, #32
 801154e:	f000 858f 	beq.w	8012070 <_vfiprintf_r+0xcd4>
 8011552:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8011554:	1de0      	adds	r0, r4, #7
 8011556:	f020 0107 	bic.w	r1, r0, #7
 801155a:	e9d1 4500 	ldrd	r4, r5, [r1]
 801155e:	f101 0b08 	add.w	fp, r1, #8
 8011562:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8011566:	2301      	movs	r3, #1
 8011568:	f04f 0a00 	mov.w	sl, #0
 801156c:	f88d a047 	strb.w	sl, [sp, #71]	; 0x47
 8011570:	f1bc 0f00 	cmp.w	ip, #0
 8011574:	db05      	blt.n	8011582 <_vfiprintf_r+0x1e6>
 8011576:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801157a:	f028 0b80 	bic.w	fp, r8, #128	; 0x80
 801157e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011582:	ea54 0005 	orrs.w	r0, r4, r5
 8011586:	f040 83e2 	bne.w	8011d4e <_vfiprintf_r+0x9b2>
 801158a:	f1bc 0f00 	cmp.w	ip, #0
 801158e:	f040 83de 	bne.w	8011d4e <_vfiprintf_r+0x9b2>
 8011592:	b92b      	cbnz	r3, 80115a0 <_vfiprintf_r+0x204>
 8011594:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011598:	f018 0f01 	tst.w	r8, #1
 801159c:	f040 858e 	bne.w	80120bc <_vfiprintf_r+0xd20>
 80115a0:	f8cd c01c 	str.w	ip, [sp, #28]
 80115a4:	f10d 0880 	add.w	r8, sp, #128	; 0x80
 80115a8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80115ac:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80115b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80115b2:	4583      	cmp	fp, r0
 80115b4:	bfb8      	it	lt
 80115b6:	4683      	movlt	fp, r0
 80115b8:	f8cd b010 	str.w	fp, [sp, #16]
 80115bc:	f1ba 0f00 	cmp.w	sl, #0
 80115c0:	f000 80e5 	beq.w	801178e <_vfiprintf_r+0x3f2>
 80115c4:	465b      	mov	r3, fp
 80115c6:	1c5a      	adds	r2, r3, #1
 80115c8:	9204      	str	r2, [sp, #16]
 80115ca:	e0e0      	b.n	801178e <_vfiprintf_r+0x3f2>
 80115cc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80115d0:	f048 0a10 	orr.w	sl, r8, #16
 80115d4:	f8cd a00c 	str.w	sl, [sp, #12]
 80115d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80115dc:	f01b 0320 	ands.w	r3, fp, #32
 80115e0:	f000 8531 	beq.w	8012046 <_vfiprintf_r+0xcaa>
 80115e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80115e6:	1ddd      	adds	r5, r3, #7
 80115e8:	f025 0007 	bic.w	r0, r5, #7
 80115ec:	f100 0a08 	add.w	sl, r0, #8
 80115f0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80115f4:	e9d0 4500 	ldrd	r4, r5, [r0]
 80115f8:	2300      	movs	r3, #0
 80115fa:	e7b5      	b.n	8011568 <_vfiprintf_r+0x1cc>
 80115fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80115fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011600:	6803      	ldr	r3, [r0, #0]
 8011602:	1d08      	adds	r0, r1, #4
 8011604:	2b00      	cmp	r3, #0
 8011606:	930a      	str	r3, [sp, #40]	; 0x28
 8011608:	f280 8553 	bge.w	80120b2 <_vfiprintf_r+0xd16>
 801160c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801160e:	900b      	str	r0, [sp, #44]	; 0x2c
 8011610:	4259      	negs	r1, r3
 8011612:	910a      	str	r1, [sp, #40]	; 0x28
 8011614:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011618:	f04a 0a04 	orr.w	sl, sl, #4
 801161c:	f8cd a00c 	str.w	sl, [sp, #12]
 8011620:	f899 3000 	ldrb.w	r3, [r9]
 8011624:	e727      	b.n	8011476 <_vfiprintf_r+0xda>
 8011626:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801162a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 801162e:	f01a 0f20 	tst.w	sl, #32
 8011632:	f040 8558 	bne.w	80120e6 <_vfiprintf_r+0xd4a>
 8011636:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801163a:	f01a 0f10 	tst.w	sl, #16
 801163e:	f040 8587 	bne.w	8012150 <_vfiprintf_r+0xdb4>
 8011642:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011646:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801164a:	f000 8581 	beq.w	8012150 <_vfiprintf_r+0xdb4>
 801164e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8011652:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011656:	f8db 4000 	ldr.w	r4, [fp]
 801165a:	4658      	mov	r0, fp
 801165c:	1d02      	adds	r2, r0, #4
 801165e:	920b      	str	r2, [sp, #44]	; 0x2c
 8011660:	f8a4 a000 	strh.w	sl, [r4]
 8011664:	e6d3      	b.n	801140e <_vfiprintf_r+0x72>
 8011666:	bf00      	nop
 8011668:	08013c30 	.word	0x08013c30
 801166c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8011670:	f8da 8000 	ldr.w	r8, [sl]
 8011674:	2400      	movs	r4, #0
 8011676:	4655      	mov	r5, sl
 8011678:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
 801167c:	3504      	adds	r5, #4
 801167e:	f1b8 0f00 	cmp.w	r8, #0
 8011682:	f000 85dd 	beq.w	8012240 <_vfiprintf_r+0xea4>
 8011686:	f1bc 0f00 	cmp.w	ip, #0
 801168a:	4640      	mov	r0, r8
 801168c:	f2c0 859d 	blt.w	80121ca <_vfiprintf_r+0xe2e>
 8011690:	4621      	mov	r1, r4
 8011692:	4662      	mov	r2, ip
 8011694:	f8cd c004 	str.w	ip, [sp, #4]
 8011698:	f7fd fcfa 	bl	800f090 <memchr>
 801169c:	f8dd b004 	ldr.w	fp, [sp, #4]
 80116a0:	2800      	cmp	r0, #0
 80116a2:	f000 85ea 	beq.w	801227a <_vfiprintf_r+0xede>
 80116a6:	ebc8 0200 	rsb	r2, r8, r0
 80116aa:	455a      	cmp	r2, fp
 80116ac:	9207      	str	r2, [sp, #28]
 80116ae:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 80116b2:	950b      	str	r5, [sp, #44]	; 0x2c
 80116b4:	f340 858f 	ble.w	80121d6 <_vfiprintf_r+0xe3a>
 80116b8:	f8cd b01c 	str.w	fp, [sp, #28]
 80116bc:	9409      	str	r4, [sp, #36]	; 0x24
 80116be:	e775      	b.n	80115ac <_vfiprintf_r+0x210>
 80116c0:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80116c4:	f04a 0a20 	orr.w	sl, sl, #32
 80116c8:	f8cd a00c 	str.w	sl, [sp, #12]
 80116cc:	f899 3000 	ldrb.w	r3, [r9]
 80116d0:	e6d1      	b.n	8011476 <_vfiprintf_r+0xda>
 80116d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80116d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80116d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80116da:	6808      	ldr	r0, [r1, #0]
 80116dc:	49c7      	ldr	r1, [pc, #796]	; (80119fc <_vfiprintf_r+0x660>)
 80116de:	2430      	movs	r4, #48	; 0x30
 80116e0:	1d2a      	adds	r2, r5, #4
 80116e2:	2378      	movs	r3, #120	; 0x78
 80116e4:	f04b 0802 	orr.w	r8, fp, #2
 80116e8:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
 80116ec:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 80116f0:	4604      	mov	r4, r0
 80116f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80116f4:	2500      	movs	r5, #0
 80116f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80116fa:	910c      	str	r1, [sp, #48]	; 0x30
 80116fc:	2302      	movs	r3, #2
 80116fe:	e733      	b.n	8011568 <_vfiprintf_r+0x1cc>
 8011700:	f899 3000 	ldrb.w	r3, [r9]
 8011704:	2b6c      	cmp	r3, #108	; 0x6c
 8011706:	4649      	mov	r1, r9
 8011708:	f000 8517 	beq.w	801213a <_vfiprintf_r+0xd9e>
 801170c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011710:	f04a 0b10 	orr.w	fp, sl, #16
 8011714:	f8cd b00c 	str.w	fp, [sp, #12]
 8011718:	e6ad      	b.n	8011476 <_vfiprintf_r+0xda>
 801171a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801171e:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8011722:	f8cd b00c 	str.w	fp, [sp, #12]
 8011726:	f899 3000 	ldrb.w	r3, [r9]
 801172a:	e6a4      	b.n	8011476 <_vfiprintf_r+0xda>
 801172c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011730:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8011734:	f01a 0f20 	tst.w	sl, #32
 8011738:	f000 80dd 	beq.w	80118f6 <_vfiprintf_r+0x55a>
 801173c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801173e:	1ddd      	adds	r5, r3, #7
 8011740:	f025 0407 	bic.w	r4, r5, #7
 8011744:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011748:	3408      	adds	r4, #8
 801174a:	940b      	str	r4, [sp, #44]	; 0x2c
 801174c:	461d      	mov	r5, r3
 801174e:	4614      	mov	r4, r2
 8011750:	2a00      	cmp	r2, #0
 8011752:	f173 0100 	sbcs.w	r1, r3, #0
 8011756:	f2c0 80e9 	blt.w	801192c <_vfiprintf_r+0x590>
 801175a:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 801175e:	2301      	movs	r3, #1
 8011760:	e706      	b.n	8011570 <_vfiprintf_r+0x1d4>
 8011762:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8011764:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8011766:	682b      	ldr	r3, [r5, #0]
 8011768:	f04f 0c01 	mov.w	ip, #1
 801176c:	2200      	movs	r2, #0
 801176e:	1d01      	adds	r1, r0, #4
 8011770:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8011774:	f8cd c010 	str.w	ip, [sp, #16]
 8011778:	910b      	str	r1, [sp, #44]	; 0x2c
 801177a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 801177e:	f8cd c01c 	str.w	ip, [sp, #28]
 8011782:	f10d 0858 	add.w	r8, sp, #88	; 0x58
 8011786:	f04f 0c00 	mov.w	ip, #0
 801178a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 801178e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011792:	f01b 0502 	ands.w	r5, fp, #2
 8011796:	d002      	beq.n	801179e <_vfiprintf_r+0x402>
 8011798:	9804      	ldr	r0, [sp, #16]
 801179a:	1c83      	adds	r3, r0, #2
 801179c:	9304      	str	r3, [sp, #16]
 801179e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80117a2:	f01b 0a84 	ands.w	sl, fp, #132	; 0x84
 80117a6:	f040 81e2 	bne.w	8011b6e <_vfiprintf_r+0x7d2>
 80117aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80117ac:	9904      	ldr	r1, [sp, #16]
 80117ae:	1a64      	subs	r4, r4, r1
 80117b0:	2c00      	cmp	r4, #0
 80117b2:	f340 81dc 	ble.w	8011b6e <_vfiprintf_r+0x7d2>
 80117b6:	2c10      	cmp	r4, #16
 80117b8:	f340 8556 	ble.w	8012268 <_vfiprintf_r+0xecc>
 80117bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117be:	9914      	ldr	r1, [sp, #80]	; 0x50
 80117c0:	488f      	ldr	r0, [pc, #572]	; (8011a00 <_vfiprintf_r+0x664>)
 80117c2:	f643 4220 	movw	r2, #15392	; 0x3c20
 80117c6:	f6c0 0201 	movt	r2, #2049	; 0x801
 80117ca:	f04f 0b10 	mov.w	fp, #16
 80117ce:	6032      	str	r2, [r6, #0]
 80117d0:	eb03 020b 	add.w	r2, r3, fp
 80117d4:	1c4b      	adds	r3, r1, #1
 80117d6:	f1a4 0c11 	sub.w	ip, r4, #17
 80117da:	f8c6 b004 	str.w	fp, [r6, #4]
 80117de:	3608      	adds	r6, #8
 80117e0:	2b07      	cmp	r3, #7
 80117e2:	9215      	str	r2, [sp, #84]	; 0x54
 80117e4:	9314      	str	r3, [sp, #80]	; 0x50
 80117e6:	900d      	str	r0, [sp, #52]	; 0x34
 80117e8:	f3cc 1c00 	ubfx	ip, ip, #4, #1
 80117ec:	f300 8409 	bgt.w	8012002 <_vfiprintf_r+0xc66>
 80117f0:	3c10      	subs	r4, #16
 80117f2:	2c10      	cmp	r4, #16
 80117f4:	f340 8138 	ble.w	8011a68 <_vfiprintf_r+0x6cc>
 80117f8:	f1bc 0f00 	cmp.w	ip, #0
 80117fc:	d011      	beq.n	8011822 <_vfiprintf_r+0x486>
 80117fe:	f643 4120 	movw	r1, #15392	; 0x3c20
 8011802:	3301      	adds	r3, #1
 8011804:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011808:	3210      	adds	r2, #16
 801180a:	e886 0802 	stmia.w	r6, {r1, fp}
 801180e:	3608      	adds	r6, #8
 8011810:	2b07      	cmp	r3, #7
 8011812:	9215      	str	r2, [sp, #84]	; 0x54
 8011814:	9314      	str	r3, [sp, #80]	; 0x50
 8011816:	f300 8409 	bgt.w	801202c <_vfiprintf_r+0xc90>
 801181a:	3c10      	subs	r4, #16
 801181c:	2c10      	cmp	r4, #16
 801181e:	f340 8123 	ble.w	8011a68 <_vfiprintf_r+0x6cc>
 8011822:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011826:	950f      	str	r5, [sp, #60]	; 0x3c
 8011828:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801182c:	9d05      	ldr	r5, [sp, #20]
 801182e:	e011      	b.n	8011854 <_vfiprintf_r+0x4b8>
 8011830:	f643 4020 	movw	r0, #15392	; 0x3c20
 8011834:	3301      	adds	r3, #1
 8011836:	f6c0 0001 	movt	r0, #2049	; 0x801
 801183a:	3210      	adds	r2, #16
 801183c:	e886 0801 	stmia.w	r6, {r0, fp}
 8011840:	3608      	adds	r6, #8
 8011842:	2b07      	cmp	r3, #7
 8011844:	9215      	str	r2, [sp, #84]	; 0x54
 8011846:	9314      	str	r3, [sp, #80]	; 0x50
 8011848:	f300 80fc 	bgt.w	8011a44 <_vfiprintf_r+0x6a8>
 801184c:	3c10      	subs	r4, #16
 801184e:	2c10      	cmp	r4, #16
 8011850:	f340 8107 	ble.w	8011a62 <_vfiprintf_r+0x6c6>
 8011854:	f643 4120 	movw	r1, #15392	; 0x3c20
 8011858:	3301      	adds	r3, #1
 801185a:	f6c0 0101 	movt	r1, #2049	; 0x801
 801185e:	3210      	adds	r2, #16
 8011860:	e886 0802 	stmia.w	r6, {r1, fp}
 8011864:	3608      	adds	r6, #8
 8011866:	2b07      	cmp	r3, #7
 8011868:	9215      	str	r2, [sp, #84]	; 0x54
 801186a:	9314      	str	r3, [sp, #80]	; 0x50
 801186c:	f1a4 0410 	sub.w	r4, r4, #16
 8011870:	ddde      	ble.n	8011830 <_vfiprintf_r+0x494>
 8011872:	4628      	mov	r0, r5
 8011874:	4641      	mov	r1, r8
 8011876:	aa13      	add	r2, sp, #76	; 0x4c
 8011878:	f7ff fd30 	bl	80112dc <__sprint_r>
 801187c:	2800      	cmp	r0, #0
 801187e:	f040 8311 	bne.w	8011ea4 <_vfiprintf_r+0xb08>
 8011882:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011884:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011886:	ae20      	add	r6, sp, #128	; 0x80
 8011888:	e7d2      	b.n	8011830 <_vfiprintf_r+0x494>
 801188a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801188e:	4c5d      	ldr	r4, [pc, #372]	; (8011a04 <_vfiprintf_r+0x668>)
 8011890:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8011894:	f018 0f20 	tst.w	r8, #32
 8011898:	940c      	str	r4, [sp, #48]	; 0x30
 801189a:	d06c      	beq.n	8011976 <_vfiprintf_r+0x5da>
 801189c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801189e:	1dea      	adds	r2, r5, #7
 80118a0:	f022 0407 	bic.w	r4, r2, #7
 80118a4:	f104 0808 	add.w	r8, r4, #8
 80118a8:	e9d4 4500 	ldrd	r4, r5, [r4]
 80118ac:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 80118b0:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80118b4:	f01a 0f01 	tst.w	sl, #1
 80118b8:	f000 80c2 	beq.w	8011a40 <_vfiprintf_r+0x6a4>
 80118bc:	ea54 0b05 	orrs.w	fp, r4, r5
 80118c0:	f000 80be 	beq.w	8011a40 <_vfiprintf_r+0x6a4>
 80118c4:	2030      	movs	r0, #48	; 0x30
 80118c6:	f04a 0b02 	orr.w	fp, sl, #2
 80118ca:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 80118ce:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 80118d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80118d6:	2302      	movs	r3, #2
 80118d8:	e646      	b.n	8011568 <_vfiprintf_r+0x1cc>
 80118da:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80118de:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 80118e2:	f04b 0810 	orr.w	r8, fp, #16
 80118e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80118ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80118ee:	f01a 0f20 	tst.w	sl, #32
 80118f2:	f47f af23 	bne.w	801173c <_vfiprintf_r+0x3a0>
 80118f6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80118fa:	f01b 0f10 	tst.w	fp, #16
 80118fe:	f040 8409 	bne.w	8012114 <_vfiprintf_r+0xd78>
 8011902:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011906:	f018 0f40 	tst.w	r8, #64	; 0x40
 801190a:	f000 848d 	beq.w	8012228 <_vfiprintf_r+0xe8c>
 801190e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8011912:	f9bb 4000 	ldrsh.w	r4, [fp]
 8011916:	17e5      	asrs	r5, r4, #31
 8011918:	4659      	mov	r1, fp
 801191a:	4622      	mov	r2, r4
 801191c:	462b      	mov	r3, r5
 801191e:	1d08      	adds	r0, r1, #4
 8011920:	2a00      	cmp	r2, #0
 8011922:	f173 0100 	sbcs.w	r1, r3, #0
 8011926:	900b      	str	r0, [sp, #44]	; 0x2c
 8011928:	f6bf af17 	bge.w	801175a <_vfiprintf_r+0x3be>
 801192c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8011930:	4264      	negs	r4, r4
 8011932:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8011936:	f88d a047 	strb.w	sl, [sp, #71]	; 0x47
 801193a:	2301      	movs	r3, #1
 801193c:	e618      	b.n	8011570 <_vfiprintf_r+0x1d4>
 801193e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8011942:	2b00      	cmp	r3, #0
 8011944:	f000 844d 	beq.w	80121e2 <_vfiprintf_r+0xe46>
 8011948:	f04f 0801 	mov.w	r8, #1
 801194c:	2500      	movs	r5, #0
 801194e:	f8cd 8010 	str.w	r8, [sp, #16]
 8011952:	f8cd 801c 	str.w	r8, [sp, #28]
 8011956:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 801195a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
 801195e:	f10d 0858 	add.w	r8, sp, #88	; 0x58
 8011962:	e710      	b.n	8011786 <_vfiprintf_r+0x3ea>
 8011964:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011968:	4c24      	ldr	r4, [pc, #144]	; (80119fc <_vfiprintf_r+0x660>)
 801196a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 801196e:	f018 0f20 	tst.w	r8, #32
 8011972:	940c      	str	r4, [sp, #48]	; 0x30
 8011974:	d192      	bne.n	801189c <_vfiprintf_r+0x500>
 8011976:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801197a:	f01a 0f10 	tst.w	sl, #16
 801197e:	f040 83bf 	bne.w	8012100 <_vfiprintf_r+0xd64>
 8011982:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011986:	f01b 0f40 	tst.w	fp, #64	; 0x40
 801198a:	f000 8442 	beq.w	8012212 <_vfiprintf_r+0xe76>
 801198e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8011992:	4655      	mov	r5, sl
 8011994:	1d2a      	adds	r2, r5, #4
 8011996:	f8ba 4000 	ldrh.w	r4, [sl]
 801199a:	920b      	str	r2, [sp, #44]	; 0x2c
 801199c:	2500      	movs	r5, #0
 801199e:	e787      	b.n	80118b0 <_vfiprintf_r+0x514>
 80119a0:	f899 3000 	ldrb.w	r3, [r9]
 80119a4:	222b      	movs	r2, #43	; 0x2b
 80119a6:	e566      	b.n	8011476 <_vfiprintf_r+0xda>
 80119a8:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80119ac:	f04a 0a01 	orr.w	sl, sl, #1
 80119b0:	f8cd a00c 	str.w	sl, [sp, #12]
 80119b4:	f899 3000 	ldrb.w	r3, [r9]
 80119b8:	e55d      	b.n	8011476 <_vfiprintf_r+0xda>
 80119ba:	f899 3000 	ldrb.w	r3, [r9]
 80119be:	2a00      	cmp	r2, #0
 80119c0:	f47f ad59 	bne.w	8011476 <_vfiprintf_r+0xda>
 80119c4:	2220      	movs	r2, #32
 80119c6:	e556      	b.n	8011476 <_vfiprintf_r+0xda>
 80119c8:	4648      	mov	r0, r9
 80119ca:	2100      	movs	r1, #0
 80119cc:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80119d0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80119d4:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 80119d8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80119dc:	2c09      	cmp	r4, #9
 80119de:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 80119e2:	4681      	mov	r9, r0
 80119e4:	d9f2      	bls.n	80119cc <_vfiprintf_r+0x630>
 80119e6:	910a      	str	r1, [sp, #40]	; 0x28
 80119e8:	e547      	b.n	801147a <_vfiprintf_r+0xde>
 80119ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80119ee:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80119f2:	f8cd a00c 	str.w	sl, [sp, #12]
 80119f6:	f899 3000 	ldrb.w	r3, [r9]
 80119fa:	e53c      	b.n	8011476 <_vfiprintf_r+0xda>
 80119fc:	08013a58 	.word	0x08013a58
 8011a00:	08013c20 	.word	0x08013c20
 8011a04:	08013a44 	.word	0x08013a44
 8011a08:	4648      	mov	r0, r9
 8011a0a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011a0e:	2b2a      	cmp	r3, #42	; 0x2a
 8011a10:	f000 843b 	beq.w	801228a <_vfiprintf_r+0xeee>
 8011a14:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011a18:	2909      	cmp	r1, #9
 8011a1a:	bf98      	it	ls
 8011a1c:	f04f 0c00 	movls.w	ip, #0
 8011a20:	f200 841d 	bhi.w	801225e <_vfiprintf_r+0xec2>
 8011a24:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011a28:	eb0c 098c 	add.w	r9, ip, ip, lsl #2
 8011a2c:	eb01 0c49 	add.w	ip, r1, r9, lsl #1
 8011a30:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011a34:	2909      	cmp	r1, #9
 8011a36:	4681      	mov	r9, r0
 8011a38:	d9f4      	bls.n	8011a24 <_vfiprintf_r+0x688>
 8011a3a:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 8011a3e:	e51c      	b.n	801147a <_vfiprintf_r+0xde>
 8011a40:	2302      	movs	r3, #2
 8011a42:	e591      	b.n	8011568 <_vfiprintf_r+0x1cc>
 8011a44:	4628      	mov	r0, r5
 8011a46:	4641      	mov	r1, r8
 8011a48:	aa13      	add	r2, sp, #76	; 0x4c
 8011a4a:	f7ff fc47 	bl	80112dc <__sprint_r>
 8011a4e:	2800      	cmp	r0, #0
 8011a50:	f040 8228 	bne.w	8011ea4 <_vfiprintf_r+0xb08>
 8011a54:	3c10      	subs	r4, #16
 8011a56:	2c10      	cmp	r4, #16
 8011a58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011a5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011a5c:	ae20      	add	r6, sp, #128	; 0x80
 8011a5e:	f73f aef9 	bgt.w	8011854 <_vfiprintf_r+0x4b8>
 8011a62:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8011a66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011a68:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	1912      	adds	r2, r2, r4
 8011a6e:	e886 0012 	stmia.w	r6, {r1, r4}
 8011a72:	3608      	adds	r6, #8
 8011a74:	2b07      	cmp	r3, #7
 8011a76:	9215      	str	r2, [sp, #84]	; 0x54
 8011a78:	9314      	str	r3, [sp, #80]	; 0x50
 8011a7a:	dd7a      	ble.n	8011b72 <_vfiprintf_r+0x7d6>
 8011a7c:	9805      	ldr	r0, [sp, #20]
 8011a7e:	9906      	ldr	r1, [sp, #24]
 8011a80:	aa13      	add	r2, sp, #76	; 0x4c
 8011a82:	f7ff fc2b 	bl	80112dc <__sprint_r>
 8011a86:	2800      	cmp	r0, #0
 8011a88:	f040 822b 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8011a8c:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 8011a90:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011a92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011a94:	ae20      	add	r6, sp, #128	; 0x80
 8011a96:	2900      	cmp	r1, #0
 8011a98:	d16f      	bne.n	8011b7a <_vfiprintf_r+0x7de>
 8011a9a:	b15d      	cbz	r5, 8011ab4 <_vfiprintf_r+0x718>
 8011a9c:	3301      	adds	r3, #1
 8011a9e:	2102      	movs	r1, #2
 8011aa0:	a812      	add	r0, sp, #72	; 0x48
 8011aa2:	3202      	adds	r2, #2
 8011aa4:	6030      	str	r0, [r6, #0]
 8011aa6:	6071      	str	r1, [r6, #4]
 8011aa8:	3608      	adds	r6, #8
 8011aaa:	2b07      	cmp	r3, #7
 8011aac:	9215      	str	r2, [sp, #84]	; 0x54
 8011aae:	9314      	str	r3, [sp, #80]	; 0x50
 8011ab0:	f300 829b 	bgt.w	8011fea <_vfiprintf_r+0xc4e>
 8011ab4:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
 8011ab8:	f000 8179 	beq.w	8011dae <_vfiprintf_r+0xa12>
 8011abc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011ac0:	9807      	ldr	r0, [sp, #28]
 8011ac2:	ebc0 040a 	rsb	r4, r0, sl
 8011ac6:	2c00      	cmp	r4, #0
 8011ac8:	f340 8094 	ble.w	8011bf4 <_vfiprintf_r+0x858>
 8011acc:	2c10      	cmp	r4, #16
 8011ace:	f340 8385 	ble.w	80121dc <_vfiprintf_r+0xe40>
 8011ad2:	2510      	movs	r5, #16
 8011ad4:	3301      	adds	r3, #1
 8011ad6:	f1a4 0b11 	sub.w	fp, r4, #17
 8011ada:	1952      	adds	r2, r2, r5
 8011adc:	6037      	str	r7, [r6, #0]
 8011ade:	6075      	str	r5, [r6, #4]
 8011ae0:	3608      	adds	r6, #8
 8011ae2:	2b07      	cmp	r3, #7
 8011ae4:	9215      	str	r2, [sp, #84]	; 0x54
 8011ae6:	9314      	str	r3, [sp, #80]	; 0x50
 8011ae8:	f8df a7c8 	ldr.w	sl, [pc, #1992]	; 80122b4 <_vfiprintf_r+0xf18>
 8011aec:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8011af0:	f300 81fa 	bgt.w	8011ee8 <_vfiprintf_r+0xb4c>
 8011af4:	3c10      	subs	r4, #16
 8011af6:	2c10      	cmp	r4, #16
 8011af8:	dd67      	ble.n	8011bca <_vfiprintf_r+0x82e>
 8011afa:	f1bb 0f00 	cmp.w	fp, #0
 8011afe:	d00c      	beq.n	8011b1a <_vfiprintf_r+0x77e>
 8011b00:	3301      	adds	r3, #1
 8011b02:	3210      	adds	r2, #16
 8011b04:	6037      	str	r7, [r6, #0]
 8011b06:	6075      	str	r5, [r6, #4]
 8011b08:	3608      	adds	r6, #8
 8011b0a:	2b07      	cmp	r3, #7
 8011b0c:	9215      	str	r2, [sp, #84]	; 0x54
 8011b0e:	9314      	str	r3, [sp, #80]	; 0x50
 8011b10:	f300 81f5 	bgt.w	8011efe <_vfiprintf_r+0xb62>
 8011b14:	3c10      	subs	r4, #16
 8011b16:	2c10      	cmp	r4, #16
 8011b18:	dd57      	ble.n	8011bca <_vfiprintf_r+0x82e>
 8011b1a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8011b1e:	f8dd b014 	ldr.w	fp, [sp, #20]
 8011b22:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8011b26:	e00b      	b.n	8011b40 <_vfiprintf_r+0x7a4>
 8011b28:	1c4b      	adds	r3, r1, #1
 8011b2a:	3210      	adds	r2, #16
 8011b2c:	6037      	str	r7, [r6, #0]
 8011b2e:	6075      	str	r5, [r6, #4]
 8011b30:	3608      	adds	r6, #8
 8011b32:	2b07      	cmp	r3, #7
 8011b34:	9215      	str	r2, [sp, #84]	; 0x54
 8011b36:	9314      	str	r3, [sp, #80]	; 0x50
 8011b38:	dc37      	bgt.n	8011baa <_vfiprintf_r+0x80e>
 8011b3a:	3c10      	subs	r4, #16
 8011b3c:	2c10      	cmp	r4, #16
 8011b3e:	dd42      	ble.n	8011bc6 <_vfiprintf_r+0x82a>
 8011b40:	1c59      	adds	r1, r3, #1
 8011b42:	3210      	adds	r2, #16
 8011b44:	6037      	str	r7, [r6, #0]
 8011b46:	6075      	str	r5, [r6, #4]
 8011b48:	3608      	adds	r6, #8
 8011b4a:	2907      	cmp	r1, #7
 8011b4c:	9215      	str	r2, [sp, #84]	; 0x54
 8011b4e:	9114      	str	r1, [sp, #80]	; 0x50
 8011b50:	f1a4 0410 	sub.w	r4, r4, #16
 8011b54:	dde8      	ble.n	8011b28 <_vfiprintf_r+0x78c>
 8011b56:	4658      	mov	r0, fp
 8011b58:	4641      	mov	r1, r8
 8011b5a:	aa13      	add	r2, sp, #76	; 0x4c
 8011b5c:	f7ff fbbe 	bl	80112dc <__sprint_r>
 8011b60:	2800      	cmp	r0, #0
 8011b62:	f040 819f 	bne.w	8011ea4 <_vfiprintf_r+0xb08>
 8011b66:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011b68:	9914      	ldr	r1, [sp, #80]	; 0x50
 8011b6a:	ae20      	add	r6, sp, #128	; 0x80
 8011b6c:	e7dc      	b.n	8011b28 <_vfiprintf_r+0x78c>
 8011b6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011b70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b72:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 8011b76:	2900      	cmp	r1, #0
 8011b78:	d08f      	beq.n	8011a9a <_vfiprintf_r+0x6fe>
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	2101      	movs	r1, #1
 8011b7e:	f10d 0047 	add.w	r0, sp, #71	; 0x47
 8011b82:	3201      	adds	r2, #1
 8011b84:	6030      	str	r0, [r6, #0]
 8011b86:	6071      	str	r1, [r6, #4]
 8011b88:	3608      	adds	r6, #8
 8011b8a:	2b07      	cmp	r3, #7
 8011b8c:	9215      	str	r2, [sp, #84]	; 0x54
 8011b8e:	9314      	str	r3, [sp, #80]	; 0x50
 8011b90:	dd83      	ble.n	8011a9a <_vfiprintf_r+0x6fe>
 8011b92:	9805      	ldr	r0, [sp, #20]
 8011b94:	9906      	ldr	r1, [sp, #24]
 8011b96:	aa13      	add	r2, sp, #76	; 0x4c
 8011b98:	f7ff fba0 	bl	80112dc <__sprint_r>
 8011b9c:	2800      	cmp	r0, #0
 8011b9e:	f040 81a0 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8011ba2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011ba4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ba6:	ae20      	add	r6, sp, #128	; 0x80
 8011ba8:	e777      	b.n	8011a9a <_vfiprintf_r+0x6fe>
 8011baa:	4658      	mov	r0, fp
 8011bac:	4641      	mov	r1, r8
 8011bae:	aa13      	add	r2, sp, #76	; 0x4c
 8011bb0:	f7ff fb94 	bl	80112dc <__sprint_r>
 8011bb4:	2800      	cmp	r0, #0
 8011bb6:	f040 8175 	bne.w	8011ea4 <_vfiprintf_r+0xb08>
 8011bba:	3c10      	subs	r4, #16
 8011bbc:	2c10      	cmp	r4, #16
 8011bbe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011bc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011bc2:	ae20      	add	r6, sp, #128	; 0x80
 8011bc4:	dcbc      	bgt.n	8011b40 <_vfiprintf_r+0x7a4>
 8011bc6:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8011bca:	3301      	adds	r3, #1
 8011bcc:	1912      	adds	r2, r2, r4
 8011bce:	f8c6 a000 	str.w	sl, [r6]
 8011bd2:	6074      	str	r4, [r6, #4]
 8011bd4:	3608      	adds	r6, #8
 8011bd6:	2b07      	cmp	r3, #7
 8011bd8:	9215      	str	r2, [sp, #84]	; 0x54
 8011bda:	9314      	str	r3, [sp, #80]	; 0x50
 8011bdc:	dd0a      	ble.n	8011bf4 <_vfiprintf_r+0x858>
 8011bde:	9805      	ldr	r0, [sp, #20]
 8011be0:	9906      	ldr	r1, [sp, #24]
 8011be2:	aa13      	add	r2, sp, #76	; 0x4c
 8011be4:	f7ff fb7a 	bl	80112dc <__sprint_r>
 8011be8:	2800      	cmp	r0, #0
 8011bea:	f040 817a 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8011bee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011bf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011bf2:	ae20      	add	r6, sp, #128	; 0x80
 8011bf4:	9807      	ldr	r0, [sp, #28]
 8011bf6:	f8c6 8000 	str.w	r8, [r6]
 8011bfa:	3301      	adds	r3, #1
 8011bfc:	1812      	adds	r2, r2, r0
 8011bfe:	6070      	str	r0, [r6, #4]
 8011c00:	3608      	adds	r6, #8
 8011c02:	2b07      	cmp	r3, #7
 8011c04:	9215      	str	r2, [sp, #84]	; 0x54
 8011c06:	9314      	str	r3, [sp, #80]	; 0x50
 8011c08:	f300 815a 	bgt.w	8011ec0 <_vfiprintf_r+0xb24>
 8011c0c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8011c10:	f01c 0f04 	tst.w	ip, #4
 8011c14:	d078      	beq.n	8011d08 <_vfiprintf_r+0x96c>
 8011c16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011c18:	9904      	ldr	r1, [sp, #16]
 8011c1a:	1a64      	subs	r4, r4, r1
 8011c1c:	2c00      	cmp	r4, #0
 8011c1e:	dd73      	ble.n	8011d08 <_vfiprintf_r+0x96c>
 8011c20:	2c10      	cmp	r4, #16
 8011c22:	dd5c      	ble.n	8011cde <_vfiprintf_r+0x942>
 8011c24:	9814      	ldr	r0, [sp, #80]	; 0x50
 8011c26:	f8df a688 	ldr.w	sl, [pc, #1672]	; 80122b0 <_vfiprintf_r+0xf14>
 8011c2a:	f643 4520 	movw	r5, #15392	; 0x3c20
 8011c2e:	f6c0 0501 	movt	r5, #2049	; 0x801
 8011c32:	6035      	str	r5, [r6, #0]
 8011c34:	1c41      	adds	r1, r0, #1
 8011c36:	2510      	movs	r5, #16
 8011c38:	f1a4 0811 	sub.w	r8, r4, #17
 8011c3c:	1952      	adds	r2, r2, r5
 8011c3e:	6075      	str	r5, [r6, #4]
 8011c40:	3608      	adds	r6, #8
 8011c42:	2907      	cmp	r1, #7
 8011c44:	9215      	str	r2, [sp, #84]	; 0x54
 8011c46:	9114      	str	r1, [sp, #80]	; 0x50
 8011c48:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8011c4c:	f300 828b 	bgt.w	8012166 <_vfiprintf_r+0xdca>
 8011c50:	3c10      	subs	r4, #16
 8011c52:	2c10      	cmp	r4, #16
 8011c54:	dd46      	ble.n	8011ce4 <_vfiprintf_r+0x948>
 8011c56:	f1b8 0f00 	cmp.w	r8, #0
 8011c5a:	d010      	beq.n	8011c7e <_vfiprintf_r+0x8e2>
 8011c5c:	f643 4020 	movw	r0, #15392	; 0x3c20
 8011c60:	3101      	adds	r1, #1
 8011c62:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011c66:	3210      	adds	r2, #16
 8011c68:	e886 0021 	stmia.w	r6, {r0, r5}
 8011c6c:	3608      	adds	r6, #8
 8011c6e:	2907      	cmp	r1, #7
 8011c70:	9215      	str	r2, [sp, #84]	; 0x54
 8011c72:	9114      	str	r1, [sp, #80]	; 0x50
 8011c74:	f300 8283 	bgt.w	801217e <_vfiprintf_r+0xde2>
 8011c78:	3c10      	subs	r4, #16
 8011c7a:	2c10      	cmp	r4, #16
 8011c7c:	dd32      	ble.n	8011ce4 <_vfiprintf_r+0x948>
 8011c7e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011c82:	f8dd b018 	ldr.w	fp, [sp, #24]
 8011c86:	e00f      	b.n	8011ca8 <_vfiprintf_r+0x90c>
 8011c88:	f643 4020 	movw	r0, #15392	; 0x3c20
 8011c8c:	1c59      	adds	r1, r3, #1
 8011c8e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011c92:	3210      	adds	r2, #16
 8011c94:	e886 0021 	stmia.w	r6, {r0, r5}
 8011c98:	3608      	adds	r6, #8
 8011c9a:	2907      	cmp	r1, #7
 8011c9c:	9215      	str	r2, [sp, #84]	; 0x54
 8011c9e:	9114      	str	r1, [sp, #80]	; 0x50
 8011ca0:	dc49      	bgt.n	8011d36 <_vfiprintf_r+0x99a>
 8011ca2:	3c10      	subs	r4, #16
 8011ca4:	2c10      	cmp	r4, #16
 8011ca6:	dd1d      	ble.n	8011ce4 <_vfiprintf_r+0x948>
 8011ca8:	1c4b      	adds	r3, r1, #1
 8011caa:	f643 4120 	movw	r1, #15392	; 0x3c20
 8011cae:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011cb2:	3210      	adds	r2, #16
 8011cb4:	e886 0022 	stmia.w	r6, {r1, r5}
 8011cb8:	3608      	adds	r6, #8
 8011cba:	2b07      	cmp	r3, #7
 8011cbc:	9215      	str	r2, [sp, #84]	; 0x54
 8011cbe:	9314      	str	r3, [sp, #80]	; 0x50
 8011cc0:	f1a4 0410 	sub.w	r4, r4, #16
 8011cc4:	dde0      	ble.n	8011c88 <_vfiprintf_r+0x8ec>
 8011cc6:	4640      	mov	r0, r8
 8011cc8:	4659      	mov	r1, fp
 8011cca:	aa13      	add	r2, sp, #76	; 0x4c
 8011ccc:	f7ff fb06 	bl	80112dc <__sprint_r>
 8011cd0:	2800      	cmp	r0, #0
 8011cd2:	f040 826c 	bne.w	80121ae <_vfiprintf_r+0xe12>
 8011cd6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011cd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011cda:	ae20      	add	r6, sp, #128	; 0x80
 8011cdc:	e7d4      	b.n	8011c88 <_vfiprintf_r+0x8ec>
 8011cde:	9914      	ldr	r1, [sp, #80]	; 0x50
 8011ce0:	f8df a5cc 	ldr.w	sl, [pc, #1484]	; 80122b0 <_vfiprintf_r+0xf14>
 8011ce4:	1c48      	adds	r0, r1, #1
 8011ce6:	18a2      	adds	r2, r4, r2
 8011ce8:	2807      	cmp	r0, #7
 8011cea:	f8c6 a000 	str.w	sl, [r6]
 8011cee:	6074      	str	r4, [r6, #4]
 8011cf0:	9215      	str	r2, [sp, #84]	; 0x54
 8011cf2:	9014      	str	r0, [sp, #80]	; 0x50
 8011cf4:	dd08      	ble.n	8011d08 <_vfiprintf_r+0x96c>
 8011cf6:	9805      	ldr	r0, [sp, #20]
 8011cf8:	9906      	ldr	r1, [sp, #24]
 8011cfa:	aa13      	add	r2, sp, #76	; 0x4c
 8011cfc:	f7ff faee 	bl	80112dc <__sprint_r>
 8011d00:	2800      	cmp	r0, #0
 8011d02:	f040 80ee 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8011d06:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011d08:	9908      	ldr	r1, [sp, #32]
 8011d0a:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d10:	459a      	cmp	sl, r3
 8011d12:	bfac      	ite	ge
 8011d14:	4451      	addge	r1, sl
 8011d16:	18c9      	addlt	r1, r1, r3
 8011d18:	9108      	str	r1, [sp, #32]
 8011d1a:	2a00      	cmp	r2, #0
 8011d1c:	f040 80d9 	bne.w	8011ed2 <_vfiprintf_r+0xb36>
 8011d20:	f899 0000 	ldrb.w	r0, [r9]
 8011d24:	2600      	movs	r6, #0
 8011d26:	9614      	str	r6, [sp, #80]	; 0x50
 8011d28:	ae20      	add	r6, sp, #128	; 0x80
 8011d2a:	2800      	cmp	r0, #0
 8011d2c:	f47f ab74 	bne.w	8011418 <_vfiprintf_r+0x7c>
 8011d30:	464c      	mov	r4, r9
 8011d32:	f7ff bb91 	b.w	8011458 <_vfiprintf_r+0xbc>
 8011d36:	4640      	mov	r0, r8
 8011d38:	4659      	mov	r1, fp
 8011d3a:	aa13      	add	r2, sp, #76	; 0x4c
 8011d3c:	f7ff face 	bl	80112dc <__sprint_r>
 8011d40:	2800      	cmp	r0, #0
 8011d42:	f040 8234 	bne.w	80121ae <_vfiprintf_r+0xe12>
 8011d46:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011d48:	9914      	ldr	r1, [sp, #80]	; 0x50
 8011d4a:	ae20      	add	r6, sp, #128	; 0x80
 8011d4c:	e7a9      	b.n	8011ca2 <_vfiprintf_r+0x906>
 8011d4e:	2b01      	cmp	r3, #1
 8011d50:	f000 8124 	beq.w	8011f9c <_vfiprintf_r+0xc00>
 8011d54:	2b02      	cmp	r3, #2
 8011d56:	f10d 017f 	add.w	r1, sp, #127	; 0x7f
 8011d5a:	f000 80ff 	beq.w	8011f5c <_vfiprintf_r+0xbc0>
 8011d5e:	f8cd a010 	str.w	sl, [sp, #16]
 8011d62:	f04f 0a07 	mov.w	sl, #7
 8011d66:	08e3      	lsrs	r3, r4, #3
 8011d68:	ea04 020a 	and.w	r2, r4, sl
 8011d6c:	08e8      	lsrs	r0, r5, #3
 8011d6e:	ea43 7445 	orr.w	r4, r3, r5, lsl #29
 8011d72:	3230      	adds	r2, #48	; 0x30
 8011d74:	4605      	mov	r5, r0
 8011d76:	b2d2      	uxtb	r2, r2
 8011d78:	ea54 0b05 	orrs.w	fp, r4, r5
 8011d7c:	4688      	mov	r8, r1
 8011d7e:	700a      	strb	r2, [r1, #0]
 8011d80:	f101 31ff 	add.w	r1, r1, #4294967295
 8011d84:	d1ed      	bne.n	8011d62 <_vfiprintf_r+0x9c6>
 8011d86:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011d8a:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011d8e:	f01b 0f01 	tst.w	fp, #1
 8011d92:	4645      	mov	r5, r8
 8011d94:	d005      	beq.n	8011da2 <_vfiprintf_r+0xa06>
 8011d96:	2a30      	cmp	r2, #48	; 0x30
 8011d98:	d003      	beq.n	8011da2 <_vfiprintf_r+0xa06>
 8011d9a:	4688      	mov	r8, r1
 8011d9c:	2130      	movs	r1, #48	; 0x30
 8011d9e:	f805 1c01 	strb.w	r1, [r5, #-1]
 8011da2:	9b02      	ldr	r3, [sp, #8]
 8011da4:	ebc8 0003 	rsb	r0, r8, r3
 8011da8:	9007      	str	r0, [sp, #28]
 8011daa:	f7ff bbfd 	b.w	80115a8 <_vfiprintf_r+0x20c>
 8011dae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011db0:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011db4:	ebca 0404 	rsb	r4, sl, r4
 8011db8:	2c00      	cmp	r4, #0
 8011dba:	f77f ae7f 	ble.w	8011abc <_vfiprintf_r+0x720>
 8011dbe:	2c10      	cmp	r4, #16
 8011dc0:	f340 8258 	ble.w	8012274 <_vfiprintf_r+0xed8>
 8011dc4:	2510      	movs	r5, #16
 8011dc6:	3301      	adds	r3, #1
 8011dc8:	f1a4 0a11 	sub.w	sl, r4, #17
 8011dcc:	1952      	adds	r2, r2, r5
 8011dce:	6037      	str	r7, [r6, #0]
 8011dd0:	6075      	str	r5, [r6, #4]
 8011dd2:	3608      	adds	r6, #8
 8011dd4:	2b07      	cmp	r3, #7
 8011dd6:	9215      	str	r2, [sp, #84]	; 0x54
 8011dd8:	9314      	str	r3, [sp, #80]	; 0x50
 8011dda:	f8df b4d8 	ldr.w	fp, [pc, #1240]	; 80122b4 <_vfiprintf_r+0xf18>
 8011dde:	f3ca 1a00 	ubfx	sl, sl, #4, #1
 8011de2:	f300 81d8 	bgt.w	8012196 <_vfiprintf_r+0xdfa>
 8011de6:	3c10      	subs	r4, #16
 8011de8:	2c10      	cmp	r4, #16
 8011dea:	dd45      	ble.n	8011e78 <_vfiprintf_r+0xadc>
 8011dec:	f1ba 0f00 	cmp.w	sl, #0
 8011df0:	d00c      	beq.n	8011e0c <_vfiprintf_r+0xa70>
 8011df2:	3301      	adds	r3, #1
 8011df4:	3210      	adds	r2, #16
 8011df6:	6037      	str	r7, [r6, #0]
 8011df8:	6075      	str	r5, [r6, #4]
 8011dfa:	3608      	adds	r6, #8
 8011dfc:	2b07      	cmp	r3, #7
 8011dfe:	9215      	str	r2, [sp, #84]	; 0x54
 8011e00:	9314      	str	r3, [sp, #80]	; 0x50
 8011e02:	f300 81d6 	bgt.w	80121b2 <_vfiprintf_r+0xe16>
 8011e06:	3c10      	subs	r4, #16
 8011e08:	2c10      	cmp	r4, #16
 8011e0a:	dd35      	ble.n	8011e78 <_vfiprintf_r+0xadc>
 8011e0c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8011e10:	f8dd a014 	ldr.w	sl, [sp, #20]
 8011e14:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8011e18:	e00b      	b.n	8011e32 <_vfiprintf_r+0xa96>
 8011e1a:	3301      	adds	r3, #1
 8011e1c:	3210      	adds	r2, #16
 8011e1e:	6037      	str	r7, [r6, #0]
 8011e20:	6075      	str	r5, [r6, #4]
 8011e22:	3608      	adds	r6, #8
 8011e24:	2b07      	cmp	r3, #7
 8011e26:	9215      	str	r2, [sp, #84]	; 0x54
 8011e28:	9314      	str	r3, [sp, #80]	; 0x50
 8011e2a:	dc17      	bgt.n	8011e5c <_vfiprintf_r+0xac0>
 8011e2c:	3c10      	subs	r4, #16
 8011e2e:	2c10      	cmp	r4, #16
 8011e30:	dd20      	ble.n	8011e74 <_vfiprintf_r+0xad8>
 8011e32:	3301      	adds	r3, #1
 8011e34:	3210      	adds	r2, #16
 8011e36:	6037      	str	r7, [r6, #0]
 8011e38:	6075      	str	r5, [r6, #4]
 8011e3a:	3608      	adds	r6, #8
 8011e3c:	2b07      	cmp	r3, #7
 8011e3e:	9215      	str	r2, [sp, #84]	; 0x54
 8011e40:	9314      	str	r3, [sp, #80]	; 0x50
 8011e42:	f1a4 0410 	sub.w	r4, r4, #16
 8011e46:	dde8      	ble.n	8011e1a <_vfiprintf_r+0xa7e>
 8011e48:	4650      	mov	r0, sl
 8011e4a:	4641      	mov	r1, r8
 8011e4c:	aa13      	add	r2, sp, #76	; 0x4c
 8011e4e:	f7ff fa45 	bl	80112dc <__sprint_r>
 8011e52:	bb38      	cbnz	r0, 8011ea4 <_vfiprintf_r+0xb08>
 8011e54:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011e56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e58:	ae20      	add	r6, sp, #128	; 0x80
 8011e5a:	e7de      	b.n	8011e1a <_vfiprintf_r+0xa7e>
 8011e5c:	4650      	mov	r0, sl
 8011e5e:	4641      	mov	r1, r8
 8011e60:	aa13      	add	r2, sp, #76	; 0x4c
 8011e62:	f7ff fa3b 	bl	80112dc <__sprint_r>
 8011e66:	b9e8      	cbnz	r0, 8011ea4 <_vfiprintf_r+0xb08>
 8011e68:	3c10      	subs	r4, #16
 8011e6a:	2c10      	cmp	r4, #16
 8011e6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011e6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e70:	ae20      	add	r6, sp, #128	; 0x80
 8011e72:	dcde      	bgt.n	8011e32 <_vfiprintf_r+0xa96>
 8011e74:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8011e78:	3301      	adds	r3, #1
 8011e7a:	1912      	adds	r2, r2, r4
 8011e7c:	f8c6 b000 	str.w	fp, [r6]
 8011e80:	6074      	str	r4, [r6, #4]
 8011e82:	3608      	adds	r6, #8
 8011e84:	2b07      	cmp	r3, #7
 8011e86:	9215      	str	r2, [sp, #84]	; 0x54
 8011e88:	9314      	str	r3, [sp, #80]	; 0x50
 8011e8a:	f77f ae17 	ble.w	8011abc <_vfiprintf_r+0x720>
 8011e8e:	9805      	ldr	r0, [sp, #20]
 8011e90:	9906      	ldr	r1, [sp, #24]
 8011e92:	aa13      	add	r2, sp, #76	; 0x4c
 8011e94:	f7ff fa22 	bl	80112dc <__sprint_r>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	d122      	bne.n	8011ee2 <_vfiprintf_r+0xb46>
 8011e9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011e9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ea0:	ae20      	add	r6, sp, #128	; 0x80
 8011ea2:	e60b      	b.n	8011abc <_vfiprintf_r+0x720>
 8011ea4:	46c1      	mov	r9, r8
 8011ea6:	f8b9 000c 	ldrh.w	r0, [r9, #12]
 8011eaa:	f000 0140 	and.w	r1, r0, #64	; 0x40
 8011eae:	b20b      	sxth	r3, r1
 8011eb0:	b113      	cbz	r3, 8011eb8 <_vfiprintf_r+0xb1c>
 8011eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8011eb6:	9208      	str	r2, [sp, #32]
 8011eb8:	9808      	ldr	r0, [sp, #32]
 8011eba:	b031      	add	sp, #196	; 0xc4
 8011ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ec0:	9805      	ldr	r0, [sp, #20]
 8011ec2:	9906      	ldr	r1, [sp, #24]
 8011ec4:	aa13      	add	r2, sp, #76	; 0x4c
 8011ec6:	f7ff fa09 	bl	80112dc <__sprint_r>
 8011eca:	b950      	cbnz	r0, 8011ee2 <_vfiprintf_r+0xb46>
 8011ecc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011ece:	ae20      	add	r6, sp, #128	; 0x80
 8011ed0:	e69c      	b.n	8011c0c <_vfiprintf_r+0x870>
 8011ed2:	9805      	ldr	r0, [sp, #20]
 8011ed4:	9906      	ldr	r1, [sp, #24]
 8011ed6:	aa13      	add	r2, sp, #76	; 0x4c
 8011ed8:	f7ff fa00 	bl	80112dc <__sprint_r>
 8011edc:	2800      	cmp	r0, #0
 8011ede:	f43f af1f 	beq.w	8011d20 <_vfiprintf_r+0x984>
 8011ee2:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8011ee6:	e7de      	b.n	8011ea6 <_vfiprintf_r+0xb0a>
 8011ee8:	9805      	ldr	r0, [sp, #20]
 8011eea:	9906      	ldr	r1, [sp, #24]
 8011eec:	aa13      	add	r2, sp, #76	; 0x4c
 8011eee:	f7ff f9f5 	bl	80112dc <__sprint_r>
 8011ef2:	2800      	cmp	r0, #0
 8011ef4:	d1f5      	bne.n	8011ee2 <_vfiprintf_r+0xb46>
 8011ef6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011ef8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011efa:	ae20      	add	r6, sp, #128	; 0x80
 8011efc:	e5fa      	b.n	8011af4 <_vfiprintf_r+0x758>
 8011efe:	9805      	ldr	r0, [sp, #20]
 8011f00:	9906      	ldr	r1, [sp, #24]
 8011f02:	aa13      	add	r2, sp, #76	; 0x4c
 8011f04:	f7ff f9ea 	bl	80112dc <__sprint_r>
 8011f08:	2800      	cmp	r0, #0
 8011f0a:	d1ea      	bne.n	8011ee2 <_vfiprintf_r+0xb46>
 8011f0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011f0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011f10:	ae20      	add	r6, sp, #128	; 0x80
 8011f12:	e5ff      	b.n	8011b14 <_vfiprintf_r+0x778>
 8011f14:	9805      	ldr	r0, [sp, #20]
 8011f16:	4649      	mov	r1, r9
 8011f18:	f7fb f974 	bl	800d204 <__swsetup_r>
 8011f1c:	2800      	cmp	r0, #0
 8011f1e:	d1c8      	bne.n	8011eb2 <_vfiprintf_r+0xb16>
 8011f20:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 8011f24:	f001 021a 	and.w	r2, r1, #26
 8011f28:	2a0a      	cmp	r2, #10
 8011f2a:	f47f aa64 	bne.w	80113f6 <_vfiprintf_r+0x5a>
 8011f2e:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	f6ff aa5f 	blt.w	80113f6 <_vfiprintf_r+0x5a>
 8011f38:	9805      	ldr	r0, [sp, #20]
 8011f3a:	4649      	mov	r1, r9
 8011f3c:	462a      	mov	r2, r5
 8011f3e:	4623      	mov	r3, r4
 8011f40:	f000 f9bc 	bl	80122bc <__sbprintf>
 8011f44:	9008      	str	r0, [sp, #32]
 8011f46:	e7b7      	b.n	8011eb8 <_vfiprintf_r+0xb1c>
 8011f48:	9805      	ldr	r0, [sp, #20]
 8011f4a:	9906      	ldr	r1, [sp, #24]
 8011f4c:	aa13      	add	r2, sp, #76	; 0x4c
 8011f4e:	f7ff f9c5 	bl	80112dc <__sprint_r>
 8011f52:	2800      	cmp	r0, #0
 8011f54:	d1c5      	bne.n	8011ee2 <_vfiprintf_r+0xb46>
 8011f56:	ae20      	add	r6, sp, #128	; 0x80
 8011f58:	f7ff ba7b 	b.w	8011452 <_vfiprintf_r+0xb6>
 8011f5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8011f5e:	f8cd a010 	str.w	sl, [sp, #16]
 8011f62:	f04f 080f 	mov.w	r8, #15
 8011f66:	ea04 0208 	and.w	r2, r4, r8
 8011f6a:	1883      	adds	r3, r0, r2
 8011f6c:	0924      	lsrs	r4, r4, #4
 8011f6e:	ea44 7205 	orr.w	r2, r4, r5, lsl #28
 8011f72:	ea4f 1a15 	mov.w	sl, r5, lsr #4
 8011f76:	4688      	mov	r8, r1
 8011f78:	4614      	mov	r4, r2
 8011f7a:	7819      	ldrb	r1, [r3, #0]
 8011f7c:	4655      	mov	r5, sl
 8011f7e:	ea54 0b05 	orrs.w	fp, r4, r5
 8011f82:	f888 1000 	strb.w	r1, [r8]
 8011f86:	f108 31ff 	add.w	r1, r8, #4294967295
 8011f8a:	d1ea      	bne.n	8011f62 <_vfiprintf_r+0xbc6>
 8011f8c:	9d02      	ldr	r5, [sp, #8]
 8011f8e:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011f92:	ebc8 0005 	rsb	r0, r8, r5
 8011f96:	9007      	str	r0, [sp, #28]
 8011f98:	f7ff bb06 	b.w	80115a8 <_vfiprintf_r+0x20c>
 8011f9c:	2d00      	cmp	r5, #0
 8011f9e:	bf08      	it	eq
 8011fa0:	2c0a      	cmpeq	r4, #10
 8011fa2:	d37b      	bcc.n	801209c <_vfiprintf_r+0xd00>
 8011fa4:	f10d 0e7f 	add.w	lr, sp, #127	; 0x7f
 8011fa8:	9604      	str	r6, [sp, #16]
 8011faa:	46e3      	mov	fp, ip
 8011fac:	4676      	mov	r6, lr
 8011fae:	4620      	mov	r0, r4
 8011fb0:	4629      	mov	r1, r5
 8011fb2:	220a      	movs	r2, #10
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	f001 f963 	bl	8013280 <__aeabi_uldivmod>
 8011fba:	3230      	adds	r2, #48	; 0x30
 8011fbc:	7032      	strb	r2, [r6, #0]
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	4629      	mov	r1, r5
 8011fc2:	220a      	movs	r2, #10
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	f001 f95b 	bl	8013280 <__aeabi_uldivmod>
 8011fca:	4604      	mov	r4, r0
 8011fcc:	460d      	mov	r5, r1
 8011fce:	ea54 0005 	orrs.w	r0, r4, r5
 8011fd2:	46b0      	mov	r8, r6
 8011fd4:	f106 36ff 	add.w	r6, r6, #4294967295
 8011fd8:	d1e9      	bne.n	8011fae <_vfiprintf_r+0xc12>
 8011fda:	9b02      	ldr	r3, [sp, #8]
 8011fdc:	9e04      	ldr	r6, [sp, #16]
 8011fde:	ebc8 0203 	rsb	r2, r8, r3
 8011fe2:	46dc      	mov	ip, fp
 8011fe4:	9207      	str	r2, [sp, #28]
 8011fe6:	f7ff badf 	b.w	80115a8 <_vfiprintf_r+0x20c>
 8011fea:	9805      	ldr	r0, [sp, #20]
 8011fec:	9906      	ldr	r1, [sp, #24]
 8011fee:	aa13      	add	r2, sp, #76	; 0x4c
 8011ff0:	f7ff f974 	bl	80112dc <__sprint_r>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	f47f af74 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8011ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011ffc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ffe:	ae20      	add	r6, sp, #128	; 0x80
 8012000:	e558      	b.n	8011ab4 <_vfiprintf_r+0x718>
 8012002:	9805      	ldr	r0, [sp, #20]
 8012004:	9906      	ldr	r1, [sp, #24]
 8012006:	f8cd c004 	str.w	ip, [sp, #4]
 801200a:	aa13      	add	r2, sp, #76	; 0x4c
 801200c:	f7ff f966 	bl	80112dc <__sprint_r>
 8012010:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012014:	2800      	cmp	r0, #0
 8012016:	f47f af64 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 801201a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801201c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801201e:	ae20      	add	r6, sp, #128	; 0x80
 8012020:	f7ff bbe6 	b.w	80117f0 <_vfiprintf_r+0x454>
 8012024:	f7fc fd0a 	bl	800ea3c <__sinit>
 8012028:	f7ff b9c5 	b.w	80113b6 <_vfiprintf_r+0x1a>
 801202c:	9805      	ldr	r0, [sp, #20]
 801202e:	9906      	ldr	r1, [sp, #24]
 8012030:	aa13      	add	r2, sp, #76	; 0x4c
 8012032:	f7ff f953 	bl	80112dc <__sprint_r>
 8012036:	2800      	cmp	r0, #0
 8012038:	f47f af53 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 801203c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801203e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012040:	ae20      	add	r6, sp, #128	; 0x80
 8012042:	f7ff bbea 	b.w	801181a <_vfiprintf_r+0x47e>
 8012046:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801204a:	f018 0510 	ands.w	r5, r8, #16
 801204e:	d140      	bne.n	80120d2 <_vfiprintf_r+0xd36>
 8012050:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012054:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8012058:	d03b      	beq.n	80120d2 <_vfiprintf_r+0xd36>
 801205a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801205e:	465a      	mov	r2, fp
 8012060:	1d10      	adds	r0, r2, #4
 8012062:	462b      	mov	r3, r5
 8012064:	f8bb 4000 	ldrh.w	r4, [fp]
 8012068:	900b      	str	r0, [sp, #44]	; 0x2c
 801206a:	2500      	movs	r5, #0
 801206c:	f7ff ba7c 	b.w	8011568 <_vfiprintf_r+0x1cc>
 8012070:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012074:	f018 0f10 	tst.w	r8, #16
 8012078:	d153      	bne.n	8012122 <_vfiprintf_r+0xd86>
 801207a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801207e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012082:	f000 80ba 	beq.w	80121fa <_vfiprintf_r+0xe5e>
 8012086:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801208a:	4640      	mov	r0, r8
 801208c:	1d01      	adds	r1, r0, #4
 801208e:	f8b8 4000 	ldrh.w	r4, [r8]
 8012092:	910b      	str	r1, [sp, #44]	; 0x2c
 8012094:	2301      	movs	r3, #1
 8012096:	2500      	movs	r5, #0
 8012098:	f7ff ba66 	b.w	8011568 <_vfiprintf_r+0x1cc>
 801209c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 80120a0:	3430      	adds	r4, #48	; 0x30
 80120a2:	f808 4d41 	strb.w	r4, [r8, #-65]!
 80120a6:	9902      	ldr	r1, [sp, #8]
 80120a8:	ebc8 0501 	rsb	r5, r8, r1
 80120ac:	9507      	str	r5, [sp, #28]
 80120ae:	f7ff ba7b 	b.w	80115a8 <_vfiprintf_r+0x20c>
 80120b2:	f899 3000 	ldrb.w	r3, [r9]
 80120b6:	900b      	str	r0, [sp, #44]	; 0x2c
 80120b8:	f7ff b9dd 	b.w	8011476 <_vfiprintf_r+0xda>
 80120bc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 80120c0:	2230      	movs	r2, #48	; 0x30
 80120c2:	f808 2d41 	strb.w	r2, [r8, #-65]!
 80120c6:	9902      	ldr	r1, [sp, #8]
 80120c8:	ebc8 0001 	rsb	r0, r8, r1
 80120cc:	9007      	str	r0, [sp, #28]
 80120ce:	f7ff ba6b 	b.w	80115a8 <_vfiprintf_r+0x20c>
 80120d2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80120d6:	4641      	mov	r1, r8
 80120d8:	1d0a      	adds	r2, r1, #4
 80120da:	f8d8 4000 	ldr.w	r4, [r8]
 80120de:	920b      	str	r2, [sp, #44]	; 0x2c
 80120e0:	2500      	movs	r5, #0
 80120e2:	f7ff ba41 	b.w	8011568 <_vfiprintf_r+0x1cc>
 80120e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80120ea:	9a08      	ldr	r2, [sp, #32]
 80120ec:	f8db 3000 	ldr.w	r3, [fp]
 80120f0:	465c      	mov	r4, fp
 80120f2:	17d1      	asrs	r1, r2, #31
 80120f4:	1d20      	adds	r0, r4, #4
 80120f6:	601a      	str	r2, [r3, #0]
 80120f8:	6059      	str	r1, [r3, #4]
 80120fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80120fc:	f7ff b987 	b.w	801140e <_vfiprintf_r+0x72>
 8012100:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8012104:	4658      	mov	r0, fp
 8012106:	1d01      	adds	r1, r0, #4
 8012108:	f8db 4000 	ldr.w	r4, [fp]
 801210c:	910b      	str	r1, [sp, #44]	; 0x2c
 801210e:	2500      	movs	r5, #0
 8012110:	f7ff bbce 	b.w	80118b0 <_vfiprintf_r+0x514>
 8012114:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8012118:	f8db 2000 	ldr.w	r2, [fp]
 801211c:	4614      	mov	r4, r2
 801211e:	f7ff bbfa 	b.w	8011916 <_vfiprintf_r+0x57a>
 8012122:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8012126:	f8da 5000 	ldr.w	r5, [sl]
 801212a:	4652      	mov	r2, sl
 801212c:	1d13      	adds	r3, r2, #4
 801212e:	462c      	mov	r4, r5
 8012130:	930b      	str	r3, [sp, #44]	; 0x2c
 8012132:	2500      	movs	r5, #0
 8012134:	2301      	movs	r3, #1
 8012136:	f7ff ba17 	b.w	8011568 <_vfiprintf_r+0x1cc>
 801213a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801213e:	784b      	ldrb	r3, [r1, #1]
 8012140:	f04a 0a20 	orr.w	sl, sl, #32
 8012144:	f109 0901 	add.w	r9, r9, #1
 8012148:	f8cd a00c 	str.w	sl, [sp, #12]
 801214c:	f7ff b993 	b.w	8011476 <_vfiprintf_r+0xda>
 8012150:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8012154:	9808      	ldr	r0, [sp, #32]
 8012156:	f8db 3000 	ldr.w	r3, [fp]
 801215a:	4659      	mov	r1, fp
 801215c:	1d0c      	adds	r4, r1, #4
 801215e:	940b      	str	r4, [sp, #44]	; 0x2c
 8012160:	6018      	str	r0, [r3, #0]
 8012162:	f7ff b954 	b.w	801140e <_vfiprintf_r+0x72>
 8012166:	9805      	ldr	r0, [sp, #20]
 8012168:	9906      	ldr	r1, [sp, #24]
 801216a:	aa13      	add	r2, sp, #76	; 0x4c
 801216c:	f7ff f8b6 	bl	80112dc <__sprint_r>
 8012170:	2800      	cmp	r0, #0
 8012172:	f47f aeb6 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 8012176:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012178:	9914      	ldr	r1, [sp, #80]	; 0x50
 801217a:	ae20      	add	r6, sp, #128	; 0x80
 801217c:	e568      	b.n	8011c50 <_vfiprintf_r+0x8b4>
 801217e:	9805      	ldr	r0, [sp, #20]
 8012180:	9906      	ldr	r1, [sp, #24]
 8012182:	aa13      	add	r2, sp, #76	; 0x4c
 8012184:	f7ff f8aa 	bl	80112dc <__sprint_r>
 8012188:	2800      	cmp	r0, #0
 801218a:	f47f aeaa 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 801218e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012190:	9914      	ldr	r1, [sp, #80]	; 0x50
 8012192:	ae20      	add	r6, sp, #128	; 0x80
 8012194:	e570      	b.n	8011c78 <_vfiprintf_r+0x8dc>
 8012196:	9805      	ldr	r0, [sp, #20]
 8012198:	9906      	ldr	r1, [sp, #24]
 801219a:	aa13      	add	r2, sp, #76	; 0x4c
 801219c:	f7ff f89e 	bl	80112dc <__sprint_r>
 80121a0:	2800      	cmp	r0, #0
 80121a2:	f47f ae9e 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 80121a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80121a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80121aa:	ae20      	add	r6, sp, #128	; 0x80
 80121ac:	e61b      	b.n	8011de6 <_vfiprintf_r+0xa4a>
 80121ae:	46d9      	mov	r9, fp
 80121b0:	e679      	b.n	8011ea6 <_vfiprintf_r+0xb0a>
 80121b2:	9805      	ldr	r0, [sp, #20]
 80121b4:	9906      	ldr	r1, [sp, #24]
 80121b6:	aa13      	add	r2, sp, #76	; 0x4c
 80121b8:	f7ff f890 	bl	80112dc <__sprint_r>
 80121bc:	2800      	cmp	r0, #0
 80121be:	f47f ae90 	bne.w	8011ee2 <_vfiprintf_r+0xb46>
 80121c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80121c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80121c6:	ae20      	add	r6, sp, #128	; 0x80
 80121c8:	e61d      	b.n	8011e06 <_vfiprintf_r+0xa6a>
 80121ca:	f7f7 f86d 	bl	80092a8 <strlen>
 80121ce:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 80121d2:	9007      	str	r0, [sp, #28]
 80121d4:	950b      	str	r5, [sp, #44]	; 0x2c
 80121d6:	9409      	str	r4, [sp, #36]	; 0x24
 80121d8:	f7ff b9e8 	b.w	80115ac <_vfiprintf_r+0x210>
 80121dc:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80122b4 <_vfiprintf_r+0xf18>
 80121e0:	e4f3      	b.n	8011bca <_vfiprintf_r+0x82e>
 80121e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80121e4:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80121e8:	2a00      	cmp	r2, #0
 80121ea:	f43f ae5c 	beq.w	8011ea6 <_vfiprintf_r+0xb0a>
 80121ee:	9805      	ldr	r0, [sp, #20]
 80121f0:	4649      	mov	r1, r9
 80121f2:	aa13      	add	r2, sp, #76	; 0x4c
 80121f4:	f7ff f872 	bl	80112dc <__sprint_r>
 80121f8:	e655      	b.n	8011ea6 <_vfiprintf_r+0xb0a>
 80121fa:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80121fe:	f8db 1000 	ldr.w	r1, [fp]
 8012202:	465a      	mov	r2, fp
 8012204:	1d13      	adds	r3, r2, #4
 8012206:	930b      	str	r3, [sp, #44]	; 0x2c
 8012208:	460c      	mov	r4, r1
 801220a:	2500      	movs	r5, #0
 801220c:	2301      	movs	r3, #1
 801220e:	f7ff b9ab 	b.w	8011568 <_vfiprintf_r+0x1cc>
 8012212:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8012216:	f8d8 2000 	ldr.w	r2, [r8]
 801221a:	4640      	mov	r0, r8
 801221c:	1d01      	adds	r1, r0, #4
 801221e:	4614      	mov	r4, r2
 8012220:	2500      	movs	r5, #0
 8012222:	910b      	str	r1, [sp, #44]	; 0x2c
 8012224:	f7ff bb44 	b.w	80118b0 <_vfiprintf_r+0x514>
 8012228:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 801222c:	f8da 4000 	ldr.w	r4, [sl]
 8012230:	4651      	mov	r1, sl
 8012232:	17e5      	asrs	r5, r4, #31
 8012234:	1d08      	adds	r0, r1, #4
 8012236:	4622      	mov	r2, r4
 8012238:	462b      	mov	r3, r5
 801223a:	900b      	str	r0, [sp, #44]	; 0x2c
 801223c:	f7ff ba88 	b.w	8011750 <_vfiprintf_r+0x3b4>
 8012240:	f1bc 0f06 	cmp.w	ip, #6
 8012244:	bf34      	ite	cc
 8012246:	4663      	movcc	r3, ip
 8012248:	2306      	movcs	r3, #6
 801224a:	ea23 78e3 	bic.w	r8, r3, r3, asr #31
 801224e:	f8cd 8010 	str.w	r8, [sp, #16]
 8012252:	9307      	str	r3, [sp, #28]
 8012254:	950b      	str	r5, [sp, #44]	; 0x2c
 8012256:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80122b8 <_vfiprintf_r+0xf1c>
 801225a:	f7ff ba94 	b.w	8011786 <_vfiprintf_r+0x3ea>
 801225e:	4681      	mov	r9, r0
 8012260:	f04f 0c00 	mov.w	ip, #0
 8012264:	f7ff b909 	b.w	801147a <_vfiprintf_r+0xde>
 8012268:	4811      	ldr	r0, [pc, #68]	; (80122b0 <_vfiprintf_r+0xf14>)
 801226a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801226c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801226e:	900d      	str	r0, [sp, #52]	; 0x34
 8012270:	f7ff bbfa 	b.w	8011a68 <_vfiprintf_r+0x6cc>
 8012274:	f8df b03c 	ldr.w	fp, [pc, #60]	; 80122b4 <_vfiprintf_r+0xf18>
 8012278:	e5fe      	b.n	8011e78 <_vfiprintf_r+0xadc>
 801227a:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 801227e:	950b      	str	r5, [sp, #44]	; 0x2c
 8012280:	f8cd b01c 	str.w	fp, [sp, #28]
 8012284:	9009      	str	r0, [sp, #36]	; 0x24
 8012286:	f7ff b991 	b.w	80115ac <_vfiprintf_r+0x210>
 801228a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801228e:	f8db c000 	ldr.w	ip, [fp]
 8012292:	465b      	mov	r3, fp
 8012294:	1d19      	adds	r1, r3, #4
 8012296:	f1bc 0f00 	cmp.w	ip, #0
 801229a:	f899 3001 	ldrb.w	r3, [r9, #1]
 801229e:	910b      	str	r1, [sp, #44]	; 0x2c
 80122a0:	4681      	mov	r9, r0
 80122a2:	f6bf a8e8 	bge.w	8011476 <_vfiprintf_r+0xda>
 80122a6:	f04f 3cff 	mov.w	ip, #4294967295
 80122aa:	f7ff b8e4 	b.w	8011476 <_vfiprintf_r+0xda>
 80122ae:	bf00      	nop
 80122b0:	08013c20 	.word	0x08013c20
 80122b4:	08013c30 	.word	0x08013c30
 80122b8:	08013a6c 	.word	0x08013a6c

080122bc <__sbprintf>:
 80122bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80122c0:	460c      	mov	r4, r1
 80122c2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80122c6:	69e7      	ldr	r7, [r4, #28]
 80122c8:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 80122cc:	6e49      	ldr	r1, [r1, #100]	; 0x64
 80122ce:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
 80122d2:	9707      	str	r7, [sp, #28]
 80122d4:	ad1a      	add	r5, sp, #104	; 0x68
 80122d6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80122d8:	9119      	str	r1, [sp, #100]	; 0x64
 80122da:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80122de:	9500      	str	r5, [sp, #0]
 80122e0:	9504      	str	r5, [sp, #16]
 80122e2:	f029 0902 	bic.w	r9, r9, #2
 80122e6:	2500      	movs	r5, #0
 80122e8:	4669      	mov	r1, sp
 80122ea:	9506      	str	r5, [sp, #24]
 80122ec:	4680      	mov	r8, r0
 80122ee:	f8ad 900c 	strh.w	r9, [sp, #12]
 80122f2:	f8ad c00e 	strh.w	ip, [sp, #14]
 80122f6:	9709      	str	r7, [sp, #36]	; 0x24
 80122f8:	9602      	str	r6, [sp, #8]
 80122fa:	9605      	str	r6, [sp, #20]
 80122fc:	f7ff f84e 	bl	801139c <_vfiprintf_r>
 8012300:	1e05      	subs	r5, r0, #0
 8012302:	db07      	blt.n	8012314 <__sbprintf+0x58>
 8012304:	4640      	mov	r0, r8
 8012306:	4669      	mov	r1, sp
 8012308:	f7fc fa82 	bl	800e810 <_fflush_r>
 801230c:	2800      	cmp	r0, #0
 801230e:	bf18      	it	ne
 8012310:	f04f 35ff 	movne.w	r5, #4294967295
 8012314:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8012318:	f003 0040 	and.w	r0, r3, #64	; 0x40
 801231c:	b202      	sxth	r2, r0
 801231e:	b11a      	cbz	r2, 8012328 <__sbprintf+0x6c>
 8012320:	89a1      	ldrh	r1, [r4, #12]
 8012322:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 8012326:	81a3      	strh	r3, [r4, #12]
 8012328:	4628      	mov	r0, r5
 801232a:	b01b      	add	sp, #108	; 0x6c
 801232c:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8012330:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08012334 <vfiprintf>:
 8012334:	b470      	push	{r4, r5, r6}
 8012336:	f640 0470 	movw	r4, #2160	; 0x870
 801233a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801233e:	4606      	mov	r6, r0
 8012340:	460d      	mov	r5, r1
 8012342:	6820      	ldr	r0, [r4, #0]
 8012344:	4613      	mov	r3, r2
 8012346:	4631      	mov	r1, r6
 8012348:	462a      	mov	r2, r5
 801234a:	bc70      	pop	{r4, r5, r6}
 801234c:	f7ff b826 	b.w	801139c <_vfiprintf_r>

08012350 <_write_r>:
 8012350:	b538      	push	{r3, r4, r5, lr}
 8012352:	4c08      	ldr	r4, [pc, #32]	; (8012374 <_write_r+0x24>)
 8012354:	4605      	mov	r5, r0
 8012356:	4608      	mov	r0, r1
 8012358:	4611      	mov	r1, r2
 801235a:	461a      	mov	r2, r3
 801235c:	2300      	movs	r3, #0
 801235e:	6023      	str	r3, [r4, #0]
 8012360:	f7f2 fee0 	bl	8005124 <_write>
 8012364:	1c43      	adds	r3, r0, #1
 8012366:	d000      	beq.n	801236a <_write_r+0x1a>
 8012368:	bd38      	pop	{r3, r4, r5, pc}
 801236a:	6821      	ldr	r1, [r4, #0]
 801236c:	2900      	cmp	r1, #0
 801236e:	d0fb      	beq.n	8012368 <_write_r+0x18>
 8012370:	6029      	str	r1, [r5, #0]
 8012372:	bd38      	pop	{r3, r4, r5, pc}
 8012374:	20001d98 	.word	0x20001d98

08012378 <_calloc_r>:
 8012378:	b510      	push	{r4, lr}
 801237a:	fb01 f102 	mul.w	r1, r1, r2
 801237e:	f7f6 fa53 	bl	8008828 <_malloc_r>
 8012382:	4604      	mov	r4, r0
 8012384:	b168      	cbz	r0, 80123a2 <_calloc_r+0x2a>
 8012386:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801238a:	f022 0103 	bic.w	r1, r2, #3
 801238e:	1f0a      	subs	r2, r1, #4
 8012390:	2a24      	cmp	r2, #36	; 0x24
 8012392:	d818      	bhi.n	80123c6 <_calloc_r+0x4e>
 8012394:	2a13      	cmp	r2, #19
 8012396:	d806      	bhi.n	80123a6 <_calloc_r+0x2e>
 8012398:	4603      	mov	r3, r0
 801239a:	2000      	movs	r0, #0
 801239c:	6018      	str	r0, [r3, #0]
 801239e:	6058      	str	r0, [r3, #4]
 80123a0:	6098      	str	r0, [r3, #8]
 80123a2:	4620      	mov	r0, r4
 80123a4:	bd10      	pop	{r4, pc}
 80123a6:	2300      	movs	r3, #0
 80123a8:	2a1b      	cmp	r2, #27
 80123aa:	6003      	str	r3, [r0, #0]
 80123ac:	6043      	str	r3, [r0, #4]
 80123ae:	d90f      	bls.n	80123d0 <_calloc_r+0x58>
 80123b0:	2a24      	cmp	r2, #36	; 0x24
 80123b2:	6083      	str	r3, [r0, #8]
 80123b4:	60c3      	str	r3, [r0, #12]
 80123b6:	bf05      	ittet	eq
 80123b8:	6103      	streq	r3, [r0, #16]
 80123ba:	6143      	streq	r3, [r0, #20]
 80123bc:	f100 0310 	addne.w	r3, r0, #16
 80123c0:	f100 0318 	addeq.w	r3, r0, #24
 80123c4:	e7e9      	b.n	801239a <_calloc_r+0x22>
 80123c6:	2100      	movs	r1, #0
 80123c8:	f7fc ff5e 	bl	800f288 <memset>
 80123cc:	4620      	mov	r0, r4
 80123ce:	bd10      	pop	{r4, pc}
 80123d0:	f100 0308 	add.w	r3, r0, #8
 80123d4:	e7e1      	b.n	801239a <_calloc_r+0x22>
 80123d6:	bf00      	nop

080123d8 <_close_r>:
 80123d8:	b538      	push	{r3, r4, r5, lr}
 80123da:	4c07      	ldr	r4, [pc, #28]	; (80123f8 <_close_r+0x20>)
 80123dc:	2300      	movs	r3, #0
 80123de:	4605      	mov	r5, r0
 80123e0:	4608      	mov	r0, r1
 80123e2:	6023      	str	r3, [r4, #0]
 80123e4:	f7f2 feac 	bl	8005140 <_close>
 80123e8:	1c43      	adds	r3, r0, #1
 80123ea:	d000      	beq.n	80123ee <_close_r+0x16>
 80123ec:	bd38      	pop	{r3, r4, r5, pc}
 80123ee:	6821      	ldr	r1, [r4, #0]
 80123f0:	2900      	cmp	r1, #0
 80123f2:	d0fb      	beq.n	80123ec <_close_r+0x14>
 80123f4:	6029      	str	r1, [r5, #0]
 80123f6:	bd38      	pop	{r3, r4, r5, pc}
 80123f8:	20001d98 	.word	0x20001d98

080123fc <_fclose_r>:
 80123fc:	b570      	push	{r4, r5, r6, lr}
 80123fe:	460c      	mov	r4, r1
 8012400:	4605      	mov	r5, r0
 8012402:	2900      	cmp	r1, #0
 8012404:	d034      	beq.n	8012470 <_fclose_r+0x74>
 8012406:	f7fc fb91 	bl	800eb2c <__sfp_lock_acquire>
 801240a:	b115      	cbz	r5, 8012412 <_fclose_r+0x16>
 801240c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801240e:	2b00      	cmp	r3, #0
 8012410:	d031      	beq.n	8012476 <_fclose_r+0x7a>
 8012412:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8012416:	b33e      	cbz	r6, 8012468 <_fclose_r+0x6c>
 8012418:	4628      	mov	r0, r5
 801241a:	4621      	mov	r1, r4
 801241c:	f7fc f9f8 	bl	800e810 <_fflush_r>
 8012420:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8012422:	4606      	mov	r6, r0
 8012424:	b13a      	cbz	r2, 8012436 <_fclose_r+0x3a>
 8012426:	4628      	mov	r0, r5
 8012428:	69e1      	ldr	r1, [r4, #28]
 801242a:	4790      	blx	r2
 801242c:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 8012430:	bf28      	it	cs
 8012432:	f04f 36ff 	movcs.w	r6, #4294967295
 8012436:	89a0      	ldrh	r0, [r4, #12]
 8012438:	f000 0180 	and.w	r1, r0, #128	; 0x80
 801243c:	b20b      	sxth	r3, r1
 801243e:	bb13      	cbnz	r3, 8012486 <_fclose_r+0x8a>
 8012440:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012442:	b141      	cbz	r1, 8012456 <_fclose_r+0x5a>
 8012444:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8012448:	4291      	cmp	r1, r2
 801244a:	d002      	beq.n	8012452 <_fclose_r+0x56>
 801244c:	4628      	mov	r0, r5
 801244e:	f7fc fbd9 	bl	800ec04 <_free_r>
 8012452:	2000      	movs	r0, #0
 8012454:	6320      	str	r0, [r4, #48]	; 0x30
 8012456:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8012458:	b121      	cbz	r1, 8012464 <_fclose_r+0x68>
 801245a:	4628      	mov	r0, r5
 801245c:	f7fc fbd2 	bl	800ec04 <_free_r>
 8012460:	2100      	movs	r1, #0
 8012462:	6461      	str	r1, [r4, #68]	; 0x44
 8012464:	2300      	movs	r3, #0
 8012466:	81a3      	strh	r3, [r4, #12]
 8012468:	f7fc fb62 	bl	800eb30 <__sfp_lock_release>
 801246c:	4630      	mov	r0, r6
 801246e:	bd70      	pop	{r4, r5, r6, pc}
 8012470:	460e      	mov	r6, r1
 8012472:	4630      	mov	r0, r6
 8012474:	bd70      	pop	{r4, r5, r6, pc}
 8012476:	4628      	mov	r0, r5
 8012478:	f7fc fae0 	bl	800ea3c <__sinit>
 801247c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8012480:	2e00      	cmp	r6, #0
 8012482:	d1c9      	bne.n	8012418 <_fclose_r+0x1c>
 8012484:	e7f0      	b.n	8012468 <_fclose_r+0x6c>
 8012486:	4628      	mov	r0, r5
 8012488:	6921      	ldr	r1, [r4, #16]
 801248a:	f7fc fbbb 	bl	800ec04 <_free_r>
 801248e:	e7d7      	b.n	8012440 <_fclose_r+0x44>

08012490 <fclose>:
 8012490:	f640 0370 	movw	r3, #2160	; 0x870
 8012494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012498:	4601      	mov	r1, r0
 801249a:	6818      	ldr	r0, [r3, #0]
 801249c:	f7ff bfae 	b.w	80123fc <_fclose_r>

080124a0 <_fputwc_r>:
 80124a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124a4:	8993      	ldrh	r3, [r2, #12]
 80124a6:	4614      	mov	r4, r2
 80124a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80124ac:	4680      	mov	r8, r0
 80124ae:	b210      	sxth	r0, r2
 80124b0:	b082      	sub	sp, #8
 80124b2:	460f      	mov	r7, r1
 80124b4:	b930      	cbnz	r0, 80124c4 <_fputwc_r+0x24>
 80124b6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80124b8:	f443 5600 	orr.w	r6, r3, #8192	; 0x2000
 80124bc:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 80124c0:	81a6      	strh	r6, [r4, #12]
 80124c2:	6663      	str	r3, [r4, #100]	; 0x64
 80124c4:	f7fc fd4a 	bl	800ef5c <__locale_mb_cur_max>
 80124c8:	2801      	cmp	r0, #1
 80124ca:	d079      	beq.n	80125c0 <_fputwc_r+0x120>
 80124cc:	ae01      	add	r6, sp, #4
 80124ce:	4640      	mov	r0, r8
 80124d0:	4631      	mov	r1, r6
 80124d2:	463a      	mov	r2, r7
 80124d4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80124d8:	f000 fdcc 	bl	8013074 <_wcrtomb_r>
 80124dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80124e0:	4681      	mov	r9, r0
 80124e2:	d053      	beq.n	801258c <_fputwc_r+0xec>
 80124e4:	2800      	cmp	r0, #0
 80124e6:	d03d      	beq.n	8012564 <_fputwc_r+0xc4>
 80124e8:	68a1      	ldr	r1, [r4, #8]
 80124ea:	1e4b      	subs	r3, r1, #1
 80124ec:	f109 32ff 	add.w	r2, r9, #4294967295
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	60a3      	str	r3, [r4, #8]
 80124f4:	f002 0a01 	and.w	sl, r2, #1
 80124f8:	f2c0 8085 	blt.w	8012606 <_fputwc_r+0x166>
 80124fc:	6825      	ldr	r5, [r4, #0]
 80124fe:	7830      	ldrb	r0, [r6, #0]
 8012500:	7028      	strb	r0, [r5, #0]
 8012502:	6821      	ldr	r1, [r4, #0]
 8012504:	1c4a      	adds	r2, r1, #1
 8012506:	6022      	str	r2, [r4, #0]
 8012508:	2501      	movs	r5, #1
 801250a:	454d      	cmp	r5, r9
 801250c:	d22a      	bcs.n	8012564 <_fputwc_r+0xc4>
 801250e:	f1ba 0f00 	cmp.w	sl, #0
 8012512:	d00d      	beq.n	8012530 <_fputwc_r+0x90>
 8012514:	68a3      	ldr	r3, [r4, #8]
 8012516:	1e58      	subs	r0, r3, #1
 8012518:	2800      	cmp	r0, #0
 801251a:	60a0      	str	r0, [r4, #8]
 801251c:	db24      	blt.n	8012568 <_fputwc_r+0xc8>
 801251e:	6821      	ldr	r1, [r4, #0]
 8012520:	5d72      	ldrb	r2, [r6, r5]
 8012522:	700a      	strb	r2, [r1, #0]
 8012524:	6823      	ldr	r3, [r4, #0]
 8012526:	1958      	adds	r0, r3, r5
 8012528:	6020      	str	r0, [r4, #0]
 801252a:	3501      	adds	r5, #1
 801252c:	454d      	cmp	r5, r9
 801252e:	d219      	bcs.n	8012564 <_fputwc_r+0xc4>
 8012530:	68a1      	ldr	r1, [r4, #8]
 8012532:	1e4b      	subs	r3, r1, #1
 8012534:	2b00      	cmp	r3, #0
 8012536:	60a3      	str	r3, [r4, #8]
 8012538:	db30      	blt.n	801259c <_fputwc_r+0xfc>
 801253a:	6820      	ldr	r0, [r4, #0]
 801253c:	5d72      	ldrb	r2, [r6, r5]
 801253e:	7002      	strb	r2, [r0, #0]
 8012540:	6821      	ldr	r1, [r4, #0]
 8012542:	1c4b      	adds	r3, r1, #1
 8012544:	6023      	str	r3, [r4, #0]
 8012546:	68a1      	ldr	r1, [r4, #8]
 8012548:	1e48      	subs	r0, r1, #1
 801254a:	3501      	adds	r5, #1
 801254c:	2800      	cmp	r0, #0
 801254e:	60a0      	str	r0, [r4, #8]
 8012550:	db0a      	blt.n	8012568 <_fputwc_r+0xc8>
 8012552:	6820      	ldr	r0, [r4, #0]
 8012554:	5d72      	ldrb	r2, [r6, r5]
 8012556:	7002      	strb	r2, [r0, #0]
 8012558:	6823      	ldr	r3, [r4, #0]
 801255a:	3501      	adds	r5, #1
 801255c:	1c59      	adds	r1, r3, #1
 801255e:	454d      	cmp	r5, r9
 8012560:	6021      	str	r1, [r4, #0]
 8012562:	d3e5      	bcc.n	8012530 <_fputwc_r+0x90>
 8012564:	4638      	mov	r0, r7
 8012566:	e016      	b.n	8012596 <_fputwc_r+0xf6>
 8012568:	69a1      	ldr	r1, [r4, #24]
 801256a:	4288      	cmp	r0, r1
 801256c:	db31      	blt.n	80125d2 <_fputwc_r+0x132>
 801256e:	6823      	ldr	r3, [r4, #0]
 8012570:	5d72      	ldrb	r2, [r6, r5]
 8012572:	701a      	strb	r2, [r3, #0]
 8012574:	6820      	ldr	r0, [r4, #0]
 8012576:	7801      	ldrb	r1, [r0, #0]
 8012578:	290a      	cmp	r1, #10
 801257a:	d055      	beq.n	8012628 <_fputwc_r+0x188>
 801257c:	1c42      	adds	r2, r0, #1
 801257e:	2000      	movs	r0, #0
 8012580:	6022      	str	r2, [r4, #0]
 8012582:	2800      	cmp	r0, #0
 8012584:	d0d1      	beq.n	801252a <_fputwc_r+0x8a>
 8012586:	f04f 30ff 	mov.w	r0, #4294967295
 801258a:	e004      	b.n	8012596 <_fputwc_r+0xf6>
 801258c:	89a2      	ldrh	r2, [r4, #12]
 801258e:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 8012592:	81a0      	strh	r0, [r4, #12]
 8012594:	4648      	mov	r0, r9
 8012596:	b002      	add	sp, #8
 8012598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801259c:	69a0      	ldr	r0, [r4, #24]
 801259e:	4283      	cmp	r3, r0
 80125a0:	db24      	blt.n	80125ec <_fputwc_r+0x14c>
 80125a2:	6821      	ldr	r1, [r4, #0]
 80125a4:	5d72      	ldrb	r2, [r6, r5]
 80125a6:	700a      	strb	r2, [r1, #0]
 80125a8:	6823      	ldr	r3, [r4, #0]
 80125aa:	7819      	ldrb	r1, [r3, #0]
 80125ac:	290a      	cmp	r1, #10
 80125ae:	d03d      	beq.n	801262c <_fputwc_r+0x18c>
 80125b0:	3301      	adds	r3, #1
 80125b2:	2200      	movs	r2, #0
 80125b4:	6023      	str	r3, [r4, #0]
 80125b6:	2a00      	cmp	r2, #0
 80125b8:	d0c5      	beq.n	8012546 <_fputwc_r+0xa6>
 80125ba:	f04f 30ff 	mov.w	r0, #4294967295
 80125be:	e7ea      	b.n	8012596 <_fputwc_r+0xf6>
 80125c0:	2f00      	cmp	r7, #0
 80125c2:	d083      	beq.n	80124cc <_fputwc_r+0x2c>
 80125c4:	2fff      	cmp	r7, #255	; 0xff
 80125c6:	d881      	bhi.n	80124cc <_fputwc_r+0x2c>
 80125c8:	ae02      	add	r6, sp, #8
 80125ca:	4681      	mov	r9, r0
 80125cc:	f806 7d04 	strb.w	r7, [r6, #-4]!
 80125d0:	e78a      	b.n	80124e8 <_fputwc_r+0x48>
 80125d2:	5d71      	ldrb	r1, [r6, r5]
 80125d4:	4640      	mov	r0, r8
 80125d6:	4622      	mov	r2, r4
 80125d8:	f000 fce2 	bl	8012fa0 <__swbuf_r>
 80125dc:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 80125e0:	424b      	negs	r3, r1
 80125e2:	eb53 0001 	adcs.w	r0, r3, r1
 80125e6:	2800      	cmp	r0, #0
 80125e8:	d09f      	beq.n	801252a <_fputwc_r+0x8a>
 80125ea:	e7cc      	b.n	8012586 <_fputwc_r+0xe6>
 80125ec:	5d71      	ldrb	r1, [r6, r5]
 80125ee:	4640      	mov	r0, r8
 80125f0:	4622      	mov	r2, r4
 80125f2:	f000 fcd5 	bl	8012fa0 <__swbuf_r>
 80125f6:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 80125fa:	4248      	negs	r0, r1
 80125fc:	eb50 0201 	adcs.w	r2, r0, r1
 8012600:	2a00      	cmp	r2, #0
 8012602:	d0a0      	beq.n	8012546 <_fputwc_r+0xa6>
 8012604:	e7d9      	b.n	80125ba <_fputwc_r+0x11a>
 8012606:	69a0      	ldr	r0, [r4, #24]
 8012608:	4283      	cmp	r3, r0
 801260a:	db11      	blt.n	8012630 <_fputwc_r+0x190>
 801260c:	7831      	ldrb	r1, [r6, #0]
 801260e:	6823      	ldr	r3, [r4, #0]
 8012610:	7019      	strb	r1, [r3, #0]
 8012612:	6822      	ldr	r2, [r4, #0]
 8012614:	7811      	ldrb	r1, [r2, #0]
 8012616:	290a      	cmp	r1, #10
 8012618:	d018      	beq.n	801264c <_fputwc_r+0x1ac>
 801261a:	1c51      	adds	r1, r2, #1
 801261c:	2200      	movs	r2, #0
 801261e:	6021      	str	r1, [r4, #0]
 8012620:	2a00      	cmp	r2, #0
 8012622:	f43f af71 	beq.w	8012508 <_fputwc_r+0x68>
 8012626:	e7ae      	b.n	8012586 <_fputwc_r+0xe6>
 8012628:	4640      	mov	r0, r8
 801262a:	e7d4      	b.n	80125d6 <_fputwc_r+0x136>
 801262c:	4640      	mov	r0, r8
 801262e:	e7df      	b.n	80125f0 <_fputwc_r+0x150>
 8012630:	7831      	ldrb	r1, [r6, #0]
 8012632:	4640      	mov	r0, r8
 8012634:	4622      	mov	r2, r4
 8012636:	f000 fcb3 	bl	8012fa0 <__swbuf_r>
 801263a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
 801263e:	4258      	negs	r0, r3
 8012640:	eb50 0203 	adcs.w	r2, r0, r3
 8012644:	2a00      	cmp	r2, #0
 8012646:	f43f af5f 	beq.w	8012508 <_fputwc_r+0x68>
 801264a:	e79c      	b.n	8012586 <_fputwc_r+0xe6>
 801264c:	4640      	mov	r0, r8
 801264e:	e7f1      	b.n	8012634 <_fputwc_r+0x194>

08012650 <fputwc>:
 8012650:	b570      	push	{r4, r5, r6, lr}
 8012652:	4c09      	ldr	r4, [pc, #36]	; (8012678 <fputwc+0x28>)
 8012654:	6823      	ldr	r3, [r4, #0]
 8012656:	4606      	mov	r6, r0
 8012658:	460d      	mov	r5, r1
 801265a:	b12b      	cbz	r3, 8012668 <fputwc+0x18>
 801265c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801265e:	b91a      	cbnz	r2, 8012668 <fputwc+0x18>
 8012660:	4618      	mov	r0, r3
 8012662:	f7fc f9eb 	bl	800ea3c <__sinit>
 8012666:	6823      	ldr	r3, [r4, #0]
 8012668:	4618      	mov	r0, r3
 801266a:	4631      	mov	r1, r6
 801266c:	462a      	mov	r2, r5
 801266e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012672:	f7ff bf15 	b.w	80124a0 <_fputwc_r>
 8012676:	bf00      	nop
 8012678:	20000870 	.word	0x20000870

0801267c <_fstat_r>:
 801267c:	b538      	push	{r3, r4, r5, lr}
 801267e:	4c08      	ldr	r4, [pc, #32]	; (80126a0 <_fstat_r+0x24>)
 8012680:	2300      	movs	r3, #0
 8012682:	4605      	mov	r5, r0
 8012684:	4608      	mov	r0, r1
 8012686:	4611      	mov	r1, r2
 8012688:	6023      	str	r3, [r4, #0]
 801268a:	f7f2 fd61 	bl	8005150 <_fstat>
 801268e:	1c43      	adds	r3, r0, #1
 8012690:	d000      	beq.n	8012694 <_fstat_r+0x18>
 8012692:	bd38      	pop	{r3, r4, r5, pc}
 8012694:	6821      	ldr	r1, [r4, #0]
 8012696:	2900      	cmp	r1, #0
 8012698:	d0fb      	beq.n	8012692 <_fstat_r+0x16>
 801269a:	6029      	str	r1, [r5, #0]
 801269c:	bd38      	pop	{r3, r4, r5, pc}
 801269e:	bf00      	nop
 80126a0:	20001d98 	.word	0x20001d98

080126a4 <__sfvwrite_r>:
 80126a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126a8:	6893      	ldr	r3, [r2, #8]
 80126aa:	b085      	sub	sp, #20
 80126ac:	4690      	mov	r8, r2
 80126ae:	4681      	mov	r9, r0
 80126b0:	460c      	mov	r4, r1
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d02a      	beq.n	801270c <__sfvwrite_r+0x68>
 80126b6:	898b      	ldrh	r3, [r1, #12]
 80126b8:	f003 0208 	and.w	r2, r3, #8
 80126bc:	b210      	sxth	r0, r2
 80126be:	2800      	cmp	r0, #0
 80126c0:	d028      	beq.n	8012714 <__sfvwrite_r+0x70>
 80126c2:	6909      	ldr	r1, [r1, #16]
 80126c4:	2900      	cmp	r1, #0
 80126c6:	d025      	beq.n	8012714 <__sfvwrite_r+0x70>
 80126c8:	f003 0502 	and.w	r5, r3, #2
 80126cc:	b22e      	sxth	r6, r5
 80126ce:	f8d8 5000 	ldr.w	r5, [r8]
 80126d2:	2e00      	cmp	r6, #0
 80126d4:	d033      	beq.n	801273e <__sfvwrite_r+0x9a>
 80126d6:	f04f 0a00 	mov.w	sl, #0
 80126da:	4657      	mov	r7, sl
 80126dc:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80126e0:	bf34      	ite	cc
 80126e2:	463b      	movcc	r3, r7
 80126e4:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 80126e8:	4652      	mov	r2, sl
 80126ea:	4648      	mov	r0, r9
 80126ec:	2f00      	cmp	r7, #0
 80126ee:	d021      	beq.n	8012734 <__sfvwrite_r+0x90>
 80126f0:	69e1      	ldr	r1, [r4, #28]
 80126f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80126f4:	47b0      	blx	r6
 80126f6:	2800      	cmp	r0, #0
 80126f8:	dd6a      	ble.n	80127d0 <__sfvwrite_r+0x12c>
 80126fa:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80126fe:	1a13      	subs	r3, r2, r0
 8012700:	4482      	add	sl, r0
 8012702:	1a3f      	subs	r7, r7, r0
 8012704:	f8c8 3008 	str.w	r3, [r8, #8]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d1e7      	bne.n	80126dc <__sfvwrite_r+0x38>
 801270c:	2000      	movs	r0, #0
 801270e:	b005      	add	sp, #20
 8012710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012714:	4648      	mov	r0, r9
 8012716:	4621      	mov	r1, r4
 8012718:	f7fa fd74 	bl	800d204 <__swsetup_r>
 801271c:	89a3      	ldrh	r3, [r4, #12]
 801271e:	2800      	cmp	r0, #0
 8012720:	d0d2      	beq.n	80126c8 <__sfvwrite_r+0x24>
 8012722:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012726:	2309      	movs	r3, #9
 8012728:	81a2      	strh	r2, [r4, #12]
 801272a:	f04f 30ff 	mov.w	r0, #4294967295
 801272e:	f8c9 3000 	str.w	r3, [r9]
 8012732:	e7ec      	b.n	801270e <__sfvwrite_r+0x6a>
 8012734:	f8d5 a000 	ldr.w	sl, [r5]
 8012738:	686f      	ldr	r7, [r5, #4]
 801273a:	3508      	adds	r5, #8
 801273c:	e7ce      	b.n	80126dc <__sfvwrite_r+0x38>
 801273e:	f013 0a01 	ands.w	sl, r3, #1
 8012742:	d14c      	bne.n	80127de <__sfvwrite_r+0x13a>
 8012744:	4656      	mov	r6, sl
 8012746:	2e00      	cmp	r6, #0
 8012748:	d030      	beq.n	80127ac <__sfvwrite_r+0x108>
 801274a:	f403 7700 	and.w	r7, r3, #512	; 0x200
 801274e:	b238      	sxth	r0, r7
 8012750:	4619      	mov	r1, r3
 8012752:	68a7      	ldr	r7, [r4, #8]
 8012754:	2800      	cmp	r0, #0
 8012756:	d07f      	beq.n	8012858 <__sfvwrite_r+0x1b4>
 8012758:	42be      	cmp	r6, r7
 801275a:	46be      	mov	lr, r7
 801275c:	f0c0 80ac 	bcc.w	80128b8 <__sfvwrite_r+0x214>
 8012760:	f401 6090 	and.w	r0, r1, #1152	; 0x480
 8012764:	2800      	cmp	r0, #0
 8012766:	f040 80c8 	bne.w	80128fa <__sfvwrite_r+0x256>
 801276a:	6820      	ldr	r0, [r4, #0]
 801276c:	9703      	str	r7, [sp, #12]
 801276e:	46b3      	mov	fp, r6
 8012770:	4637      	mov	r7, r6
 8012772:	4651      	mov	r1, sl
 8012774:	4672      	mov	r2, lr
 8012776:	f8cd e004 	str.w	lr, [sp, #4]
 801277a:	f000 f943 	bl	8012a04 <memmove>
 801277e:	68a0      	ldr	r0, [r4, #8]
 8012780:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012784:	6822      	ldr	r2, [r4, #0]
 8012786:	9903      	ldr	r1, [sp, #12]
 8012788:	1a43      	subs	r3, r0, r1
 801278a:	eb02 000c 	add.w	r0, r2, ip
 801278e:	60a3      	str	r3, [r4, #8]
 8012790:	6020      	str	r0, [r4, #0]
 8012792:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8012796:	1bd7      	subs	r7, r2, r7
 8012798:	44da      	add	sl, fp
 801279a:	ebcb 0606 	rsb	r6, fp, r6
 801279e:	f8c8 7008 	str.w	r7, [r8, #8]
 80127a2:	2f00      	cmp	r7, #0
 80127a4:	d0b2      	beq.n	801270c <__sfvwrite_r+0x68>
 80127a6:	89a3      	ldrh	r3, [r4, #12]
 80127a8:	2e00      	cmp	r6, #0
 80127aa:	d1ce      	bne.n	801274a <__sfvwrite_r+0xa6>
 80127ac:	f8d5 a000 	ldr.w	sl, [r5]
 80127b0:	686e      	ldr	r6, [r5, #4]
 80127b2:	3508      	adds	r5, #8
 80127b4:	e7c7      	b.n	8012746 <__sfvwrite_r+0xa2>
 80127b6:	f000 fa05 	bl	8012bc4 <_realloc_r>
 80127ba:	4601      	mov	r1, r0
 80127bc:	2800      	cmp	r0, #0
 80127be:	f040 80c7 	bne.w	8012950 <__sfvwrite_r+0x2ac>
 80127c2:	4648      	mov	r0, r9
 80127c4:	6921      	ldr	r1, [r4, #16]
 80127c6:	f7fc fa1d 	bl	800ec04 <_free_r>
 80127ca:	210c      	movs	r1, #12
 80127cc:	f8c9 1000 	str.w	r1, [r9]
 80127d0:	89a0      	ldrh	r0, [r4, #12]
 80127d2:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80127d6:	81a1      	strh	r1, [r4, #12]
 80127d8:	f04f 30ff 	mov.w	r0, #4294967295
 80127dc:	e797      	b.n	801270e <__sfvwrite_r+0x6a>
 80127de:	46b2      	mov	sl, r6
 80127e0:	46b4      	mov	ip, r6
 80127e2:	46b3      	mov	fp, r6
 80127e4:	4637      	mov	r7, r6
 80127e6:	2f00      	cmp	r7, #0
 80127e8:	d02f      	beq.n	801284a <__sfvwrite_r+0x1a6>
 80127ea:	f1bc 0f00 	cmp.w	ip, #0
 80127ee:	d076      	beq.n	80128de <__sfvwrite_r+0x23a>
 80127f0:	6820      	ldr	r0, [r4, #0]
 80127f2:	6922      	ldr	r2, [r4, #16]
 80127f4:	68a1      	ldr	r1, [r4, #8]
 80127f6:	f8d4 e014 	ldr.w	lr, [r4, #20]
 80127fa:	45ba      	cmp	sl, r7
 80127fc:	bf34      	ite	cc
 80127fe:	4653      	movcc	r3, sl
 8012800:	463b      	movcs	r3, r7
 8012802:	4290      	cmp	r0, r2
 8012804:	d904      	bls.n	8012810 <__sfvwrite_r+0x16c>
 8012806:	eb01 060e 	add.w	r6, r1, lr
 801280a:	42b3      	cmp	r3, r6
 801280c:	f300 80ad 	bgt.w	801296a <__sfvwrite_r+0x2c6>
 8012810:	4573      	cmp	r3, lr
 8012812:	db35      	blt.n	8012880 <__sfvwrite_r+0x1dc>
 8012814:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012816:	69e1      	ldr	r1, [r4, #28]
 8012818:	f8cd c004 	str.w	ip, [sp, #4]
 801281c:	4648      	mov	r0, r9
 801281e:	465a      	mov	r2, fp
 8012820:	4673      	mov	r3, lr
 8012822:	47b0      	blx	r6
 8012824:	1e06      	subs	r6, r0, #0
 8012826:	f8dd c004 	ldr.w	ip, [sp, #4]
 801282a:	ddd1      	ble.n	80127d0 <__sfvwrite_r+0x12c>
 801282c:	ebba 0a06 	subs.w	sl, sl, r6
 8012830:	d03a      	beq.n	80128a8 <__sfvwrite_r+0x204>
 8012832:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8012836:	1b8a      	subs	r2, r1, r6
 8012838:	44b3      	add	fp, r6
 801283a:	1bbf      	subs	r7, r7, r6
 801283c:	f8c8 2008 	str.w	r2, [r8, #8]
 8012840:	2a00      	cmp	r2, #0
 8012842:	f43f af63 	beq.w	801270c <__sfvwrite_r+0x68>
 8012846:	2f00      	cmp	r7, #0
 8012848:	d1cf      	bne.n	80127ea <__sfvwrite_r+0x146>
 801284a:	f8d5 b000 	ldr.w	fp, [r5]
 801284e:	686f      	ldr	r7, [r5, #4]
 8012850:	f04f 0c00 	mov.w	ip, #0
 8012854:	3508      	adds	r5, #8
 8012856:	e7c6      	b.n	80127e6 <__sfvwrite_r+0x142>
 8012858:	6820      	ldr	r0, [r4, #0]
 801285a:	6923      	ldr	r3, [r4, #16]
 801285c:	4298      	cmp	r0, r3
 801285e:	d903      	bls.n	8012868 <__sfvwrite_r+0x1c4>
 8012860:	42be      	cmp	r6, r7
 8012862:	46bb      	mov	fp, r7
 8012864:	f200 8094 	bhi.w	8012990 <__sfvwrite_r+0x2ec>
 8012868:	6963      	ldr	r3, [r4, #20]
 801286a:	429e      	cmp	r6, r3
 801286c:	d32a      	bcc.n	80128c4 <__sfvwrite_r+0x220>
 801286e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8012870:	69e1      	ldr	r1, [r4, #28]
 8012872:	4648      	mov	r0, r9
 8012874:	4652      	mov	r2, sl
 8012876:	47b8      	blx	r7
 8012878:	1e07      	subs	r7, r0, #0
 801287a:	dda9      	ble.n	80127d0 <__sfvwrite_r+0x12c>
 801287c:	46bb      	mov	fp, r7
 801287e:	e788      	b.n	8012792 <__sfvwrite_r+0xee>
 8012880:	461a      	mov	r2, r3
 8012882:	4659      	mov	r1, fp
 8012884:	9302      	str	r3, [sp, #8]
 8012886:	f8cd c004 	str.w	ip, [sp, #4]
 801288a:	f000 f8bb 	bl	8012a04 <memmove>
 801288e:	9b02      	ldr	r3, [sp, #8]
 8012890:	6826      	ldr	r6, [r4, #0]
 8012892:	68a0      	ldr	r0, [r4, #8]
 8012894:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012898:	18f2      	adds	r2, r6, r3
 801289a:	461e      	mov	r6, r3
 801289c:	1ac1      	subs	r1, r0, r3
 801289e:	ebba 0a06 	subs.w	sl, sl, r6
 80128a2:	60a1      	str	r1, [r4, #8]
 80128a4:	6022      	str	r2, [r4, #0]
 80128a6:	d1c4      	bne.n	8012832 <__sfvwrite_r+0x18e>
 80128a8:	4648      	mov	r0, r9
 80128aa:	4621      	mov	r1, r4
 80128ac:	f7fb ffb0 	bl	800e810 <_fflush_r>
 80128b0:	2800      	cmp	r0, #0
 80128b2:	d18d      	bne.n	80127d0 <__sfvwrite_r+0x12c>
 80128b4:	46d4      	mov	ip, sl
 80128b6:	e7bc      	b.n	8012832 <__sfvwrite_r+0x18e>
 80128b8:	6820      	ldr	r0, [r4, #0]
 80128ba:	9603      	str	r6, [sp, #12]
 80128bc:	46b3      	mov	fp, r6
 80128be:	4637      	mov	r7, r6
 80128c0:	46b6      	mov	lr, r6
 80128c2:	e756      	b.n	8012772 <__sfvwrite_r+0xce>
 80128c4:	4651      	mov	r1, sl
 80128c6:	4632      	mov	r2, r6
 80128c8:	f000 f89c 	bl	8012a04 <memmove>
 80128cc:	6827      	ldr	r7, [r4, #0]
 80128ce:	68a2      	ldr	r2, [r4, #8]
 80128d0:	19b9      	adds	r1, r7, r6
 80128d2:	1b90      	subs	r0, r2, r6
 80128d4:	4637      	mov	r7, r6
 80128d6:	60a0      	str	r0, [r4, #8]
 80128d8:	6021      	str	r1, [r4, #0]
 80128da:	46b3      	mov	fp, r6
 80128dc:	e759      	b.n	8012792 <__sfvwrite_r+0xee>
 80128de:	4658      	mov	r0, fp
 80128e0:	210a      	movs	r1, #10
 80128e2:	463a      	mov	r2, r7
 80128e4:	f7fc fbd4 	bl	800f090 <memchr>
 80128e8:	2800      	cmp	r0, #0
 80128ea:	d060      	beq.n	80129ae <__sfvwrite_r+0x30a>
 80128ec:	f100 0a01 	add.w	sl, r0, #1
 80128f0:	ebcb 0a0a 	rsb	sl, fp, sl
 80128f4:	f04f 0c01 	mov.w	ip, #1
 80128f8:	e77a      	b.n	80127f0 <__sfvwrite_r+0x14c>
 80128fa:	6822      	ldr	r2, [r4, #0]
 80128fc:	6967      	ldr	r7, [r4, #20]
 80128fe:	6921      	ldr	r1, [r4, #16]
 8012900:	eb07 0047 	add.w	r0, r7, r7, lsl #1
 8012904:	ebc1 0b02 	rsb	fp, r1, r2
 8012908:	eb00 72d0 	add.w	r2, r0, r0, lsr #31
 801290c:	f10b 0001 	add.w	r0, fp, #1
 8012910:	1057      	asrs	r7, r2, #1
 8012912:	1980      	adds	r0, r0, r6
 8012914:	4287      	cmp	r7, r0
 8012916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801291a:	463a      	mov	r2, r7
 801291c:	b21b      	sxth	r3, r3
 801291e:	bf3c      	itt	cc
 8012920:	4607      	movcc	r7, r0
 8012922:	463a      	movcc	r2, r7
 8012924:	4648      	mov	r0, r9
 8012926:	2b00      	cmp	r3, #0
 8012928:	f43f af45 	beq.w	80127b6 <__sfvwrite_r+0x112>
 801292c:	4611      	mov	r1, r2
 801292e:	f7f5 ff7b 	bl	8008828 <_malloc_r>
 8012932:	2800      	cmp	r0, #0
 8012934:	f43f af49 	beq.w	80127ca <__sfvwrite_r+0x126>
 8012938:	6921      	ldr	r1, [r4, #16]
 801293a:	9002      	str	r0, [sp, #8]
 801293c:	465a      	mov	r2, fp
 801293e:	f7f6 fa21 	bl	8008d84 <memcpy>
 8012942:	89a2      	ldrh	r2, [r4, #12]
 8012944:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 8012948:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 801294c:	81a1      	strh	r1, [r4, #12]
 801294e:	9902      	ldr	r1, [sp, #8]
 8012950:	ebcb 0307 	rsb	r3, fp, r7
 8012954:	eb01 000b 	add.w	r0, r1, fp
 8012958:	6167      	str	r7, [r4, #20]
 801295a:	6121      	str	r1, [r4, #16]
 801295c:	6020      	str	r0, [r4, #0]
 801295e:	9603      	str	r6, [sp, #12]
 8012960:	60a3      	str	r3, [r4, #8]
 8012962:	46b3      	mov	fp, r6
 8012964:	4637      	mov	r7, r6
 8012966:	46b6      	mov	lr, r6
 8012968:	e703      	b.n	8012772 <__sfvwrite_r+0xce>
 801296a:	4659      	mov	r1, fp
 801296c:	4632      	mov	r2, r6
 801296e:	f8cd c004 	str.w	ip, [sp, #4]
 8012972:	f000 f847 	bl	8012a04 <memmove>
 8012976:	6820      	ldr	r0, [r4, #0]
 8012978:	1983      	adds	r3, r0, r6
 801297a:	6023      	str	r3, [r4, #0]
 801297c:	4648      	mov	r0, r9
 801297e:	4621      	mov	r1, r4
 8012980:	f7fb ff46 	bl	800e810 <_fflush_r>
 8012984:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012988:	2800      	cmp	r0, #0
 801298a:	f43f af4f 	beq.w	801282c <__sfvwrite_r+0x188>
 801298e:	e71f      	b.n	80127d0 <__sfvwrite_r+0x12c>
 8012990:	4651      	mov	r1, sl
 8012992:	463a      	mov	r2, r7
 8012994:	f000 f836 	bl	8012a04 <memmove>
 8012998:	6823      	ldr	r3, [r4, #0]
 801299a:	19da      	adds	r2, r3, r7
 801299c:	6022      	str	r2, [r4, #0]
 801299e:	4648      	mov	r0, r9
 80129a0:	4621      	mov	r1, r4
 80129a2:	f7fb ff35 	bl	800e810 <_fflush_r>
 80129a6:	2800      	cmp	r0, #0
 80129a8:	f43f aef3 	beq.w	8012792 <__sfvwrite_r+0xee>
 80129ac:	e710      	b.n	80127d0 <__sfvwrite_r+0x12c>
 80129ae:	f107 0a01 	add.w	sl, r7, #1
 80129b2:	f04f 0c01 	mov.w	ip, #1
 80129b6:	e71b      	b.n	80127f0 <__sfvwrite_r+0x14c>

080129b8 <_isatty_r>:
 80129b8:	b538      	push	{r3, r4, r5, lr}
 80129ba:	4c07      	ldr	r4, [pc, #28]	; (80129d8 <_isatty_r+0x20>)
 80129bc:	2300      	movs	r3, #0
 80129be:	4605      	mov	r5, r0
 80129c0:	4608      	mov	r0, r1
 80129c2:	6023      	str	r3, [r4, #0]
 80129c4:	f7f2 fc8a 	bl	80052dc <_isatty>
 80129c8:	1c43      	adds	r3, r0, #1
 80129ca:	d000      	beq.n	80129ce <_isatty_r+0x16>
 80129cc:	bd38      	pop	{r3, r4, r5, pc}
 80129ce:	6821      	ldr	r1, [r4, #0]
 80129d0:	2900      	cmp	r1, #0
 80129d2:	d0fb      	beq.n	80129cc <_isatty_r+0x14>
 80129d4:	6029      	str	r1, [r5, #0]
 80129d6:	bd38      	pop	{r3, r4, r5, pc}
 80129d8:	20001d98 	.word	0x20001d98

080129dc <_lseek_r>:
 80129dc:	b538      	push	{r3, r4, r5, lr}
 80129de:	4c08      	ldr	r4, [pc, #32]	; (8012a00 <_lseek_r+0x24>)
 80129e0:	4605      	mov	r5, r0
 80129e2:	4608      	mov	r0, r1
 80129e4:	4611      	mov	r1, r2
 80129e6:	461a      	mov	r2, r3
 80129e8:	2300      	movs	r3, #0
 80129ea:	6023      	str	r3, [r4, #0]
 80129ec:	f7f2 fb7e 	bl	80050ec <_lseek>
 80129f0:	1c43      	adds	r3, r0, #1
 80129f2:	d000      	beq.n	80129f6 <_lseek_r+0x1a>
 80129f4:	bd38      	pop	{r3, r4, r5, pc}
 80129f6:	6821      	ldr	r1, [r4, #0]
 80129f8:	2900      	cmp	r1, #0
 80129fa:	d0fb      	beq.n	80129f4 <_lseek_r+0x18>
 80129fc:	6029      	str	r1, [r5, #0]
 80129fe:	bd38      	pop	{r3, r4, r5, pc}
 8012a00:	20001d98 	.word	0x20001d98

08012a04 <memmove>:
 8012a04:	4288      	cmp	r0, r1
 8012a06:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8012a0a:	d926      	bls.n	8012a5a <memmove+0x56>
 8012a0c:	188c      	adds	r4, r1, r2
 8012a0e:	42a0      	cmp	r0, r4
 8012a10:	d223      	bcs.n	8012a5a <memmove+0x56>
 8012a12:	1883      	adds	r3, r0, r2
 8012a14:	1e55      	subs	r5, r2, #1
 8012a16:	b1ea      	cbz	r2, 8012a54 <memmove+0x50>
 8012a18:	4622      	mov	r2, r4
 8012a1a:	f005 0401 	and.w	r4, r5, #1
 8012a1e:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8012a22:	f803 1d01 	strb.w	r1, [r3, #-1]!
 8012a26:	1e69      	subs	r1, r5, #1
 8012a28:	b1a5      	cbz	r5, 8012a54 <memmove+0x50>
 8012a2a:	b13c      	cbz	r4, 8012a3c <memmove+0x38>
 8012a2c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012a30:	3901      	subs	r1, #1
 8012a32:	f1b1 3fff 	cmp.w	r1, #4294967295
 8012a36:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8012a3a:	d00b      	beq.n	8012a54 <memmove+0x50>
 8012a3c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012a40:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8012a44:	3902      	subs	r1, #2
 8012a46:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012a4a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8012a4e:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8012a52:	d1f3      	bne.n	8012a3c <memmove+0x38>
 8012a54:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8012a58:	4770      	bx	lr
 8012a5a:	2a0f      	cmp	r2, #15
 8012a5c:	f240 8096 	bls.w	8012b8c <memmove+0x188>
 8012a60:	ea41 0300 	orr.w	r3, r1, r0
 8012a64:	079b      	lsls	r3, r3, #30
 8012a66:	f040 8093 	bne.w	8012b90 <memmove+0x18c>
 8012a6a:	680c      	ldr	r4, [r1, #0]
 8012a6c:	6004      	str	r4, [r0, #0]
 8012a6e:	684d      	ldr	r5, [r1, #4]
 8012a70:	6045      	str	r5, [r0, #4]
 8012a72:	688e      	ldr	r6, [r1, #8]
 8012a74:	f1a2 0310 	sub.w	r3, r2, #16
 8012a78:	6086      	str	r6, [r0, #8]
 8012a7a:	68cc      	ldr	r4, [r1, #12]
 8012a7c:	461d      	mov	r5, r3
 8012a7e:	2d0f      	cmp	r5, #15
 8012a80:	60c4      	str	r4, [r0, #12]
 8012a82:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8012a86:	f101 0410 	add.w	r4, r1, #16
 8012a8a:	f100 0310 	add.w	r3, r0, #16
 8012a8e:	d922      	bls.n	8012ad6 <memmove+0xd2>
 8012a90:	b166      	cbz	r6, 8012aac <memmove+0xa8>
 8012a92:	6826      	ldr	r6, [r4, #0]
 8012a94:	601e      	str	r6, [r3, #0]
 8012a96:	6866      	ldr	r6, [r4, #4]
 8012a98:	605e      	str	r6, [r3, #4]
 8012a9a:	68a6      	ldr	r6, [r4, #8]
 8012a9c:	609e      	str	r6, [r3, #8]
 8012a9e:	68e6      	ldr	r6, [r4, #12]
 8012aa0:	3d10      	subs	r5, #16
 8012aa2:	60de      	str	r6, [r3, #12]
 8012aa4:	3410      	adds	r4, #16
 8012aa6:	3310      	adds	r3, #16
 8012aa8:	2d0f      	cmp	r5, #15
 8012aaa:	d914      	bls.n	8012ad6 <memmove+0xd2>
 8012aac:	6826      	ldr	r6, [r4, #0]
 8012aae:	601e      	str	r6, [r3, #0]
 8012ab0:	6866      	ldr	r6, [r4, #4]
 8012ab2:	605e      	str	r6, [r3, #4]
 8012ab4:	68a6      	ldr	r6, [r4, #8]
 8012ab6:	609e      	str	r6, [r3, #8]
 8012ab8:	68e6      	ldr	r6, [r4, #12]
 8012aba:	60de      	str	r6, [r3, #12]
 8012abc:	6926      	ldr	r6, [r4, #16]
 8012abe:	611e      	str	r6, [r3, #16]
 8012ac0:	6966      	ldr	r6, [r4, #20]
 8012ac2:	615e      	str	r6, [r3, #20]
 8012ac4:	69a6      	ldr	r6, [r4, #24]
 8012ac6:	619e      	str	r6, [r3, #24]
 8012ac8:	69e6      	ldr	r6, [r4, #28]
 8012aca:	3d20      	subs	r5, #32
 8012acc:	61de      	str	r6, [r3, #28]
 8012ace:	3420      	adds	r4, #32
 8012ad0:	3320      	adds	r3, #32
 8012ad2:	2d0f      	cmp	r5, #15
 8012ad4:	d8ea      	bhi.n	8012aac <memmove+0xa8>
 8012ad6:	f1a2 0310 	sub.w	r3, r2, #16
 8012ada:	f023 040f 	bic.w	r4, r3, #15
 8012ade:	f002 030f 	and.w	r3, r2, #15
 8012ae2:	3410      	adds	r4, #16
 8012ae4:	2b03      	cmp	r3, #3
 8012ae6:	eb00 0804 	add.w	r8, r0, r4
 8012aea:	4421      	add	r1, r4
 8012aec:	d952      	bls.n	8012b94 <memmove+0x190>
 8012aee:	f1a3 0904 	sub.w	r9, r3, #4
 8012af2:	460b      	mov	r3, r1
 8012af4:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8012af8:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8012afc:	f853 6b04 	ldr.w	r6, [r3], #4
 8012b00:	ebc1 050c 	rsb	r5, r1, ip
 8012b04:	4644      	mov	r4, r8
 8012b06:	f10c 0c04 	add.w	ip, ip, #4
 8012b0a:	4563      	cmp	r3, ip
 8012b0c:	f844 6b04 	str.w	r6, [r4], #4
 8012b10:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8012b14:	d012      	beq.n	8012b3c <memmove+0x138>
 8012b16:	b12d      	cbz	r5, 8012b24 <memmove+0x120>
 8012b18:	f853 5b04 	ldr.w	r5, [r3], #4
 8012b1c:	4563      	cmp	r3, ip
 8012b1e:	f844 5b04 	str.w	r5, [r4], #4
 8012b22:	d00b      	beq.n	8012b3c <memmove+0x138>
 8012b24:	461e      	mov	r6, r3
 8012b26:	4625      	mov	r5, r4
 8012b28:	f856 7b04 	ldr.w	r7, [r6], #4
 8012b2c:	f845 7b04 	str.w	r7, [r5], #4
 8012b30:	685f      	ldr	r7, [r3, #4]
 8012b32:	1d33      	adds	r3, r6, #4
 8012b34:	6067      	str	r7, [r4, #4]
 8012b36:	1d2c      	adds	r4, r5, #4
 8012b38:	4563      	cmp	r3, ip
 8012b3a:	d1f3      	bne.n	8012b24 <memmove+0x120>
 8012b3c:	f109 0301 	add.w	r3, r9, #1
 8012b40:	009c      	lsls	r4, r3, #2
 8012b42:	1909      	adds	r1, r1, r4
 8012b44:	f002 0203 	and.w	r2, r2, #3
 8012b48:	4444      	add	r4, r8
 8012b4a:	2a00      	cmp	r2, #0
 8012b4c:	d082      	beq.n	8012a54 <memmove+0x50>
 8012b4e:	4623      	mov	r3, r4
 8012b50:	780d      	ldrb	r5, [r1, #0]
 8012b52:	f803 5b01 	strb.w	r5, [r3], #1
 8012b56:	18a2      	adds	r2, r4, r2
 8012b58:	43e4      	mvns	r4, r4
 8012b5a:	1914      	adds	r4, r2, r4
 8012b5c:	4293      	cmp	r3, r2
 8012b5e:	f004 0401 	and.w	r4, r4, #1
 8012b62:	f43f af77 	beq.w	8012a54 <memmove+0x50>
 8012b66:	b134      	cbz	r4, 8012b76 <memmove+0x172>
 8012b68:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012b6c:	f803 4b01 	strb.w	r4, [r3], #1
 8012b70:	4293      	cmp	r3, r2
 8012b72:	f43f af6f 	beq.w	8012a54 <memmove+0x50>
 8012b76:	784d      	ldrb	r5, [r1, #1]
 8012b78:	461c      	mov	r4, r3
 8012b7a:	f804 5b01 	strb.w	r5, [r4], #1
 8012b7e:	788d      	ldrb	r5, [r1, #2]
 8012b80:	705d      	strb	r5, [r3, #1]
 8012b82:	1c63      	adds	r3, r4, #1
 8012b84:	3102      	adds	r1, #2
 8012b86:	4293      	cmp	r3, r2
 8012b88:	d1f5      	bne.n	8012b76 <memmove+0x172>
 8012b8a:	e763      	b.n	8012a54 <memmove+0x50>
 8012b8c:	4604      	mov	r4, r0
 8012b8e:	e7dc      	b.n	8012b4a <memmove+0x146>
 8012b90:	4604      	mov	r4, r0
 8012b92:	e7dc      	b.n	8012b4e <memmove+0x14a>
 8012b94:	4644      	mov	r4, r8
 8012b96:	461a      	mov	r2, r3
 8012b98:	e7d7      	b.n	8012b4a <memmove+0x146>
 8012b9a:	bf00      	nop

08012b9c <_read_r>:
 8012b9c:	b538      	push	{r3, r4, r5, lr}
 8012b9e:	4c08      	ldr	r4, [pc, #32]	; (8012bc0 <_read_r+0x24>)
 8012ba0:	4605      	mov	r5, r0
 8012ba2:	4608      	mov	r0, r1
 8012ba4:	4611      	mov	r1, r2
 8012ba6:	461a      	mov	r2, r3
 8012ba8:	2300      	movs	r3, #0
 8012baa:	6023      	str	r3, [r4, #0]
 8012bac:	f7f2 faac 	bl	8005108 <_read>
 8012bb0:	1c43      	adds	r3, r0, #1
 8012bb2:	d000      	beq.n	8012bb6 <_read_r+0x1a>
 8012bb4:	bd38      	pop	{r3, r4, r5, pc}
 8012bb6:	6821      	ldr	r1, [r4, #0]
 8012bb8:	2900      	cmp	r1, #0
 8012bba:	d0fb      	beq.n	8012bb4 <_read_r+0x18>
 8012bbc:	6029      	str	r1, [r5, #0]
 8012bbe:	bd38      	pop	{r3, r4, r5, pc}
 8012bc0:	20001d98 	.word	0x20001d98

08012bc4 <_realloc_r>:
 8012bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bc8:	460c      	mov	r4, r1
 8012bca:	b083      	sub	sp, #12
 8012bcc:	4681      	mov	r9, r0
 8012bce:	4617      	mov	r7, r2
 8012bd0:	2900      	cmp	r1, #0
 8012bd2:	f000 80c5 	beq.w	8012d60 <_realloc_r+0x19c>
 8012bd6:	f7f6 f977 	bl	8008ec8 <__malloc_lock>
 8012bda:	f107 050b 	add.w	r5, r7, #11
 8012bde:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012be2:	2d16      	cmp	r5, #22
 8012be4:	f1a4 0a08 	sub.w	sl, r4, #8
 8012be8:	f023 0603 	bic.w	r6, r3, #3
 8012bec:	d84f      	bhi.n	8012c8e <_realloc_r+0xca>
 8012bee:	2110      	movs	r1, #16
 8012bf0:	460d      	mov	r5, r1
 8012bf2:	42af      	cmp	r7, r5
 8012bf4:	d850      	bhi.n	8012c98 <_realloc_r+0xd4>
 8012bf6:	428e      	cmp	r6, r1
 8012bf8:	da53      	bge.n	8012ca2 <_realloc_r+0xde>
 8012bfa:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 8012f9c <_realloc_r+0x3d8>
 8012bfe:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8012c02:	eb0a 0206 	add.w	r2, sl, r6
 8012c06:	4290      	cmp	r0, r2
 8012c08:	f000 80b0 	beq.w	8012d6c <_realloc_r+0x1a8>
 8012c0c:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8012c10:	f02e 0801 	bic.w	r8, lr, #1
 8012c14:	4490      	add	r8, r2
 8012c16:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8012c1a:	f018 0f01 	tst.w	r8, #1
 8012c1e:	d059      	beq.n	8012cd4 <_realloc_r+0x110>
 8012c20:	f04f 0e00 	mov.w	lr, #0
 8012c24:	4672      	mov	r2, lr
 8012c26:	07db      	lsls	r3, r3, #31
 8012c28:	d476      	bmi.n	8012d18 <_realloc_r+0x154>
 8012c2a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8012c2e:	ebc3 0b0a 	rsb	fp, r3, sl
 8012c32:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012c36:	f023 0303 	bic.w	r3, r3, #3
 8012c3a:	199b      	adds	r3, r3, r6
 8012c3c:	9301      	str	r3, [sp, #4]
 8012c3e:	2a00      	cmp	r2, #0
 8012c40:	d067      	beq.n	8012d12 <_realloc_r+0x14e>
 8012c42:	4282      	cmp	r2, r0
 8012c44:	eb0e 0803 	add.w	r8, lr, r3
 8012c48:	f000 80f1 	beq.w	8012e2e <_realloc_r+0x26a>
 8012c4c:	4588      	cmp	r8, r1
 8012c4e:	db60      	blt.n	8012d12 <_realloc_r+0x14e>
 8012c50:	68d1      	ldr	r1, [r2, #12]
 8012c52:	6890      	ldr	r0, [r2, #8]
 8012c54:	465f      	mov	r7, fp
 8012c56:	60c1      	str	r1, [r0, #12]
 8012c58:	6088      	str	r0, [r1, #8]
 8012c5a:	f8db 300c 	ldr.w	r3, [fp, #12]
 8012c5e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012c62:	1f32      	subs	r2, r6, #4
 8012c64:	2a24      	cmp	r2, #36	; 0x24
 8012c66:	60cb      	str	r3, [r1, #12]
 8012c68:	6099      	str	r1, [r3, #8]
 8012c6a:	f200 812a 	bhi.w	8012ec2 <_realloc_r+0x2fe>
 8012c6e:	2a13      	cmp	r2, #19
 8012c70:	f240 80b9 	bls.w	8012de6 <_realloc_r+0x222>
 8012c74:	6823      	ldr	r3, [r4, #0]
 8012c76:	f8cb 3008 	str.w	r3, [fp, #8]
 8012c7a:	6861      	ldr	r1, [r4, #4]
 8012c7c:	2a1b      	cmp	r2, #27
 8012c7e:	f8cb 100c 	str.w	r1, [fp, #12]
 8012c82:	f200 8134 	bhi.w	8012eee <_realloc_r+0x32a>
 8012c86:	f10b 0010 	add.w	r0, fp, #16
 8012c8a:	3408      	adds	r4, #8
 8012c8c:	e0ac      	b.n	8012de8 <_realloc_r+0x224>
 8012c8e:	f025 0507 	bic.w	r5, r5, #7
 8012c92:	2d00      	cmp	r5, #0
 8012c94:	4629      	mov	r1, r5
 8012c96:	daac      	bge.n	8012bf2 <_realloc_r+0x2e>
 8012c98:	270c      	movs	r7, #12
 8012c9a:	f8c9 7000 	str.w	r7, [r9]
 8012c9e:	2700      	movs	r7, #0
 8012ca0:	e014      	b.n	8012ccc <_realloc_r+0x108>
 8012ca2:	46b0      	mov	r8, r6
 8012ca4:	ebc5 0708 	rsb	r7, r5, r8
 8012ca8:	2f0f      	cmp	r7, #15
 8012caa:	d81e      	bhi.n	8012cea <_realloc_r+0x126>
 8012cac:	f003 0301 	and.w	r3, r3, #1
 8012cb0:	eb0a 0108 	add.w	r1, sl, r8
 8012cb4:	ea43 0008 	orr.w	r0, r3, r8
 8012cb8:	f8ca 0004 	str.w	r0, [sl, #4]
 8012cbc:	684a      	ldr	r2, [r1, #4]
 8012cbe:	f042 0701 	orr.w	r7, r2, #1
 8012cc2:	604f      	str	r7, [r1, #4]
 8012cc4:	4648      	mov	r0, r9
 8012cc6:	f7f6 f901 	bl	8008ecc <__malloc_unlock>
 8012cca:	4627      	mov	r7, r4
 8012ccc:	4638      	mov	r0, r7
 8012cce:	b003      	add	sp, #12
 8012cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd4:	f02e 0e03 	bic.w	lr, lr, #3
 8012cd8:	eb0e 0806 	add.w	r8, lr, r6
 8012cdc:	4588      	cmp	r8, r1
 8012cde:	dba2      	blt.n	8012c26 <_realloc_r+0x62>
 8012ce0:	68d7      	ldr	r7, [r2, #12]
 8012ce2:	6892      	ldr	r2, [r2, #8]
 8012ce4:	60d7      	str	r7, [r2, #12]
 8012ce6:	60ba      	str	r2, [r7, #8]
 8012ce8:	e7dc      	b.n	8012ca4 <_realloc_r+0xe0>
 8012cea:	eb0a 0105 	add.w	r1, sl, r5
 8012cee:	f003 0301 	and.w	r3, r3, #1
 8012cf2:	19c8      	adds	r0, r1, r7
 8012cf4:	431d      	orrs	r5, r3
 8012cf6:	f047 0201 	orr.w	r2, r7, #1
 8012cfa:	f8ca 5004 	str.w	r5, [sl, #4]
 8012cfe:	604a      	str	r2, [r1, #4]
 8012d00:	6847      	ldr	r7, [r0, #4]
 8012d02:	f047 0301 	orr.w	r3, r7, #1
 8012d06:	6043      	str	r3, [r0, #4]
 8012d08:	3108      	adds	r1, #8
 8012d0a:	4648      	mov	r0, r9
 8012d0c:	f7fb ff7a 	bl	800ec04 <_free_r>
 8012d10:	e7d8      	b.n	8012cc4 <_realloc_r+0x100>
 8012d12:	9b01      	ldr	r3, [sp, #4]
 8012d14:	428b      	cmp	r3, r1
 8012d16:	da34      	bge.n	8012d82 <_realloc_r+0x1be>
 8012d18:	4639      	mov	r1, r7
 8012d1a:	4648      	mov	r0, r9
 8012d1c:	f7f5 fd84 	bl	8008828 <_malloc_r>
 8012d20:	4607      	mov	r7, r0
 8012d22:	b1c8      	cbz	r0, 8012d58 <_realloc_r+0x194>
 8012d24:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012d28:	f023 0201 	bic.w	r2, r3, #1
 8012d2c:	f1a0 0108 	sub.w	r1, r0, #8
 8012d30:	4452      	add	r2, sl
 8012d32:	4291      	cmp	r1, r2
 8012d34:	f000 80be 	beq.w	8012eb4 <_realloc_r+0x2f0>
 8012d38:	1f32      	subs	r2, r6, #4
 8012d3a:	2a24      	cmp	r2, #36	; 0x24
 8012d3c:	d873      	bhi.n	8012e26 <_realloc_r+0x262>
 8012d3e:	2a13      	cmp	r2, #19
 8012d40:	d846      	bhi.n	8012dd0 <_realloc_r+0x20c>
 8012d42:	4623      	mov	r3, r4
 8012d44:	6819      	ldr	r1, [r3, #0]
 8012d46:	6001      	str	r1, [r0, #0]
 8012d48:	685a      	ldr	r2, [r3, #4]
 8012d4a:	6042      	str	r2, [r0, #4]
 8012d4c:	689b      	ldr	r3, [r3, #8]
 8012d4e:	6083      	str	r3, [r0, #8]
 8012d50:	4648      	mov	r0, r9
 8012d52:	4621      	mov	r1, r4
 8012d54:	f7fb ff56 	bl	800ec04 <_free_r>
 8012d58:	4648      	mov	r0, r9
 8012d5a:	f7f6 f8b7 	bl	8008ecc <__malloc_unlock>
 8012d5e:	e7b5      	b.n	8012ccc <_realloc_r+0x108>
 8012d60:	4611      	mov	r1, r2
 8012d62:	b003      	add	sp, #12
 8012d64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d68:	f7f5 bd5e 	b.w	8008828 <_malloc_r>
 8012d6c:	6842      	ldr	r2, [r0, #4]
 8012d6e:	f022 0e03 	bic.w	lr, r2, #3
 8012d72:	eb0e 0206 	add.w	r2, lr, r6
 8012d76:	f105 0810 	add.w	r8, r5, #16
 8012d7a:	4542      	cmp	r2, r8
 8012d7c:	da3f      	bge.n	8012dfe <_realloc_r+0x23a>
 8012d7e:	4602      	mov	r2, r0
 8012d80:	e751      	b.n	8012c26 <_realloc_r+0x62>
 8012d82:	465f      	mov	r7, fp
 8012d84:	f8db 000c 	ldr.w	r0, [fp, #12]
 8012d88:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012d8c:	1f32      	subs	r2, r6, #4
 8012d8e:	2a24      	cmp	r2, #36	; 0x24
 8012d90:	60c8      	str	r0, [r1, #12]
 8012d92:	6081      	str	r1, [r0, #8]
 8012d94:	f200 80a0 	bhi.w	8012ed8 <_realloc_r+0x314>
 8012d98:	2a13      	cmp	r2, #19
 8012d9a:	f240 809b 	bls.w	8012ed4 <_realloc_r+0x310>
 8012d9e:	6820      	ldr	r0, [r4, #0]
 8012da0:	f8cb 0008 	str.w	r0, [fp, #8]
 8012da4:	6861      	ldr	r1, [r4, #4]
 8012da6:	2a1b      	cmp	r2, #27
 8012da8:	f8cb 100c 	str.w	r1, [fp, #12]
 8012dac:	f200 80b4 	bhi.w	8012f18 <_realloc_r+0x354>
 8012db0:	f10b 0310 	add.w	r3, fp, #16
 8012db4:	3408      	adds	r4, #8
 8012db6:	6820      	ldr	r0, [r4, #0]
 8012db8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012dbc:	6018      	str	r0, [r3, #0]
 8012dbe:	6862      	ldr	r2, [r4, #4]
 8012dc0:	605a      	str	r2, [r3, #4]
 8012dc2:	68a4      	ldr	r4, [r4, #8]
 8012dc4:	609c      	str	r4, [r3, #8]
 8012dc6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012dca:	463c      	mov	r4, r7
 8012dcc:	46da      	mov	sl, fp
 8012dce:	e769      	b.n	8012ca4 <_realloc_r+0xe0>
 8012dd0:	6821      	ldr	r1, [r4, #0]
 8012dd2:	6001      	str	r1, [r0, #0]
 8012dd4:	6860      	ldr	r0, [r4, #4]
 8012dd6:	2a1b      	cmp	r2, #27
 8012dd8:	6078      	str	r0, [r7, #4]
 8012dda:	d860      	bhi.n	8012e9e <_realloc_r+0x2da>
 8012ddc:	f107 0008 	add.w	r0, r7, #8
 8012de0:	f104 0308 	add.w	r3, r4, #8
 8012de4:	e7ae      	b.n	8012d44 <_realloc_r+0x180>
 8012de6:	4638      	mov	r0, r7
 8012de8:	6823      	ldr	r3, [r4, #0]
 8012dea:	6003      	str	r3, [r0, #0]
 8012dec:	6862      	ldr	r2, [r4, #4]
 8012dee:	6042      	str	r2, [r0, #4]
 8012df0:	68a4      	ldr	r4, [r4, #8]
 8012df2:	6084      	str	r4, [r0, #8]
 8012df4:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012df8:	463c      	mov	r4, r7
 8012dfa:	46da      	mov	sl, fp
 8012dfc:	e752      	b.n	8012ca4 <_realloc_r+0xe0>
 8012dfe:	eb0a 0705 	add.w	r7, sl, r5
 8012e02:	1b50      	subs	r0, r2, r5
 8012e04:	f040 0201 	orr.w	r2, r0, #1
 8012e08:	607a      	str	r2, [r7, #4]
 8012e0a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8012e0e:	f8cc 7008 	str.w	r7, [ip, #8]
 8012e12:	f001 0301 	and.w	r3, r1, #1
 8012e16:	431d      	orrs	r5, r3
 8012e18:	f844 5c04 	str.w	r5, [r4, #-4]
 8012e1c:	4648      	mov	r0, r9
 8012e1e:	f7f6 f855 	bl	8008ecc <__malloc_unlock>
 8012e22:	4627      	mov	r7, r4
 8012e24:	e752      	b.n	8012ccc <_realloc_r+0x108>
 8012e26:	4621      	mov	r1, r4
 8012e28:	f7ff fdec 	bl	8012a04 <memmove>
 8012e2c:	e790      	b.n	8012d50 <_realloc_r+0x18c>
 8012e2e:	f105 0010 	add.w	r0, r5, #16
 8012e32:	4580      	cmp	r8, r0
 8012e34:	f6ff af6d 	blt.w	8012d12 <_realloc_r+0x14e>
 8012e38:	465f      	mov	r7, fp
 8012e3a:	f8db 000c 	ldr.w	r0, [fp, #12]
 8012e3e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012e42:	1f32      	subs	r2, r6, #4
 8012e44:	2a24      	cmp	r2, #36	; 0x24
 8012e46:	60c8      	str	r0, [r1, #12]
 8012e48:	6081      	str	r1, [r0, #8]
 8012e4a:	f200 8087 	bhi.w	8012f5c <_realloc_r+0x398>
 8012e4e:	2a13      	cmp	r2, #19
 8012e50:	d978      	bls.n	8012f44 <_realloc_r+0x380>
 8012e52:	6820      	ldr	r0, [r4, #0]
 8012e54:	f8cb 0008 	str.w	r0, [fp, #8]
 8012e58:	6861      	ldr	r1, [r4, #4]
 8012e5a:	2a1b      	cmp	r2, #27
 8012e5c:	f8cb 100c 	str.w	r1, [fp, #12]
 8012e60:	f200 8085 	bhi.w	8012f6e <_realloc_r+0x3aa>
 8012e64:	f10b 0310 	add.w	r3, fp, #16
 8012e68:	3408      	adds	r4, #8
 8012e6a:	6820      	ldr	r0, [r4, #0]
 8012e6c:	6018      	str	r0, [r3, #0]
 8012e6e:	6862      	ldr	r2, [r4, #4]
 8012e70:	605a      	str	r2, [r3, #4]
 8012e72:	68a1      	ldr	r1, [r4, #8]
 8012e74:	6099      	str	r1, [r3, #8]
 8012e76:	eb0b 0305 	add.w	r3, fp, r5
 8012e7a:	ebc5 0008 	rsb	r0, r5, r8
 8012e7e:	f040 0201 	orr.w	r2, r0, #1
 8012e82:	605a      	str	r2, [r3, #4]
 8012e84:	f8db 1004 	ldr.w	r1, [fp, #4]
 8012e88:	f8cc 3008 	str.w	r3, [ip, #8]
 8012e8c:	f001 0301 	and.w	r3, r1, #1
 8012e90:	431d      	orrs	r5, r3
 8012e92:	f8cb 5004 	str.w	r5, [fp, #4]
 8012e96:	4648      	mov	r0, r9
 8012e98:	f7f6 f818 	bl	8008ecc <__malloc_unlock>
 8012e9c:	e716      	b.n	8012ccc <_realloc_r+0x108>
 8012e9e:	68a3      	ldr	r3, [r4, #8]
 8012ea0:	60bb      	str	r3, [r7, #8]
 8012ea2:	68e1      	ldr	r1, [r4, #12]
 8012ea4:	2a24      	cmp	r2, #36	; 0x24
 8012ea6:	60f9      	str	r1, [r7, #12]
 8012ea8:	d02d      	beq.n	8012f06 <_realloc_r+0x342>
 8012eaa:	f107 0010 	add.w	r0, r7, #16
 8012eae:	f104 0310 	add.w	r3, r4, #16
 8012eb2:	e747      	b.n	8012d44 <_realloc_r+0x180>
 8012eb4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8012eb8:	f027 0c03 	bic.w	ip, r7, #3
 8012ebc:	eb0c 0806 	add.w	r8, ip, r6
 8012ec0:	e6f0      	b.n	8012ca4 <_realloc_r+0xe0>
 8012ec2:	4621      	mov	r1, r4
 8012ec4:	4638      	mov	r0, r7
 8012ec6:	f7ff fd9d 	bl	8012a04 <memmove>
 8012eca:	463c      	mov	r4, r7
 8012ecc:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012ed0:	46da      	mov	sl, fp
 8012ed2:	e6e7      	b.n	8012ca4 <_realloc_r+0xe0>
 8012ed4:	463b      	mov	r3, r7
 8012ed6:	e76e      	b.n	8012db6 <_realloc_r+0x1f2>
 8012ed8:	4621      	mov	r1, r4
 8012eda:	4638      	mov	r0, r7
 8012edc:	f7ff fd92 	bl	8012a04 <memmove>
 8012ee0:	463c      	mov	r4, r7
 8012ee2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012ee6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012eea:	46da      	mov	sl, fp
 8012eec:	e6da      	b.n	8012ca4 <_realloc_r+0xe0>
 8012eee:	68a0      	ldr	r0, [r4, #8]
 8012ef0:	f8cb 0010 	str.w	r0, [fp, #16]
 8012ef4:	68e3      	ldr	r3, [r4, #12]
 8012ef6:	2a24      	cmp	r2, #36	; 0x24
 8012ef8:	f8cb 3014 	str.w	r3, [fp, #20]
 8012efc:	d018      	beq.n	8012f30 <_realloc_r+0x36c>
 8012efe:	f10b 0018 	add.w	r0, fp, #24
 8012f02:	3410      	adds	r4, #16
 8012f04:	e770      	b.n	8012de8 <_realloc_r+0x224>
 8012f06:	6922      	ldr	r2, [r4, #16]
 8012f08:	613a      	str	r2, [r7, #16]
 8012f0a:	6963      	ldr	r3, [r4, #20]
 8012f0c:	f107 0018 	add.w	r0, r7, #24
 8012f10:	617b      	str	r3, [r7, #20]
 8012f12:	f104 0318 	add.w	r3, r4, #24
 8012f16:	e715      	b.n	8012d44 <_realloc_r+0x180>
 8012f18:	68a3      	ldr	r3, [r4, #8]
 8012f1a:	f8cb 3010 	str.w	r3, [fp, #16]
 8012f1e:	68e0      	ldr	r0, [r4, #12]
 8012f20:	2a24      	cmp	r2, #36	; 0x24
 8012f22:	f8cb 0014 	str.w	r0, [fp, #20]
 8012f26:	d00f      	beq.n	8012f48 <_realloc_r+0x384>
 8012f28:	f10b 0318 	add.w	r3, fp, #24
 8012f2c:	3410      	adds	r4, #16
 8012f2e:	e742      	b.n	8012db6 <_realloc_r+0x1f2>
 8012f30:	6922      	ldr	r2, [r4, #16]
 8012f32:	f8cb 2018 	str.w	r2, [fp, #24]
 8012f36:	6961      	ldr	r1, [r4, #20]
 8012f38:	f10b 0020 	add.w	r0, fp, #32
 8012f3c:	f8cb 101c 	str.w	r1, [fp, #28]
 8012f40:	3418      	adds	r4, #24
 8012f42:	e751      	b.n	8012de8 <_realloc_r+0x224>
 8012f44:	463b      	mov	r3, r7
 8012f46:	e790      	b.n	8012e6a <_realloc_r+0x2a6>
 8012f48:	6922      	ldr	r2, [r4, #16]
 8012f4a:	f8cb 2018 	str.w	r2, [fp, #24]
 8012f4e:	6961      	ldr	r1, [r4, #20]
 8012f50:	f10b 0320 	add.w	r3, fp, #32
 8012f54:	f8cb 101c 	str.w	r1, [fp, #28]
 8012f58:	3418      	adds	r4, #24
 8012f5a:	e72c      	b.n	8012db6 <_realloc_r+0x1f2>
 8012f5c:	4638      	mov	r0, r7
 8012f5e:	4621      	mov	r1, r4
 8012f60:	f8cd c000 	str.w	ip, [sp]
 8012f64:	f7ff fd4e 	bl	8012a04 <memmove>
 8012f68:	f8dd c000 	ldr.w	ip, [sp]
 8012f6c:	e783      	b.n	8012e76 <_realloc_r+0x2b2>
 8012f6e:	68a3      	ldr	r3, [r4, #8]
 8012f70:	f8cb 3010 	str.w	r3, [fp, #16]
 8012f74:	68e0      	ldr	r0, [r4, #12]
 8012f76:	2a24      	cmp	r2, #36	; 0x24
 8012f78:	f8cb 0014 	str.w	r0, [fp, #20]
 8012f7c:	d003      	beq.n	8012f86 <_realloc_r+0x3c2>
 8012f7e:	f10b 0318 	add.w	r3, fp, #24
 8012f82:	3410      	adds	r4, #16
 8012f84:	e771      	b.n	8012e6a <_realloc_r+0x2a6>
 8012f86:	6922      	ldr	r2, [r4, #16]
 8012f88:	f8cb 2018 	str.w	r2, [fp, #24]
 8012f8c:	6961      	ldr	r1, [r4, #20]
 8012f8e:	f10b 0320 	add.w	r3, fp, #32
 8012f92:	f8cb 101c 	str.w	r1, [fp, #28]
 8012f96:	3418      	adds	r4, #24
 8012f98:	e767      	b.n	8012e6a <_realloc_r+0x2a6>
 8012f9a:	bf00      	nop
 8012f9c:	20000034 	.word	0x20000034

08012fa0 <__swbuf_r>:
 8012fa0:	b570      	push	{r4, r5, r6, lr}
 8012fa2:	460d      	mov	r5, r1
 8012fa4:	4614      	mov	r4, r2
 8012fa6:	4606      	mov	r6, r0
 8012fa8:	b110      	cbz	r0, 8012fb0 <__swbuf_r+0x10>
 8012faa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d04a      	beq.n	8013046 <__swbuf_r+0xa6>
 8012fb0:	89a3      	ldrh	r3, [r4, #12]
 8012fb2:	69a2      	ldr	r2, [r4, #24]
 8012fb4:	f003 0008 	and.w	r0, r3, #8
 8012fb8:	b201      	sxth	r1, r0
 8012fba:	60a2      	str	r2, [r4, #8]
 8012fbc:	2900      	cmp	r1, #0
 8012fbe:	d03a      	beq.n	8013036 <__swbuf_r+0x96>
 8012fc0:	6922      	ldr	r2, [r4, #16]
 8012fc2:	2a00      	cmp	r2, #0
 8012fc4:	d037      	beq.n	8013036 <__swbuf_r+0x96>
 8012fc6:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8012fca:	b201      	sxth	r1, r0
 8012fcc:	b2ed      	uxtb	r5, r5
 8012fce:	b1a9      	cbz	r1, 8012ffc <__swbuf_r+0x5c>
 8012fd0:	6823      	ldr	r3, [r4, #0]
 8012fd2:	6960      	ldr	r0, [r4, #20]
 8012fd4:	1a9a      	subs	r2, r3, r2
 8012fd6:	4282      	cmp	r2, r0
 8012fd8:	da1c      	bge.n	8013014 <__swbuf_r+0x74>
 8012fda:	1c50      	adds	r0, r2, #1
 8012fdc:	68a1      	ldr	r1, [r4, #8]
 8012fde:	1e4a      	subs	r2, r1, #1
 8012fe0:	60a2      	str	r2, [r4, #8]
 8012fe2:	f803 5b01 	strb.w	r5, [r3], #1
 8012fe6:	6961      	ldr	r1, [r4, #20]
 8012fe8:	6023      	str	r3, [r4, #0]
 8012fea:	4281      	cmp	r1, r0
 8012fec:	d01a      	beq.n	8013024 <__swbuf_r+0x84>
 8012fee:	89a3      	ldrh	r3, [r4, #12]
 8012ff0:	07db      	lsls	r3, r3, #31
 8012ff2:	d501      	bpl.n	8012ff8 <__swbuf_r+0x58>
 8012ff4:	2d0a      	cmp	r5, #10
 8012ff6:	d015      	beq.n	8013024 <__swbuf_r+0x84>
 8012ff8:	4628      	mov	r0, r5
 8012ffa:	bd70      	pop	{r4, r5, r6, pc}
 8012ffc:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8012ffe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013002:	81a3      	strh	r3, [r4, #12]
 8013004:	6823      	ldr	r3, [r4, #0]
 8013006:	f420 5100 	bic.w	r1, r0, #8192	; 0x2000
 801300a:	6960      	ldr	r0, [r4, #20]
 801300c:	6661      	str	r1, [r4, #100]	; 0x64
 801300e:	1a9a      	subs	r2, r3, r2
 8013010:	4282      	cmp	r2, r0
 8013012:	dbe2      	blt.n	8012fda <__swbuf_r+0x3a>
 8013014:	4630      	mov	r0, r6
 8013016:	4621      	mov	r1, r4
 8013018:	f7fb fbfa 	bl	800e810 <_fflush_r>
 801301c:	b940      	cbnz	r0, 8013030 <__swbuf_r+0x90>
 801301e:	6823      	ldr	r3, [r4, #0]
 8013020:	2001      	movs	r0, #1
 8013022:	e7db      	b.n	8012fdc <__swbuf_r+0x3c>
 8013024:	4630      	mov	r0, r6
 8013026:	4621      	mov	r1, r4
 8013028:	f7fb fbf2 	bl	800e810 <_fflush_r>
 801302c:	2800      	cmp	r0, #0
 801302e:	d0e3      	beq.n	8012ff8 <__swbuf_r+0x58>
 8013030:	f04f 35ff 	mov.w	r5, #4294967295
 8013034:	e7e0      	b.n	8012ff8 <__swbuf_r+0x58>
 8013036:	4630      	mov	r0, r6
 8013038:	4621      	mov	r1, r4
 801303a:	f7fa f8e3 	bl	800d204 <__swsetup_r>
 801303e:	89a3      	ldrh	r3, [r4, #12]
 8013040:	b920      	cbnz	r0, 801304c <__swbuf_r+0xac>
 8013042:	6922      	ldr	r2, [r4, #16]
 8013044:	e7bf      	b.n	8012fc6 <__swbuf_r+0x26>
 8013046:	f7fb fcf9 	bl	800ea3c <__sinit>
 801304a:	e7b1      	b.n	8012fb0 <__swbuf_r+0x10>
 801304c:	f043 0540 	orr.w	r5, r3, #64	; 0x40
 8013050:	2009      	movs	r0, #9
 8013052:	81a5      	strh	r5, [r4, #12]
 8013054:	f04f 35ff 	mov.w	r5, #4294967295
 8013058:	6030      	str	r0, [r6, #0]
 801305a:	e7cd      	b.n	8012ff8 <__swbuf_r+0x58>

0801305c <__swbuf>:
 801305c:	b410      	push	{r4}
 801305e:	f640 0370 	movw	r3, #2160	; 0x870
 8013062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013066:	4604      	mov	r4, r0
 8013068:	6818      	ldr	r0, [r3, #0]
 801306a:	460a      	mov	r2, r1
 801306c:	4621      	mov	r1, r4
 801306e:	bc10      	pop	{r4}
 8013070:	f7ff bf96 	b.w	8012fa0 <__swbuf_r>

08013074 <_wcrtomb_r>:
 8013074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013078:	461e      	mov	r6, r3
 801307a:	b086      	sub	sp, #24
 801307c:	460c      	mov	r4, r1
 801307e:	4605      	mov	r5, r0
 8013080:	4617      	mov	r7, r2
 8013082:	4b0f      	ldr	r3, [pc, #60]	; (80130c0 <_wcrtomb_r+0x4c>)
 8013084:	b191      	cbz	r1, 80130ac <_wcrtomb_r+0x38>
 8013086:	f8d3 8000 	ldr.w	r8, [r3]
 801308a:	f7fb ff61 	bl	800ef50 <__locale_charset>
 801308e:	9600      	str	r6, [sp, #0]
 8013090:	4603      	mov	r3, r0
 8013092:	4621      	mov	r1, r4
 8013094:	4628      	mov	r0, r5
 8013096:	463a      	mov	r2, r7
 8013098:	47c0      	blx	r8
 801309a:	1c43      	adds	r3, r0, #1
 801309c:	d103      	bne.n	80130a6 <_wcrtomb_r+0x32>
 801309e:	2100      	movs	r1, #0
 80130a0:	228a      	movs	r2, #138	; 0x8a
 80130a2:	6031      	str	r1, [r6, #0]
 80130a4:	602a      	str	r2, [r5, #0]
 80130a6:	b006      	add	sp, #24
 80130a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130ac:	681f      	ldr	r7, [r3, #0]
 80130ae:	f7fb ff4f 	bl	800ef50 <__locale_charset>
 80130b2:	9600      	str	r6, [sp, #0]
 80130b4:	4603      	mov	r3, r0
 80130b6:	a903      	add	r1, sp, #12
 80130b8:	4628      	mov	r0, r5
 80130ba:	4622      	mov	r2, r4
 80130bc:	47b8      	blx	r7
 80130be:	e7ec      	b.n	801309a <_wcrtomb_r+0x26>
 80130c0:	200008f0 	.word	0x200008f0

080130c4 <wcrtomb>:
 80130c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80130c8:	4604      	mov	r4, r0
 80130ca:	b087      	sub	sp, #28
 80130cc:	460f      	mov	r7, r1
 80130ce:	4615      	mov	r5, r2
 80130d0:	4e12      	ldr	r6, [pc, #72]	; (801311c <wcrtomb+0x58>)
 80130d2:	b1b0      	cbz	r0, 8013102 <wcrtomb+0x3e>
 80130d4:	4b12      	ldr	r3, [pc, #72]	; (8013120 <wcrtomb+0x5c>)
 80130d6:	f8d6 9000 	ldr.w	r9, [r6]
 80130da:	f8d3 8000 	ldr.w	r8, [r3]
 80130de:	f7fb ff37 	bl	800ef50 <__locale_charset>
 80130e2:	9500      	str	r5, [sp, #0]
 80130e4:	4603      	mov	r3, r0
 80130e6:	4621      	mov	r1, r4
 80130e8:	4648      	mov	r0, r9
 80130ea:	463a      	mov	r2, r7
 80130ec:	47c0      	blx	r8
 80130ee:	1c42      	adds	r2, r0, #1
 80130f0:	d104      	bne.n	80130fc <wcrtomb+0x38>
 80130f2:	6831      	ldr	r1, [r6, #0]
 80130f4:	2200      	movs	r2, #0
 80130f6:	238a      	movs	r3, #138	; 0x8a
 80130f8:	602a      	str	r2, [r5, #0]
 80130fa:	600b      	str	r3, [r1, #0]
 80130fc:	b007      	add	sp, #28
 80130fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013102:	4807      	ldr	r0, [pc, #28]	; (8013120 <wcrtomb+0x5c>)
 8013104:	f8d6 8000 	ldr.w	r8, [r6]
 8013108:	6807      	ldr	r7, [r0, #0]
 801310a:	f7fb ff21 	bl	800ef50 <__locale_charset>
 801310e:	9500      	str	r5, [sp, #0]
 8013110:	4603      	mov	r3, r0
 8013112:	a903      	add	r1, sp, #12
 8013114:	4640      	mov	r0, r8
 8013116:	4622      	mov	r2, r4
 8013118:	47b8      	blx	r7
 801311a:	e7e8      	b.n	80130ee <wcrtomb+0x2a>
 801311c:	20000870 	.word	0x20000870
 8013120:	200008f0 	.word	0x200008f0

08013124 <__ascii_wctomb>:
 8013124:	b121      	cbz	r1, 8013130 <__ascii_wctomb+0xc>
 8013126:	2aff      	cmp	r2, #255	; 0xff
 8013128:	d804      	bhi.n	8013134 <__ascii_wctomb+0x10>
 801312a:	700a      	strb	r2, [r1, #0]
 801312c:	2001      	movs	r0, #1
 801312e:	4770      	bx	lr
 8013130:	4608      	mov	r0, r1
 8013132:	4770      	bx	lr
 8013134:	238a      	movs	r3, #138	; 0x8a
 8013136:	6003      	str	r3, [r0, #0]
 8013138:	f04f 30ff 	mov.w	r0, #4294967295
 801313c:	4770      	bx	lr
 801313e:	bf00      	nop

08013140 <_wctomb_r>:
 8013140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013144:	f640 04f0 	movw	r4, #2288	; 0x8f0
 8013148:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801314c:	b082      	sub	sp, #8
 801314e:	461d      	mov	r5, r3
 8013150:	4606      	mov	r6, r0
 8013152:	4688      	mov	r8, r1
 8013154:	4617      	mov	r7, r2
 8013156:	6824      	ldr	r4, [r4, #0]
 8013158:	f7fb fefa 	bl	800ef50 <__locale_charset>
 801315c:	9500      	str	r5, [sp, #0]
 801315e:	4603      	mov	r3, r0
 8013160:	4641      	mov	r1, r8
 8013162:	4630      	mov	r0, r6
 8013164:	463a      	mov	r2, r7
 8013166:	47a0      	blx	r4
 8013168:	b002      	add	sp, #8
 801316a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801316e:	bf00      	nop

08013170 <__gedf2>:
 8013170:	f04f 3cff 	mov.w	ip, #4294967295
 8013174:	e006      	b.n	8013184 <__cmpdf2+0x4>
 8013176:	bf00      	nop

08013178 <__ledf2>:
 8013178:	f04f 0c01 	mov.w	ip, #1
 801317c:	e002      	b.n	8013184 <__cmpdf2+0x4>
 801317e:	bf00      	nop

08013180 <__cmpdf2>:
 8013180:	f04f 0c01 	mov.w	ip, #1
 8013184:	f84d cd04 	str.w	ip, [sp, #-4]!
 8013188:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 801318c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8013190:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8013194:	bf18      	it	ne
 8013196:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 801319a:	d01b      	beq.n	80131d4 <__cmpdf2+0x54>
 801319c:	b001      	add	sp, #4
 801319e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80131a2:	bf0c      	ite	eq
 80131a4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80131a8:	ea91 0f03 	teqne	r1, r3
 80131ac:	bf02      	ittt	eq
 80131ae:	ea90 0f02 	teqeq	r0, r2
 80131b2:	2000      	moveq	r0, #0
 80131b4:	4770      	bxeq	lr
 80131b6:	f110 0f00 	cmn.w	r0, #0
 80131ba:	ea91 0f03 	teq	r1, r3
 80131be:	bf58      	it	pl
 80131c0:	4299      	cmppl	r1, r3
 80131c2:	bf08      	it	eq
 80131c4:	4290      	cmpeq	r0, r2
 80131c6:	bf2c      	ite	cs
 80131c8:	17d8      	asrcs	r0, r3, #31
 80131ca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80131ce:	f040 0001 	orr.w	r0, r0, #1
 80131d2:	4770      	bx	lr
 80131d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80131d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80131dc:	d102      	bne.n	80131e4 <__cmpdf2+0x64>
 80131de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80131e2:	d107      	bne.n	80131f4 <__cmpdf2+0x74>
 80131e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80131e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80131ec:	d1d6      	bne.n	801319c <__cmpdf2+0x1c>
 80131ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80131f2:	d0d3      	beq.n	801319c <__cmpdf2+0x1c>
 80131f4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80131f8:	4770      	bx	lr
 80131fa:	bf00      	nop

080131fc <__aeabi_cdrcmple>:
 80131fc:	4684      	mov	ip, r0
 80131fe:	4610      	mov	r0, r2
 8013200:	4662      	mov	r2, ip
 8013202:	468c      	mov	ip, r1
 8013204:	4619      	mov	r1, r3
 8013206:	4663      	mov	r3, ip
 8013208:	e000      	b.n	801320c <__aeabi_cdcmpeq>
 801320a:	bf00      	nop

0801320c <__aeabi_cdcmpeq>:
 801320c:	b501      	push	{r0, lr}
 801320e:	f7ff ffb7 	bl	8013180 <__cmpdf2>
 8013212:	2800      	cmp	r0, #0
 8013214:	bf48      	it	mi
 8013216:	f110 0f00 	cmnmi.w	r0, #0
 801321a:	bd01      	pop	{r0, pc}

0801321c <__aeabi_dcmpeq>:
 801321c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8013220:	f7ff fff4 	bl	801320c <__aeabi_cdcmpeq>
 8013224:	bf0c      	ite	eq
 8013226:	2001      	moveq	r0, #1
 8013228:	2000      	movne	r0, #0
 801322a:	f85d fb08 	ldr.w	pc, [sp], #8
 801322e:	bf00      	nop

08013230 <__aeabi_dcmplt>:
 8013230:	f84d ed08 	str.w	lr, [sp, #-8]!
 8013234:	f7ff ffea 	bl	801320c <__aeabi_cdcmpeq>
 8013238:	bf34      	ite	cc
 801323a:	2001      	movcc	r0, #1
 801323c:	2000      	movcs	r0, #0
 801323e:	f85d fb08 	ldr.w	pc, [sp], #8
 8013242:	bf00      	nop

08013244 <__aeabi_dcmple>:
 8013244:	f84d ed08 	str.w	lr, [sp, #-8]!
 8013248:	f7ff ffe0 	bl	801320c <__aeabi_cdcmpeq>
 801324c:	bf94      	ite	ls
 801324e:	2001      	movls	r0, #1
 8013250:	2000      	movhi	r0, #0
 8013252:	f85d fb08 	ldr.w	pc, [sp], #8
 8013256:	bf00      	nop

08013258 <__aeabi_dcmpge>:
 8013258:	f84d ed08 	str.w	lr, [sp, #-8]!
 801325c:	f7ff ffce 	bl	80131fc <__aeabi_cdrcmple>
 8013260:	bf94      	ite	ls
 8013262:	2001      	movls	r0, #1
 8013264:	2000      	movhi	r0, #0
 8013266:	f85d fb08 	ldr.w	pc, [sp], #8
 801326a:	bf00      	nop

0801326c <__aeabi_dcmpgt>:
 801326c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8013270:	f7ff ffc4 	bl	80131fc <__aeabi_cdrcmple>
 8013274:	bf34      	ite	cc
 8013276:	2001      	movcc	r0, #1
 8013278:	2000      	movcs	r0, #0
 801327a:	f85d fb08 	ldr.w	pc, [sp], #8
 801327e:	bf00      	nop

08013280 <__aeabi_uldivmod>:
 8013280:	b94b      	cbnz	r3, 8013296 <__aeabi_uldivmod+0x16>
 8013282:	b942      	cbnz	r2, 8013296 <__aeabi_uldivmod+0x16>
 8013284:	2900      	cmp	r1, #0
 8013286:	bf08      	it	eq
 8013288:	2800      	cmpeq	r0, #0
 801328a:	d002      	beq.n	8013292 <__aeabi_uldivmod+0x12>
 801328c:	f04f 31ff 	mov.w	r1, #4294967295
 8013290:	4608      	mov	r0, r1
 8013292:	f000 b837 	b.w	8013304 <__aeabi_idiv0>
 8013296:	b082      	sub	sp, #8
 8013298:	46ec      	mov	ip, sp
 801329a:	e92d 5000 	stmdb	sp!, {ip, lr}
 801329e:	f000 f81b 	bl	80132d8 <__gnu_uldivmod_helper>
 80132a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80132a6:	b002      	add	sp, #8
 80132a8:	bc0c      	pop	{r2, r3}
 80132aa:	4770      	bx	lr

080132ac <__gnu_ldivmod_helper>:
 80132ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132ae:	4616      	mov	r6, r2
 80132b0:	4604      	mov	r4, r0
 80132b2:	460d      	mov	r5, r1
 80132b4:	461f      	mov	r7, r3
 80132b6:	f000 f827 	bl	8013308 <__divdi3>
 80132ba:	fb06 f301 	mul.w	r3, r6, r1
 80132be:	fb00 3707 	mla	r7, r0, r7, r3
 80132c2:	fba6 2300 	umull	r2, r3, r6, r0
 80132c6:	18fb      	adds	r3, r7, r3
 80132c8:	1aa2      	subs	r2, r4, r2
 80132ca:	eb65 0303 	sbc.w	r3, r5, r3
 80132ce:	9c06      	ldr	r4, [sp, #24]
 80132d0:	e9c4 2300 	strd	r2, r3, [r4]
 80132d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132d6:	bf00      	nop

080132d8 <__gnu_uldivmod_helper>:
 80132d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132da:	4616      	mov	r6, r2
 80132dc:	4604      	mov	r4, r0
 80132de:	460d      	mov	r5, r1
 80132e0:	461f      	mov	r7, r3
 80132e2:	f000 f96f 	bl	80135c4 <__udivdi3>
 80132e6:	fb00 f707 	mul.w	r7, r0, r7
 80132ea:	fba0 2306 	umull	r2, r3, r0, r6
 80132ee:	fb06 7701 	mla	r7, r6, r1, r7
 80132f2:	18fb      	adds	r3, r7, r3
 80132f4:	1aa2      	subs	r2, r4, r2
 80132f6:	eb65 0303 	sbc.w	r3, r5, r3
 80132fa:	9c06      	ldr	r4, [sp, #24]
 80132fc:	e9c4 2300 	strd	r2, r3, [r4]
 8013300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013302:	bf00      	nop

08013304 <__aeabi_idiv0>:
 8013304:	4770      	bx	lr
 8013306:	bf00      	nop

08013308 <__divdi3>:
 8013308:	2900      	cmp	r1, #0
 801330a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801330e:	461d      	mov	r5, r3
 8013310:	f2c0 809d 	blt.w	801344e <__divdi3+0x146>
 8013314:	2400      	movs	r4, #0
 8013316:	2d00      	cmp	r5, #0
 8013318:	f2c0 8094 	blt.w	8013444 <__divdi3+0x13c>
 801331c:	4680      	mov	r8, r0
 801331e:	460f      	mov	r7, r1
 8013320:	4694      	mov	ip, r2
 8013322:	461e      	mov	r6, r3
 8013324:	bbe3      	cbnz	r3, 80133a0 <__divdi3+0x98>
 8013326:	428a      	cmp	r2, r1
 8013328:	d955      	bls.n	80133d6 <__divdi3+0xce>
 801332a:	fab2 f782 	clz	r7, r2
 801332e:	b147      	cbz	r7, 8013342 <__divdi3+0x3a>
 8013330:	f1c7 0520 	rsb	r5, r7, #32
 8013334:	fa20 f605 	lsr.w	r6, r0, r5
 8013338:	fa01 f107 	lsl.w	r1, r1, r7
 801333c:	40ba      	lsls	r2, r7
 801333e:	4331      	orrs	r1, r6
 8013340:	40b8      	lsls	r0, r7
 8013342:	0c17      	lsrs	r7, r2, #16
 8013344:	fbb1 f6f7 	udiv	r6, r1, r7
 8013348:	0c03      	lsrs	r3, r0, #16
 801334a:	fa1f fc82 	uxth.w	ip, r2
 801334e:	fb07 1116 	mls	r1, r7, r6, r1
 8013352:	fb0c f506 	mul.w	r5, ip, r6
 8013356:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801335a:	429d      	cmp	r5, r3
 801335c:	d908      	bls.n	8013370 <__divdi3+0x68>
 801335e:	1e71      	subs	r1, r6, #1
 8013360:	189b      	adds	r3, r3, r2
 8013362:	f080 8113 	bcs.w	801358c <__divdi3+0x284>
 8013366:	429d      	cmp	r5, r3
 8013368:	f240 8110 	bls.w	801358c <__divdi3+0x284>
 801336c:	3e02      	subs	r6, #2
 801336e:	189b      	adds	r3, r3, r2
 8013370:	1b59      	subs	r1, r3, r5
 8013372:	fbb1 f5f7 	udiv	r5, r1, r7
 8013376:	fb07 1315 	mls	r3, r7, r5, r1
 801337a:	b280      	uxth	r0, r0
 801337c:	fb0c fc05 	mul.w	ip, ip, r5
 8013380:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8013384:	458c      	cmp	ip, r1
 8013386:	d907      	bls.n	8013398 <__divdi3+0x90>
 8013388:	1e6b      	subs	r3, r5, #1
 801338a:	188a      	adds	r2, r1, r2
 801338c:	f080 8100 	bcs.w	8013590 <__divdi3+0x288>
 8013390:	4594      	cmp	ip, r2
 8013392:	f240 80fd 	bls.w	8013590 <__divdi3+0x288>
 8013396:	3d02      	subs	r5, #2
 8013398:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 801339c:	2500      	movs	r5, #0
 801339e:	e003      	b.n	80133a8 <__divdi3+0xa0>
 80133a0:	428b      	cmp	r3, r1
 80133a2:	d90c      	bls.n	80133be <__divdi3+0xb6>
 80133a4:	2500      	movs	r5, #0
 80133a6:	4629      	mov	r1, r5
 80133a8:	460a      	mov	r2, r1
 80133aa:	462b      	mov	r3, r5
 80133ac:	b114      	cbz	r4, 80133b4 <__divdi3+0xac>
 80133ae:	4252      	negs	r2, r2
 80133b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80133b4:	4610      	mov	r0, r2
 80133b6:	4619      	mov	r1, r3
 80133b8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80133bc:	4770      	bx	lr
 80133be:	fab3 f583 	clz	r5, r3
 80133c2:	2d00      	cmp	r5, #0
 80133c4:	f040 8087 	bne.w	80134d6 <__divdi3+0x1ce>
 80133c8:	428b      	cmp	r3, r1
 80133ca:	d301      	bcc.n	80133d0 <__divdi3+0xc8>
 80133cc:	4282      	cmp	r2, r0
 80133ce:	d8ea      	bhi.n	80133a6 <__divdi3+0x9e>
 80133d0:	2500      	movs	r5, #0
 80133d2:	2101      	movs	r1, #1
 80133d4:	e7e8      	b.n	80133a8 <__divdi3+0xa0>
 80133d6:	b912      	cbnz	r2, 80133de <__divdi3+0xd6>
 80133d8:	2601      	movs	r6, #1
 80133da:	fbb6 f2f2 	udiv	r2, r6, r2
 80133de:	fab2 f682 	clz	r6, r2
 80133e2:	2e00      	cmp	r6, #0
 80133e4:	d139      	bne.n	801345a <__divdi3+0x152>
 80133e6:	1a8e      	subs	r6, r1, r2
 80133e8:	0c13      	lsrs	r3, r2, #16
 80133ea:	fa1f fc82 	uxth.w	ip, r2
 80133ee:	2501      	movs	r5, #1
 80133f0:	fbb6 f7f3 	udiv	r7, r6, r3
 80133f4:	fb03 6117 	mls	r1, r3, r7, r6
 80133f8:	ea4f 4910 	mov.w	r9, r0, lsr #16
 80133fc:	fb0c f807 	mul.w	r8, ip, r7
 8013400:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 8013404:	45b0      	cmp	r8, r6
 8013406:	d906      	bls.n	8013416 <__divdi3+0x10e>
 8013408:	1e79      	subs	r1, r7, #1
 801340a:	18b6      	adds	r6, r6, r2
 801340c:	d202      	bcs.n	8013414 <__divdi3+0x10c>
 801340e:	45b0      	cmp	r8, r6
 8013410:	f200 80d3 	bhi.w	80135ba <__divdi3+0x2b2>
 8013414:	460f      	mov	r7, r1
 8013416:	ebc8 0606 	rsb	r6, r8, r6
 801341a:	fbb6 f1f3 	udiv	r1, r6, r3
 801341e:	fb03 6311 	mls	r3, r3, r1, r6
 8013422:	b280      	uxth	r0, r0
 8013424:	fb0c fc01 	mul.w	ip, ip, r1
 8013428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 801342c:	459c      	cmp	ip, r3
 801342e:	d906      	bls.n	801343e <__divdi3+0x136>
 8013430:	1e4e      	subs	r6, r1, #1
 8013432:	189a      	adds	r2, r3, r2
 8013434:	d202      	bcs.n	801343c <__divdi3+0x134>
 8013436:	4594      	cmp	ip, r2
 8013438:	f200 80c2 	bhi.w	80135c0 <__divdi3+0x2b8>
 801343c:	4631      	mov	r1, r6
 801343e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8013442:	e7b1      	b.n	80133a8 <__divdi3+0xa0>
 8013444:	43e4      	mvns	r4, r4
 8013446:	4252      	negs	r2, r2
 8013448:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 801344c:	e766      	b.n	801331c <__divdi3+0x14>
 801344e:	4240      	negs	r0, r0
 8013450:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8013454:	f04f 34ff 	mov.w	r4, #4294967295
 8013458:	e75d      	b.n	8013316 <__divdi3+0xe>
 801345a:	40b2      	lsls	r2, r6
 801345c:	f1c6 0920 	rsb	r9, r6, #32
 8013460:	fa21 f709 	lsr.w	r7, r1, r9
 8013464:	fa20 f509 	lsr.w	r5, r0, r9
 8013468:	0c13      	lsrs	r3, r2, #16
 801346a:	fa01 f106 	lsl.w	r1, r1, r6
 801346e:	fbb7 f8f3 	udiv	r8, r7, r3
 8013472:	ea45 0901 	orr.w	r9, r5, r1
 8013476:	fa1f fc82 	uxth.w	ip, r2
 801347a:	fb03 7718 	mls	r7, r3, r8, r7
 801347e:	ea4f 4119 	mov.w	r1, r9, lsr #16
 8013482:	fb0c f508 	mul.w	r5, ip, r8
 8013486:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 801348a:	40b0      	lsls	r0, r6
 801348c:	42bd      	cmp	r5, r7
 801348e:	d90a      	bls.n	80134a6 <__divdi3+0x19e>
 8013490:	18bf      	adds	r7, r7, r2
 8013492:	f108 36ff 	add.w	r6, r8, #4294967295
 8013496:	f080 808e 	bcs.w	80135b6 <__divdi3+0x2ae>
 801349a:	42bd      	cmp	r5, r7
 801349c:	f240 808b 	bls.w	80135b6 <__divdi3+0x2ae>
 80134a0:	f1a8 0802 	sub.w	r8, r8, #2
 80134a4:	18bf      	adds	r7, r7, r2
 80134a6:	1b79      	subs	r1, r7, r5
 80134a8:	fbb1 f5f3 	udiv	r5, r1, r3
 80134ac:	fb03 1715 	mls	r7, r3, r5, r1
 80134b0:	fa1f f989 	uxth.w	r9, r9
 80134b4:	fb0c f605 	mul.w	r6, ip, r5
 80134b8:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 80134bc:	428e      	cmp	r6, r1
 80134be:	d906      	bls.n	80134ce <__divdi3+0x1c6>
 80134c0:	1e6f      	subs	r7, r5, #1
 80134c2:	1889      	adds	r1, r1, r2
 80134c4:	d271      	bcs.n	80135aa <__divdi3+0x2a2>
 80134c6:	428e      	cmp	r6, r1
 80134c8:	d96f      	bls.n	80135aa <__divdi3+0x2a2>
 80134ca:	3d02      	subs	r5, #2
 80134cc:	1889      	adds	r1, r1, r2
 80134ce:	1b8e      	subs	r6, r1, r6
 80134d0:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 80134d4:	e78c      	b.n	80133f0 <__divdi3+0xe8>
 80134d6:	f1c5 0120 	rsb	r1, r5, #32
 80134da:	fa22 f301 	lsr.w	r3, r2, r1
 80134de:	fa06 f605 	lsl.w	r6, r6, r5
 80134e2:	431e      	orrs	r6, r3
 80134e4:	fa27 f201 	lsr.w	r2, r7, r1
 80134e8:	ea4f 4916 	mov.w	r9, r6, lsr #16
 80134ec:	fa07 f705 	lsl.w	r7, r7, r5
 80134f0:	fa20 f101 	lsr.w	r1, r0, r1
 80134f4:	fbb2 f8f9 	udiv	r8, r2, r9
 80134f8:	430f      	orrs	r7, r1
 80134fa:	0c3b      	lsrs	r3, r7, #16
 80134fc:	fa1f fa86 	uxth.w	sl, r6
 8013500:	fb09 2218 	mls	r2, r9, r8, r2
 8013504:	fb0a fb08 	mul.w	fp, sl, r8
 8013508:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 801350c:	4593      	cmp	fp, r2
 801350e:	fa0c fc05 	lsl.w	ip, ip, r5
 8013512:	d908      	bls.n	8013526 <__divdi3+0x21e>
 8013514:	1992      	adds	r2, r2, r6
 8013516:	f108 31ff 	add.w	r1, r8, #4294967295
 801351a:	d24a      	bcs.n	80135b2 <__divdi3+0x2aa>
 801351c:	4593      	cmp	fp, r2
 801351e:	d948      	bls.n	80135b2 <__divdi3+0x2aa>
 8013520:	f1a8 0802 	sub.w	r8, r8, #2
 8013524:	1992      	adds	r2, r2, r6
 8013526:	ebcb 0302 	rsb	r3, fp, r2
 801352a:	fbb3 f1f9 	udiv	r1, r3, r9
 801352e:	fb09 3211 	mls	r2, r9, r1, r3
 8013532:	b2bf      	uxth	r7, r7
 8013534:	fb0a fa01 	mul.w	sl, sl, r1
 8013538:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 801353c:	459a      	cmp	sl, r3
 801353e:	d906      	bls.n	801354e <__divdi3+0x246>
 8013540:	1e4a      	subs	r2, r1, #1
 8013542:	199b      	adds	r3, r3, r6
 8013544:	d233      	bcs.n	80135ae <__divdi3+0x2a6>
 8013546:	459a      	cmp	sl, r3
 8013548:	d931      	bls.n	80135ae <__divdi3+0x2a6>
 801354a:	3902      	subs	r1, #2
 801354c:	199b      	adds	r3, r3, r6
 801354e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8013552:	0c0f      	lsrs	r7, r1, #16
 8013554:	fa1f f88c 	uxth.w	r8, ip
 8013558:	fb08 f607 	mul.w	r6, r8, r7
 801355c:	b28a      	uxth	r2, r1
 801355e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8013562:	fb08 f802 	mul.w	r8, r8, r2
 8013566:	fb0c 6202 	mla	r2, ip, r2, r6
 801356a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801356e:	fb0c fc07 	mul.w	ip, ip, r7
 8013572:	4296      	cmp	r6, r2
 8013574:	bf88      	it	hi
 8013576:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 801357a:	ebca 0303 	rsb	r3, sl, r3
 801357e:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 8013582:	4563      	cmp	r3, ip
 8013584:	d30e      	bcc.n	80135a4 <__divdi3+0x29c>
 8013586:	d005      	beq.n	8013594 <__divdi3+0x28c>
 8013588:	2500      	movs	r5, #0
 801358a:	e70d      	b.n	80133a8 <__divdi3+0xa0>
 801358c:	460e      	mov	r6, r1
 801358e:	e6ef      	b.n	8013370 <__divdi3+0x68>
 8013590:	461d      	mov	r5, r3
 8013592:	e701      	b.n	8013398 <__divdi3+0x90>
 8013594:	fa1f f888 	uxth.w	r8, r8
 8013598:	fa00 f005 	lsl.w	r0, r0, r5
 801359c:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 80135a0:	42a8      	cmp	r0, r5
 80135a2:	d2f1      	bcs.n	8013588 <__divdi3+0x280>
 80135a4:	3901      	subs	r1, #1
 80135a6:	2500      	movs	r5, #0
 80135a8:	e6fe      	b.n	80133a8 <__divdi3+0xa0>
 80135aa:	463d      	mov	r5, r7
 80135ac:	e78f      	b.n	80134ce <__divdi3+0x1c6>
 80135ae:	4611      	mov	r1, r2
 80135b0:	e7cd      	b.n	801354e <__divdi3+0x246>
 80135b2:	4688      	mov	r8, r1
 80135b4:	e7b7      	b.n	8013526 <__divdi3+0x21e>
 80135b6:	46b0      	mov	r8, r6
 80135b8:	e775      	b.n	80134a6 <__divdi3+0x19e>
 80135ba:	3f02      	subs	r7, #2
 80135bc:	18b6      	adds	r6, r6, r2
 80135be:	e72a      	b.n	8013416 <__divdi3+0x10e>
 80135c0:	3902      	subs	r1, #2
 80135c2:	e73c      	b.n	801343e <__divdi3+0x136>

080135c4 <__udivdi3>:
 80135c4:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80135c8:	4614      	mov	r4, r2
 80135ca:	4605      	mov	r5, r0
 80135cc:	460e      	mov	r6, r1
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d13d      	bne.n	801364e <__udivdi3+0x8a>
 80135d2:	428a      	cmp	r2, r1
 80135d4:	d949      	bls.n	801366a <__udivdi3+0xa6>
 80135d6:	fab2 f782 	clz	r7, r2
 80135da:	b147      	cbz	r7, 80135ee <__udivdi3+0x2a>
 80135dc:	f1c7 0120 	rsb	r1, r7, #32
 80135e0:	fa20 f201 	lsr.w	r2, r0, r1
 80135e4:	fa06 f607 	lsl.w	r6, r6, r7
 80135e8:	40bc      	lsls	r4, r7
 80135ea:	4316      	orrs	r6, r2
 80135ec:	40bd      	lsls	r5, r7
 80135ee:	0c22      	lsrs	r2, r4, #16
 80135f0:	fbb6 f0f2 	udiv	r0, r6, r2
 80135f4:	0c2f      	lsrs	r7, r5, #16
 80135f6:	b2a1      	uxth	r1, r4
 80135f8:	fb02 6610 	mls	r6, r2, r0, r6
 80135fc:	fb01 f300 	mul.w	r3, r1, r0
 8013600:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8013604:	42b3      	cmp	r3, r6
 8013606:	d908      	bls.n	801361a <__udivdi3+0x56>
 8013608:	1e47      	subs	r7, r0, #1
 801360a:	1936      	adds	r6, r6, r4
 801360c:	f080 80f8 	bcs.w	8013800 <__udivdi3+0x23c>
 8013610:	42b3      	cmp	r3, r6
 8013612:	f240 80f5 	bls.w	8013800 <__udivdi3+0x23c>
 8013616:	3802      	subs	r0, #2
 8013618:	1936      	adds	r6, r6, r4
 801361a:	1af6      	subs	r6, r6, r3
 801361c:	fbb6 f3f2 	udiv	r3, r6, r2
 8013620:	fb02 6213 	mls	r2, r2, r3, r6
 8013624:	b2ad      	uxth	r5, r5
 8013626:	fb01 f103 	mul.w	r1, r1, r3
 801362a:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 801362e:	4291      	cmp	r1, r2
 8013630:	d907      	bls.n	8013642 <__udivdi3+0x7e>
 8013632:	1e5e      	subs	r6, r3, #1
 8013634:	1912      	adds	r2, r2, r4
 8013636:	f080 80e5 	bcs.w	8013804 <__udivdi3+0x240>
 801363a:	4291      	cmp	r1, r2
 801363c:	f240 80e2 	bls.w	8013804 <__udivdi3+0x240>
 8013640:	3b02      	subs	r3, #2
 8013642:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8013646:	2100      	movs	r1, #0
 8013648:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 801364c:	4770      	bx	lr
 801364e:	428b      	cmp	r3, r1
 8013650:	d843      	bhi.n	80136da <__udivdi3+0x116>
 8013652:	fab3 f483 	clz	r4, r3
 8013656:	2c00      	cmp	r4, #0
 8013658:	d142      	bne.n	80136e0 <__udivdi3+0x11c>
 801365a:	428b      	cmp	r3, r1
 801365c:	d302      	bcc.n	8013664 <__udivdi3+0xa0>
 801365e:	4282      	cmp	r2, r0
 8013660:	f200 80df 	bhi.w	8013822 <__udivdi3+0x25e>
 8013664:	2100      	movs	r1, #0
 8013666:	2001      	movs	r0, #1
 8013668:	e7ee      	b.n	8013648 <__udivdi3+0x84>
 801366a:	b912      	cbnz	r2, 8013672 <__udivdi3+0xae>
 801366c:	2701      	movs	r7, #1
 801366e:	fbb7 f4f2 	udiv	r4, r7, r2
 8013672:	fab4 f284 	clz	r2, r4
 8013676:	2a00      	cmp	r2, #0
 8013678:	f040 8088 	bne.w	801378c <__udivdi3+0x1c8>
 801367c:	1b0a      	subs	r2, r1, r4
 801367e:	0c23      	lsrs	r3, r4, #16
 8013680:	b2a7      	uxth	r7, r4
 8013682:	2101      	movs	r1, #1
 8013684:	fbb2 f6f3 	udiv	r6, r2, r3
 8013688:	fb03 2216 	mls	r2, r3, r6, r2
 801368c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8013690:	fb07 f006 	mul.w	r0, r7, r6
 8013694:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 8013698:	4290      	cmp	r0, r2
 801369a:	d907      	bls.n	80136ac <__udivdi3+0xe8>
 801369c:	1912      	adds	r2, r2, r4
 801369e:	f106 3cff 	add.w	ip, r6, #4294967295
 80136a2:	d202      	bcs.n	80136aa <__udivdi3+0xe6>
 80136a4:	4290      	cmp	r0, r2
 80136a6:	f200 80ce 	bhi.w	8013846 <__udivdi3+0x282>
 80136aa:	4666      	mov	r6, ip
 80136ac:	1a12      	subs	r2, r2, r0
 80136ae:	fbb2 f0f3 	udiv	r0, r2, r3
 80136b2:	fb03 2310 	mls	r3, r3, r0, r2
 80136b6:	b2ad      	uxth	r5, r5
 80136b8:	fb07 f700 	mul.w	r7, r7, r0
 80136bc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80136c0:	429f      	cmp	r7, r3
 80136c2:	d907      	bls.n	80136d4 <__udivdi3+0x110>
 80136c4:	1e42      	subs	r2, r0, #1
 80136c6:	191b      	adds	r3, r3, r4
 80136c8:	f080 809e 	bcs.w	8013808 <__udivdi3+0x244>
 80136cc:	429f      	cmp	r7, r3
 80136ce:	f240 809b 	bls.w	8013808 <__udivdi3+0x244>
 80136d2:	3802      	subs	r0, #2
 80136d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80136d8:	e7b6      	b.n	8013648 <__udivdi3+0x84>
 80136da:	2100      	movs	r1, #0
 80136dc:	4608      	mov	r0, r1
 80136de:	e7b3      	b.n	8013648 <__udivdi3+0x84>
 80136e0:	f1c4 0620 	rsb	r6, r4, #32
 80136e4:	fa22 f506 	lsr.w	r5, r2, r6
 80136e8:	fa03 f304 	lsl.w	r3, r3, r4
 80136ec:	432b      	orrs	r3, r5
 80136ee:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80136f2:	fa21 f506 	lsr.w	r5, r1, r6
 80136f6:	fa01 f104 	lsl.w	r1, r1, r4
 80136fa:	fa20 f606 	lsr.w	r6, r0, r6
 80136fe:	fbb5 f7fc 	udiv	r7, r5, ip
 8013702:	ea46 0a01 	orr.w	sl, r6, r1
 8013706:	fa1f f883 	uxth.w	r8, r3
 801370a:	fb0c 5517 	mls	r5, ip, r7, r5
 801370e:	ea4f 411a 	mov.w	r1, sl, lsr #16
 8013712:	fb08 f907 	mul.w	r9, r8, r7
 8013716:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 801371a:	45a9      	cmp	r9, r5
 801371c:	fa02 f204 	lsl.w	r2, r2, r4
 8013720:	d903      	bls.n	801372a <__udivdi3+0x166>
 8013722:	1e7e      	subs	r6, r7, #1
 8013724:	18ed      	adds	r5, r5, r3
 8013726:	d37f      	bcc.n	8013828 <__udivdi3+0x264>
 8013728:	4637      	mov	r7, r6
 801372a:	ebc9 0105 	rsb	r1, r9, r5
 801372e:	fbb1 f6fc 	udiv	r6, r1, ip
 8013732:	fb0c 1516 	mls	r5, ip, r6, r1
 8013736:	fa1f fa8a 	uxth.w	sl, sl
 801373a:	fb08 f806 	mul.w	r8, r8, r6
 801373e:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 8013742:	4588      	cmp	r8, r1
 8013744:	d903      	bls.n	801374e <__udivdi3+0x18a>
 8013746:	1e75      	subs	r5, r6, #1
 8013748:	18c9      	adds	r1, r1, r3
 801374a:	d373      	bcc.n	8013834 <__udivdi3+0x270>
 801374c:	462e      	mov	r6, r5
 801374e:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 8013752:	0c37      	lsrs	r7, r6, #16
 8013754:	fa1f fc82 	uxth.w	ip, r2
 8013758:	fb0c f507 	mul.w	r5, ip, r7
 801375c:	0c12      	lsrs	r2, r2, #16
 801375e:	b2b3      	uxth	r3, r6
 8013760:	fb0c fc03 	mul.w	ip, ip, r3
 8013764:	fb02 5303 	mla	r3, r2, r3, r5
 8013768:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 801376c:	fb02 f207 	mul.w	r2, r2, r7
 8013770:	429d      	cmp	r5, r3
 8013772:	bf88      	it	hi
 8013774:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 8013778:	ebc8 0101 	rsb	r1, r8, r1
 801377c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013780:	4291      	cmp	r1, r2
 8013782:	d34b      	bcc.n	801381c <__udivdi3+0x258>
 8013784:	d042      	beq.n	801380c <__udivdi3+0x248>
 8013786:	4630      	mov	r0, r6
 8013788:	2100      	movs	r1, #0
 801378a:	e75d      	b.n	8013648 <__udivdi3+0x84>
 801378c:	4094      	lsls	r4, r2
 801378e:	f1c2 0520 	rsb	r5, r2, #32
 8013792:	fa21 f605 	lsr.w	r6, r1, r5
 8013796:	0c23      	lsrs	r3, r4, #16
 8013798:	fa20 f705 	lsr.w	r7, r0, r5
 801379c:	fa01 f102 	lsl.w	r1, r1, r2
 80137a0:	fbb6 fcf3 	udiv	ip, r6, r3
 80137a4:	4339      	orrs	r1, r7
 80137a6:	0c0d      	lsrs	r5, r1, #16
 80137a8:	b2a7      	uxth	r7, r4
 80137aa:	fb03 661c 	mls	r6, r3, ip, r6
 80137ae:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80137b2:	fb07 f80c 	mul.w	r8, r7, ip
 80137b6:	45b0      	cmp	r8, r6
 80137b8:	fa00 f502 	lsl.w	r5, r0, r2
 80137bc:	d908      	bls.n	80137d0 <__udivdi3+0x20c>
 80137be:	1936      	adds	r6, r6, r4
 80137c0:	f10c 30ff 	add.w	r0, ip, #4294967295
 80137c4:	d23d      	bcs.n	8013842 <__udivdi3+0x27e>
 80137c6:	45b0      	cmp	r8, r6
 80137c8:	d93b      	bls.n	8013842 <__udivdi3+0x27e>
 80137ca:	f1ac 0c02 	sub.w	ip, ip, #2
 80137ce:	1936      	adds	r6, r6, r4
 80137d0:	ebc8 0206 	rsb	r2, r8, r6
 80137d4:	fbb2 f0f3 	udiv	r0, r2, r3
 80137d8:	fb03 2610 	mls	r6, r3, r0, r2
 80137dc:	b28a      	uxth	r2, r1
 80137de:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80137e2:	fb07 f100 	mul.w	r1, r7, r0
 80137e6:	4291      	cmp	r1, r2
 80137e8:	d906      	bls.n	80137f8 <__udivdi3+0x234>
 80137ea:	1e46      	subs	r6, r0, #1
 80137ec:	1912      	adds	r2, r2, r4
 80137ee:	d226      	bcs.n	801383e <__udivdi3+0x27a>
 80137f0:	4291      	cmp	r1, r2
 80137f2:	d924      	bls.n	801383e <__udivdi3+0x27a>
 80137f4:	3802      	subs	r0, #2
 80137f6:	1912      	adds	r2, r2, r4
 80137f8:	1a52      	subs	r2, r2, r1
 80137fa:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 80137fe:	e741      	b.n	8013684 <__udivdi3+0xc0>
 8013800:	4638      	mov	r0, r7
 8013802:	e70a      	b.n	801361a <__udivdi3+0x56>
 8013804:	4633      	mov	r3, r6
 8013806:	e71c      	b.n	8013642 <__udivdi3+0x7e>
 8013808:	4610      	mov	r0, r2
 801380a:	e763      	b.n	80136d4 <__udivdi3+0x110>
 801380c:	fa1f fc8c 	uxth.w	ip, ip
 8013810:	fa00 f004 	lsl.w	r0, r0, r4
 8013814:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8013818:	4298      	cmp	r0, r3
 801381a:	d2b4      	bcs.n	8013786 <__udivdi3+0x1c2>
 801381c:	1e70      	subs	r0, r6, #1
 801381e:	2100      	movs	r1, #0
 8013820:	e712      	b.n	8013648 <__udivdi3+0x84>
 8013822:	4621      	mov	r1, r4
 8013824:	4620      	mov	r0, r4
 8013826:	e70f      	b.n	8013648 <__udivdi3+0x84>
 8013828:	45a9      	cmp	r9, r5
 801382a:	f67f af7d 	bls.w	8013728 <__udivdi3+0x164>
 801382e:	3f02      	subs	r7, #2
 8013830:	18ed      	adds	r5, r5, r3
 8013832:	e77a      	b.n	801372a <__udivdi3+0x166>
 8013834:	4588      	cmp	r8, r1
 8013836:	d989      	bls.n	801374c <__udivdi3+0x188>
 8013838:	3e02      	subs	r6, #2
 801383a:	18c9      	adds	r1, r1, r3
 801383c:	e787      	b.n	801374e <__udivdi3+0x18a>
 801383e:	4630      	mov	r0, r6
 8013840:	e7da      	b.n	80137f8 <__udivdi3+0x234>
 8013842:	4684      	mov	ip, r0
 8013844:	e7c4      	b.n	80137d0 <__udivdi3+0x20c>
 8013846:	3e02      	subs	r6, #2
 8013848:	1912      	adds	r2, r2, r4
 801384a:	e72f      	b.n	80136ac <__udivdi3+0xe8>
