/* File author is √çtalo Lima Marconato Matias
 *
 * Created on June 29 of 2020, at 11:24 BRT
 * Last edited on July 21 of 2021, at 17:58 BRT */

#include <arch/acpi.hxx>
#include <arch/port.hxx>
#include <sys/arch.hxx>
#include <sys/panic.hxx>

namespace CHicago {

struct { volatile Boolean Used; InterruptHandlerFunc Handler; } InterruptHandlers[224] {};
static UInt8 IdtEntries[256][2 * sizeof(UIntPtr)];
static DescTablePointer IdtPointer;

static const Char *ExceptionStrings[32] = {
	"division by zero", "debug exception", "non-maskable interrupt", "breakpoint exception", "overflow exception",
	"bound range exceeded", "invalid opcode", "device not available", "float fault", "coprocessor segment overrun",
	"invalid tss", "segment not present", "stack-segment fault", "general protection fault", "page fault", "reserved",
	"x87 floating-point exception", "alignment check exception", "machine check exception",
	"simd floating-point exception", "virtualization exception",
	"reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved",
	"security exception", "reserved"
};

extern "C" force_align_arg_pointer Void IdtDefaultHandler(Registers &Regs) {
	/* 'regs' contains information about the interrupt that we received, we can determine whatever this is an exception
	 * or some device interrupt using the interrupt number: 0-31 is ALWAYS exceptions (at least on the way that we
	 * configured the PIC); 32-255 are device interrupts/OS interrupts (like system calls). */

	if (Regs.IntNum >= 32 && InterruptHandlers[Regs.IntNum - 32].Handler != Null)
	    InterruptHandlers[Regs.IntNum - 32].Handler(Regs);
	else if (Regs.IntNum < 32) {
	    StringView name;
	    UIntPtr cr0, cr2, cr3, cr4, off;
        asm volatile("mov %%cr0, %0; mov %%cr2, %1; mov %%cr3, %2; mov %%cr4, %3" : "=r"(cr0), "=r"(cr2), "=r"(cr3),
                                                                                    "=r"(cr4));

	    /* Though most of the registers are the same on both archs, x86_64 has 8 extra register to print (r8-r15). */

        Arch::EnterPanicState();
	    Debug.Write("{}panic in core {}: {}\n", SetForeground { 0xFFFF0000 }, Arch::GetCoreId(),
                    ExceptionStrings[Regs.IntNum]);

	    Debug.Write("regs: ax  = 0x{:0*:16} | bx  = 0x{:0*:16} | cx  = 0x{:0*:16}\n"
#ifdef __i386__
                    "      dx  = 0x{:0*:16} | di  = 0x{:0*:16} | si  = 0x{:0*:16}\n"
                    "      bp  = 0x{:0*:16} | sp  = 0x{:0*:16} | ip  = 0x{:0*:16}\n"
                    "      cr0 = 0x{:0*:16} | cr2 = 0x{:0*:16} | cr3 = 0x{:0*:16}\n"
                    "      cr4 = 0x{:0*:16} | cs  =       0x{:02:16} | ds  =       0x{:02:16}\n"
                    "      es  =       0x{:02:16} | fs  =       0x{:02:16} | gs  =       0x{:02:16}\n"
                    "      ss  =       0x{:02:16} |                  |\n",
#else
                    "      dx  = 0x{:0*:16} | r8  = 0x{:0*:16} | r9  = 0x{:0*:16}\n"
                    "      r10 = 0x{:0*:16} | r11 = 0x{:0*:16} | r12 = 0x{:0*:16}\n"
                    "      r13 = 0x{:0*:16} | r14 = 0x{:0*:16} | r15 = 0x{:0*:16}\n"
                    "      di  = 0x{:0*:16} | si  = 0x{:0*:16} | bp  = 0x{:0*:16}\n"
                    "      sp  = 0x{:0*:16} | ip  = 0x{:0*:16} | cr0 = 0x{:0*:16}\n"
                    "      cr2 = 0x{:0*:16} | cr3 = 0x{:0*:16} | cr4 = 0x{:0*:16}\n"
                    "      cs  =               0x{:02:16} | ds  =               0x{:02:16}"
                    " | es  =               0x{:02:16}\n      fs  =               0x{:02:16}"
                    " | gs  =               0x{:02:16} | ss  =               0x{:02:16}\n",
#endif
                    Regs.Ax, Regs.Bx, Regs.Cx, Regs.Dx,
#ifndef __i386__
                    Regs.R8, Regs.R9, Regs.R10, Regs.R11, Regs.R12, Regs.R13, Regs.R14, Regs.R15,
#endif
                    Regs.Di, Regs.Si, Regs.Bp, Regs.Cs == 0x08 ? Regs.Sp : Regs.Sp2, Regs.Ip, cr0, cr2, cr3, cr4,
                    Regs.Cs, Regs.Ds, Regs.Es, Regs.Fs, Regs.Gs, Regs.Cs == 0x08 ? Regs.Ss : Regs.Ss2);

        if (StackTrace::GetSymbol(Regs.Ip, name, off)) Debug.Write("at: {} +0x{::16}\n", name, off);
	    StackTrace::Dump();
	    Arch::Halt(True);
	}

    if (Regs.IntNum >= 32) {
        /* When APIC is enabled, we just need to send the EOI to it, when it isn't, we need to send it to the PIC
         * (master channel if it is IRQs 0-7 and slave channel for anything else). */

        if (Apic::IsInitialized()) Apic::WriteLApicRegister(0xB0, 0);
        else if (Regs.IntNum >= 40) Port::OutByte(0xA0, 0x20);
        else Port::OutByte(0x20, 0x20);
    }
}

Void IdtSetHandler(UInt8 Num, InterruptHandlerFunc Func) {
	if (Num < 224) {
	    AtomicStore(InterruptHandlers[Num].Used, True);
	    InterruptHandlers[Num].Handler = Func;
	}
}

no_inline static Void IdtSetGate(UInt8 Num, UIntPtr Base, UInt16 Selector, UInt8 Type) {
	/* Just like on the GDT, let's encode all the fields manually (and this time, some of the fields are of different
	 * size on x86-64 in comparison to x86-32). */
	
	IdtEntries[Num][0] = Base & 0xFF;
	IdtEntries[Num][1] = (Base >> 8) & 0xFF;
	IdtEntries[Num][6] = (Base >> 16) & 0xFF;
	IdtEntries[Num][7] = (Base >> 24) & 0xFF;
#ifndef __i386__
	IdtEntries[Num][8] = (Base >> 32) & 0xFF;
	IdtEntries[Num][9] = (Base >> 40) & 0xFF;
	IdtEntries[Num][10] = (Base >> 48) & 0xFF;
	IdtEntries[Num][11] = (Base >> 56) & 0xFF;
#endif
	
	IdtEntries[Num][2] = Selector & 0xFF;
	IdtEntries[Num][3] = (Selector >> 8) & 0xFF;
	
	IdtEntries[Num][5] = Type | 0x60;
	
	/* Now all the "always zero" fields (which is only one on x86-32). We could probably not do this, as this functions
	 * is only going to be called after the entry table was SetMemory'd, but let's make sure that they are zero. */
	
	IdtEntries[Num][4] = 0;
#ifndef __i386__
	IdtEntries[Num][12] = 0;
	IdtEntries[Num][13] = 0;
	IdtEntries[Num][14] = 0;
	IdtEntries[Num][15] = 0;
#endif
}

UInt8 IdtAllocIrq(Void) {
    for (UInt8 i = 0; i < 224; i++) if (!AtomicExchange(InterruptHandlers[i].Used, True)) return i;
    return 0xFF;
}

Void IdtReload(Void) {
    asm volatile("lidt %0" :: "m"(IdtPointer));
}

Void IdtInit(Void) {
	/* Before anything else: We don't know the state of the IDT that the bootloader passed to us, it could not even
	 * exist! We only know that interrupts are, for now, disabled (and that is for our security). So, let's remap the
	 * PIC, and put it in a known state. */
	
	Port::OutByte(0x20, 0x11);
	Port::OutByte(0xA0, 0x11);
	
	Port::OutByte(0x21, 0x20);
	Port::OutByte(0xA1, 0x28);
	
	Port::OutByte(0x21, 0x04);
	Port::OutByte(0xA1, 0x02);
	
	Port::OutByte(0x21, 0x01);
	Port::OutByte(0xA1, 0x01);
	
	Port::OutByte(0x21, 0x00);
	Port::OutByte(0xA1, 0x00);
	
	/* Now, register all of the default interrupt handlers (now using a loop! The code is way more readable now!). */
	
	for (UIntPtr i = 0; i < 256; i++) IdtSetGate(i, IdtDefaultHandlers[i], 0x08, 0x8E);
	
	/* Now, we just need to fill the IDT pointer, load the new IDT, and re-enable interrupts! */
	
	IdtPointer.Limit = sizeof(IdtEntries) - 1;
	IdtPointer.Base = reinterpret_cast<UIntPtr>(IdtEntries);
	
	IdtReload();
    asm volatile("sti");
}

}
