{
  "processor": "Intel 8231A",
  "manufacturer": "Intel",
  "year": 1978,
  "schema_version": "1.0",
  "source": "Intel 8231A/8232 Arithmetic Processing Unit datasheet, Intel 1979",
  "clock_mhz": 8,
  "instruction_count": 24,
  "notes": "Stand-alone arithmetic processing unit. Provides 32-bit fixed-point and 32-bit floating-point (24-bit mantissa, 8-bit exponent) operations. Communicates with host via 8-bit data bus and command/status registers. Not a coprocessor in the x87 sense - operates as a peripheral device. Cycle counts include operand load, computation, and result availability. Can be used with any 8-bit bus processor.",
  "instructions": [
    {"mnemonic": "SADD", "operands": "", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Single-precision (16-bit) fixed-point add"},
    {"mnemonic": "SSUB", "operands": "", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Single-precision fixed-point subtract"},
    {"mnemonic": "SMUL", "operands": "", "bytes": 1, "cycles": 38, "category": "multiply", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Single-precision fixed-point multiply"},
    {"mnemonic": "SDIV", "operands": "", "bytes": 1, "cycles": 52, "category": "divide", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Single-precision fixed-point divide"},
    {"mnemonic": "DADD", "operands": "", "bytes": 1, "cycles": 22, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Double-precision (32-bit) fixed-point add"},
    {"mnemonic": "DSUB", "operands": "", "bytes": 1, "cycles": 22, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Double-precision fixed-point subtract"},
    {"mnemonic": "DMUL", "operands": "", "bytes": 1, "cycles": 70, "category": "multiply", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Double-precision fixed-point multiply"},
    {"mnemonic": "DDIV", "operands": "", "bytes": 1, "cycles": 100, "category": "divide", "addressing_mode": "implied", "flags_affected": "OVR ZERO SIGN", "notes": "Double-precision fixed-point divide"},
    {"mnemonic": "FADD", "operands": "", "bytes": 1, "cycles": 35, "cycles_note": "32-38", "category": "float", "addressing_mode": "implied", "flags_affected": "OVR UNF ZERO SIGN", "notes": "32-bit floating-point add"},
    {"mnemonic": "FSUB", "operands": "", "bytes": 1, "cycles": 35, "cycles_note": "32-38", "category": "float", "addressing_mode": "implied", "flags_affected": "OVR UNF ZERO SIGN", "notes": "32-bit floating-point subtract"},
    {"mnemonic": "FMUL", "operands": "", "bytes": 1, "cycles": 45, "cycles_note": "42-48", "category": "float", "addressing_mode": "implied", "flags_affected": "OVR UNF ZERO SIGN", "notes": "32-bit floating-point multiply"},
    {"mnemonic": "FDIV", "operands": "", "bytes": 1, "cycles": 55, "cycles_note": "50-60", "category": "float", "addressing_mode": "implied", "flags_affected": "OVR UNF ZERO SIGN", "notes": "32-bit floating-point divide"},
    {"mnemonic": "FSQRT", "operands": "", "bytes": 1, "cycles": 150, "category": "float", "addressing_mode": "implied", "flags_affected": "ZERO SIGN", "notes": "Floating-point square root"},
    {"mnemonic": "FLTD", "operands": "", "bytes": 1, "cycles": 20, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert fixed-point to floating-point"},
    {"mnemonic": "FIXD", "operands": "", "bytes": 1, "cycles": 22, "category": "float", "addressing_mode": "implied", "flags_affected": "OVR", "notes": "Convert floating-point to fixed-point"},
    {"mnemonic": "FLTS", "operands": "", "bytes": 1, "cycles": 18, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert 16-bit fixed to floating"},
    {"mnemonic": "FIXS", "operands": "", "bytes": 1, "cycles": 20, "category": "float", "addressing_mode": "implied", "flags_affected": "OVR", "notes": "Convert floating to 16-bit fixed"},
    {"mnemonic": "CHS", "operands": "", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "SIGN", "notes": "Change sign of top of stack"},
    {"mnemonic": "PTOS", "operands": "", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push data to operand stack"},
    {"mnemonic": "PTOD", "operands": "", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop data from operand stack"},
    {"mnemonic": "XCHG", "operands": "", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Exchange top two stack entries"},
    {"mnemonic": "PUPI", "operands": "", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push pi constant"},
    {"mnemonic": "CLR", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "all", "notes": "Clear/reset APU"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
