
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003680                       # Number of seconds simulated
sim_ticks                                  3679995810                       # Number of ticks simulated
final_tick                               533251340064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139350                       # Simulator instruction rate (inst/s)
host_op_rate                                   180469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 129481                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916584                       # Number of bytes of host memory used
host_seconds                                 28421.21                       # Real time elapsed on the host
sim_insts                                  3960503698                       # Number of instructions simulated
sim_ops                                    5129149836                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       757888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       557824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       739712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       454272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2532352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       321280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            321280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5921                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3549                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19784                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2510                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2510                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1530437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    205948061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1669567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    151582781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1530437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    201008925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1426089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    123443619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               688139914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1530437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1669567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1530437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1426089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6156529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87304447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87304447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87304447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1530437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    205948061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1669567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    151582781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1530437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    201008925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1426089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    123443619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              775444361                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8824931                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087658                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535506                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206662                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248714                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192289                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300392                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16796392                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087658                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492681                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039429                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        826592                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8572321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.404266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4976235     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355315      4.14%     62.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334481      3.90%     66.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315295      3.68%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260881      3.04%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188069      2.19%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134931      1.57%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210391      2.45%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796723     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8572321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349879                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.903289                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475544                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       793065                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436984                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40975                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825750                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496267                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19970680                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10468                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825750                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657258                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         432214                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80640                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286882                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376742                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          110                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155322                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81118                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26871621                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90260260                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90260260                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10076475                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3591                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1866                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701786                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23661                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413871                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053404                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611133                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5719672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17478357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8572321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.704455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840336                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3092197     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712186     19.97%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353846     15.79%     71.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817107      9.53%     81.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835112      9.74%     91.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379445      4.43%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244832      2.86%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67499      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70097      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8572321                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64289     58.56%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21496     19.58%     78.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23991     21.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015875     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200520      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545066     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848078      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611133                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.655665                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109776                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007513                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37927784                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23776773                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720909                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45793                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669323                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232520                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825750                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         344599                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16358                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056884                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901683                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014488                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1858                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122257                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238938                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369528                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465816                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241604                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300440                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019149                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834624                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.628288                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249588                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238994                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203680                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24906627                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.613496                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369527                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5818473                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7746571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110258                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3158357     40.77%     40.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047797     26.43%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849832     10.97%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430133      5.55%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451201      5.82%     89.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226096      2.92%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155131      2.00%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88930      1.15%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339094      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7746571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339094                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25464986                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36941637                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 252610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.882493                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.882493                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.133153                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.133153                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64953137                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486057                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18733187                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8824931                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3092629                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2694250                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202922                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1555330                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1495433                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218554                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6154                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3771429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17162743                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3092629                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1713987                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3638582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         943648                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        426653                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1853763                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8576138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.309617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4937556     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          649029      7.57%     65.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          322065      3.76%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237652      2.77%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198020      2.31%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170871      1.99%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59471      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213574      2.49%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1787900     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8576138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350442                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944802                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3905616                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       400404                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3515902                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17814                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        736398                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342170                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3100                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19213535                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4729                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        736398                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4068273                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193612                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47043                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3369531                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       161277                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18612279                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78045                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24679254                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84779616                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84779616                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16228506                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8450712                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2328                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1231                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           406821                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2831435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       650339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8239                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208985                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17516242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14940840                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19856                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5027382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13713076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8576138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3078107     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1828334     21.32%     57.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       927981     10.82%     68.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1075975     12.55%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       808955      9.43%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516906      6.03%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222382      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66007      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51491      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8576138                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63708     73.12%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13520     15.52%     88.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9904     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11738583     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119677      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1092      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2542388     17.02%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       539100      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14940840                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.693026                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87132                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38564801                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22546071                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14429498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15027972                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24459                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       788479                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170037                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        736398                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         116344                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9118                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17518572                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2831435                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       650339                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1220                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222451                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14621032                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2434004                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2958848                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2190831                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            524844                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.656787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14456169                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14429498                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8693192                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21471945                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.635083                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404863                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10868966                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12370050                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5148690                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2227                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201011                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7839740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.577865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3668119     46.79%     46.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1670933     21.31%     68.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905395     11.55%     79.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331380      4.23%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284969      3.63%     87.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126684      1.62%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307533      3.92%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82123      1.05%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462604      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7839740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10868966                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12370050                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2523251                       # Number of memory references committed
system.switch_cpus1.commit.loads              2042949                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1933959                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10805255                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168906                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462604                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24895772                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35774888                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 248793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10868966                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12370050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10868966                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.811938                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.811938                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.231621                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.231621                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67670301                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18956415                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19786753                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2222                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8824931                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3135793                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2544053                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214446                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1309755                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1233412                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333687                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9207                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3287172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17294184                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3135793                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567099                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3650608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1126487                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        633764                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1616714                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8478679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.514426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4828071     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228950      2.70%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259184      3.06%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          475999      5.61%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          211848      2.50%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          329052      3.88%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          180123      2.12%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          153308      1.81%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1812144     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8478679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355333                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959696                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3469950                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       584997                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3482764                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35906                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        905059                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       533233                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2807                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20580202                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4805                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        905059                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3659313                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         172727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       150024                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3325234                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       266315                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19779692                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5563                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        142034                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1178                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27709115                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92133858                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92133858                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17015085                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10694027                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4194                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2543                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           680494                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1842330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13570                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       405895                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18576078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4185                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14946876                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28822                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6283667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18813411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8478679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913537                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2991230     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1762790     20.79%     56.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1272279     15.01%     71.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       850046     10.03%     81.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       685691      8.09%     89.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       383966      4.53%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375340      4.43%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83940      0.99%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73397      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8478679                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108466     77.53%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15135     10.82%     88.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16295     11.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12468729     83.42%     83.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211543      1.42%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1491992      9.98%     94.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       772966      5.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14946876                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.693710                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139898                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009360                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38541151                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24864077                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14515764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15086774                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29874                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719967                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238312                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        905059                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          74487                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9744                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18580266                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1842330                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941684                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2507                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249738                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14666953                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1390799                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279923                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2138396                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2076173                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            747597                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.661991                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14527189                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14515764                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9500808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26661599                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.644859                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356348                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9973033                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12248868                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6331462                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217220                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7573620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.617307                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3027562     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2042423     26.97%     66.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       836231     11.04%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418790      5.53%     83.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       430506      5.68%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       172915      2.28%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187507      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95516      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362170      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7573620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9973033                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12248868                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1825735                       # Number of memory references committed
system.switch_cpus2.commit.loads              1122363                       # Number of loads committed
system.switch_cpus2.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1761016                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11035248                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249229                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362170                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25791611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38066550                       # The number of ROB writes
system.switch_cpus2.timesIdled                   6804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 346252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9973033                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12248868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9973033                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.884879                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.884879                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.130098                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.130098                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65938789                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20075929                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19041347                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8824931                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3247646                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2646005                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215606                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1359419                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1264568                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          346895                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9602                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3345455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17748873                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3247646                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1611463                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3718531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1160615                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        555320                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1642323                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        94323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8561116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.567827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.367963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4842585     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          258499      3.02%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270920      3.16%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          426294      4.98%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202344      2.36%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          286770      3.35%     73.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          193247      2.26%     75.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          142118      1.66%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1938339     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8561116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368008                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.011219                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3523814                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       508853                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3557559                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        30408                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        940481                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       550766                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21204389                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4864                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        940481                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3702424                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         125651                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       153613                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3407588                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       231351                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20437532                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        133320                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        68329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28609380                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95286596                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95286596                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17464701                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11144639                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3517                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1797                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           609549                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1900928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       983564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10727                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       384275                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19156379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15213649                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27100                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6595556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20371586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8561116                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777064                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.925845                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2992872     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1834916     21.43%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1233488     14.41%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812402      9.49%     80.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736814      8.61%     88.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       416326      4.86%     93.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       372909      4.36%     98.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82901      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78488      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8561116                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         114395     78.17%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16057     10.97%     89.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15886     10.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12699763     83.48%     83.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       202336      1.33%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1718      0.01%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1509791      9.92%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       800041      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15213649                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.723940                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             146338                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009619                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39161851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25755584                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14782151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15359987                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21878                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       757711                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       259810                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        940481                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          82236                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14469                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19159913                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1900928                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       983564                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1787                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250918                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14941172                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1409154                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       272476                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2182862                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2123299                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            773708                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.693064                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14793391                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14782151                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9702401                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27584150                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.675044                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351738                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10177582                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12531363                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6628566                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217424                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7620635                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.644399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.170016                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2944760     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2143247     28.12%     66.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       852100     11.18%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       428321      5.62%     83.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395263      5.19%     88.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       181566      2.38%     91.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       196044      2.57%     93.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100865      1.32%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       378469      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7620635                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10177582                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12531363                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1866969                       # Number of memory references committed
system.switch_cpus3.commit.loads              1143217                       # Number of loads committed
system.switch_cpus3.commit.membars               1744                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1809414                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11288999                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258393                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       378469                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26401926                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39261398                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 263815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10177582                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12531363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10177582                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.867095                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.867095                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.153276                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.153276                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67089209                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20496092                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19521304                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3488                       # number of misc regfile writes
system.l2.replacements                          19932                       # number of replacements
system.l2.tagsinuse                       2046.843993                       # Cycle average of tags in use
system.l2.total_refs                            14669                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21979                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.667410                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            30.392023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.240738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    610.315955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.939511                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    409.362200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.522326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    490.314023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.187241                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    340.904169                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             70.119237                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             25.895720                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             31.402034                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             24.248816                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.298006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001924                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.199884                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.239411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001556                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.166457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.034238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.012644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.015333                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.011840                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999436                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1322                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1705                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          969                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8447                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3264                       # number of Writeback hits
system.l2.Writeback_hits::total                  3264                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   154                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4488                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1331                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1020                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8601                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4488                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1331                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1755                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1020                       # number of overall hits
system.l2.overall_hits::total                    8601                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5917                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3548                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19756                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  31                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4359                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3549                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19787                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5921                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4359                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5781                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3549                       # number of overall misses
system.l2.overall_misses::total                 19787                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2034736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    294143761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2510475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    201171293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2057613                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    265672744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1964345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    165384096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       934939063                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       211281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       649714                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       603687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        76330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1541012                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2034736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    294355042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2510475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    201821007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2057613                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    266276431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1964345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    165460426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        936480075                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2034736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    294355042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2510475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    201821007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2057613                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    266276431                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1964345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    165460426                       # number of overall miss cycles
system.l2.overall_miss_latency::total       936480075                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28203                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3264                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3264                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               185                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5690                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7536                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28388                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5690                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7536                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28388                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.571084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.766720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.771876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.785477                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.700493                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.083333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.608696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.193548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167568                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.568835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.766081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.767118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.776756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.697020                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.568835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.766081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.767118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.776756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.697020                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        46244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49711.637823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52301.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46299.492060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46763.931818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46051.784365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47910.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46613.330327                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47324.309729                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 52820.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 46408.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 50307.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        76330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 49710.064516                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        46244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49713.737882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52301.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46299.841019                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46763.931818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46060.617713                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47910.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46621.703578                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47328.047455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        46244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49713.737882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52301.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46299.841019                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46763.931818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46060.617713                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47910.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46621.703578                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47328.047455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2510                       # number of writebacks
system.l2.writebacks::total                      2510                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  3                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3548                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19753                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             31                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19784                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1786685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    260510972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2239466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    176131267                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1808460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    232538677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1733710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    144963496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    821712733                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       188324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       571875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       536205                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        71000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1367404                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1786685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    260699296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2239466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    176703142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1808460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    233074882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1733710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    145034496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    823080137                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1786685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    260699296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2239466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    176703142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1808460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    233074882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1733710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    145034496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    823080137                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.571084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.766543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.771608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.785477                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.700386                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.083333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.608696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.193548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167568                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.568835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.765905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.766852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.776756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.568835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.765905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.766852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.776756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.696914                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40606.477273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44027.543012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46655.541667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40545.871777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41101.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40322.295301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42285.609756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40857.806088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41599.389105                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        47081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 40848.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 44683.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        71000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44109.806452                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40606.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44029.605810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46655.541667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40546.843047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41101.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40331.351791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42285.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40866.299239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41603.322736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40606.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44029.605810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46655.541667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40546.843047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41101.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40331.351791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42285.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40866.299239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41603.322736                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               579.037047                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642010                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.706485                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.152698                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.884349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065950                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861994                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927944                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633316                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633316                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633316                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2764261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2764261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2764261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2764261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2764261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2764261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633373                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633373                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633373                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633373                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48495.807018                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48495.807018                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48495.807018                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48495.807018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48495.807018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48495.807018                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2196619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2196619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2196619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2196619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2196619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2196619                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48813.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48813.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48813.755556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48813.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48813.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48813.755556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10409                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372216                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10665                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16349.949930                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.200426                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.799574                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899220                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100780                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127484                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127484                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905959                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905959                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905959                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38983                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39153                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39153                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39153                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1691710614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1691710614                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4956913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4956913                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1696667527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1696667527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1696667527                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1696667527                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166467                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166467                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945112                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945112                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945112                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945112                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033420                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43396.111484                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43396.111484                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29158.311765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29158.311765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43334.291804                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43334.291804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43334.291804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43334.291804                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          897                       # number of writebacks
system.cpu0.dcache.writebacks::total              897                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28622                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28744                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28744                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10361                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10361                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10409                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10409                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    343582797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    343582797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       972258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       972258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    344555055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    344555055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    344555055                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    344555055                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008882                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005351                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005351                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005351                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005351                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33161.161760                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33161.161760                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20255.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20255.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 33101.648093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33101.648093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 33101.648093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33101.648093                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.686411                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913295016                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1607913.760563                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.133461                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.552950                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067522                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824604                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892126                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1853707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1853707                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1853707                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1853707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1853707                       # number of overall hits
system.cpu1.icache.overall_hits::total        1853707                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3107099                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3107099                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3107099                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3107099                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3107099                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3107099                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1853763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1853763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1853763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1853763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1853763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1853763                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55483.910714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55483.910714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55483.910714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55483.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55483.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55483.910714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2753068                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2753068                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2753068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2753068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2753068                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2753068                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55061.360000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55061.360000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55061.360000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55061.360000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55061.360000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55061.360000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5690                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206900430                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5946                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34796.574168                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.134080                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.865920                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805211                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194789                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2211708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2211708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477943                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1202                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1111                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1111                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2689651                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2689651                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2689651                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2689651                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21127                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21195                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21195                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21195                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21195                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1058446662                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1058446662                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3618572                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3618572                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1062065234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1062065234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1062065234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1062065234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2232835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2232835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1111                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1111                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2710846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2710846                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2710846                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2710846                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007819                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007819                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007819                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007819                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50099.240877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50099.240877                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53214.294118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53214.294118                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50109.234914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50109.234914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50109.234914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50109.234914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          598                       # number of writebacks
system.cpu1.dcache.writebacks::total              598                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15460                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15505                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15505                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5667                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5690                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5690                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    220145538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    220145538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       936346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       936346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    221081884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    221081884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    221081884                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    221081884                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38846.927475                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38846.927475                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 40710.695652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40710.695652                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38854.461160                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38854.461160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38854.461160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38854.461160                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.104459                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006660904                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943360.818533                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.104459                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065873                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.822283                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1616658                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616658                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1616658                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616658                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1616658                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616658                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2888221                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2888221                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2888221                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2888221                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2888221                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2888221                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1616714                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1616714                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1616714                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1616714                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1616714                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1616714                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51575.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51575.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51575.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51575.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51575.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51575.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2371270                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2371270                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2371270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2371270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2371270                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2371270                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51549.347826                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51549.347826                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51549.347826                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51549.347826                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51549.347826                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51549.347826                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7536                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165342156                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7792                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21219.475873                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.333218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.666782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888020                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111980                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1082785                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1082785                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       699727                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        699727                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2446                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2446                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1680                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1782512                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1782512                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1782512                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1782512                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15888                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15888                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          215                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          215                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16103                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16103                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16103                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16103                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    784541365                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    784541365                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8996857                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8996857                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    793538222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    793538222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    793538222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    793538222                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1098673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1098673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       699942                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699942                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1798615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1798615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1798615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1798615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014461                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014461                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000307                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000307                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008953                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008953                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008953                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008953                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49379.491755                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49379.491755                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41845.846512                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41845.846512                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49278.905918                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49278.905918                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49278.905918                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49278.905918                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu2.dcache.writebacks::total              817                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8414                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8414                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          153                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          153                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8567                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8567                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7474                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7474                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7536                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7536                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7536                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7536                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    295663043                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    295663043                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1843739                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1843739                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    297506782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    297506782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    297506782                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    297506782                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004190                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004190                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004190                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004190                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39558.876505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39558.876505                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29737.725806                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29737.725806                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39478.076168                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39478.076168                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39478.076168                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39478.076168                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.790137                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004690834                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1989486.800000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.790137                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062164                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802548                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1642271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1642271                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1642271                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1642271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1642271                       # number of overall hits
system.cpu3.icache.overall_hits::total        1642271                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2724535                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2724535                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2724535                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2724535                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2724535                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2724535                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1642323                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1642323                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1642323                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1642323                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1642323                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1642323                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52394.903846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52394.903846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52394.903846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52394.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52394.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52394.903846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2266616                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2266616                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2266616                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2266616                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2266616                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2266616                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        52712                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        52712                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        52712                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        52712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        52712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        52712                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4569                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153831630                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4825                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31882.203109                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.566467                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.433533                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881119                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118881                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1101660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1101660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720086                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720086                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1744                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1821746                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1821746                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1821746                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1821746                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12578                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12578                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          160                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12738                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12738                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12738                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12738                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    665362819                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    665362819                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4847988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4847988                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    670210807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    670210807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    670210807                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    670210807                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1114238                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1114238                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1834484                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1834484                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1834484                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1834484                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.011288                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011288                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000222                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006944                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006944                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006944                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006944                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52898.936158                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52898.936158                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 30299.925000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 30299.925000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52615.073559                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52615.073559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52615.073559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52615.073559                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu3.dcache.writebacks::total              952                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8061                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8061                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          108                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8169                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8169                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4517                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4569                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4569                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4569                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4569                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    182459071                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    182459071                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1001486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1001486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    183460557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    183460557                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    183460557                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    183460557                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002491                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002491                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40393.861191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40393.861191                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 19259.346154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 19259.346154                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 40153.328299                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40153.328299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 40153.328299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40153.328299                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
