

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Tue Jan  7 20:04:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  107393|  107393|  107393|  107393|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  107392|  107392|      6712|          -|          -|    16|    no    |
        | + Loop 1.1          |      16|      16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |    6692|    6692|       478|          -|          -|    14|    no    |
        |  ++ Loop 1.2.1      |     476|     476|        34|          -|          -|    14|    no    |
        |   +++ Loop 1.2.1.1  |      32|      32|         4|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    267|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      46|      8|    0|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     275|    415|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U63  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        1|   0|   0|    0|   128|   16|     1|         2048|
    |kernel_buffer_1_U        |pointwise_conv2d_fix_3_kernel_buffer_1        |        0|  32|   4|    0|    16|   16|     1|          256|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        1|  46|   8|    0|   160|   46|     3|         2528|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_237_p2     |     +    |      0|  0|  12|          12|           8|
    |add_ln28_fu_291_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln37_1_fu_395_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln37_4_fu_389_p2   |     +    |      0|  0|  13|          11|           8|
    |add_ln37_fu_364_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln43_fu_445_p2     |     +    |      0|  0|  17|          13|          13|
    |buffer_fu_483_p2       |     +    |      0|  0|  30|          23|          23|
    |i_fu_281_p2            |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_383_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_249_p2        |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_312_p2        |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_354_p2        |     +    |      0|  0|  13|           4|           1|
    |sub_ln37_fu_342_p2     |     -    |      0|  0|  15|           9|           9|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_243_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln26_fu_275_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_306_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln33_fu_348_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln35_fu_377_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln42_fu_427_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_421_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 267|         156|         136|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |buffer_0_reg_200          |   9|          2|   23|         46|
    |i_0_reg_166               |   9|          2|    4|          8|
    |in_d_0_reg_210            |   9|          2|    4|          8|
    |kernel_buffer_1_address0  |  15|          3|    4|         12|
    |out_d_0_reg_144           |   9|          2|    5|         10|
    |out_h_0_reg_178           |   9|          2|    4|          8|
    |out_w_0_reg_189           |   9|          2|    4|          8|
    |phi_mul1_reg_155          |   9|          2|   12|         24|
    |phi_mul_reg_222           |   9|          2|   11|         22|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 140|         31|   72|        158|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln24_reg_501    |  12|   0|   12|          0|
    |add_ln37_4_reg_586  |  11|   0|   11|          0|
    |add_ln37_reg_568    |   9|   0|    9|          0|
    |ap_CS_fsm           |  11|   0|   11|          0|
    |buffer_0_reg_200    |  23|   0|   23|          0|
    |i_0_reg_166         |   4|   0|    4|          0|
    |i_reg_537           |   4|   0|    4|          0|
    |in_d_0_reg_210      |   4|   0|    4|          0|
    |in_d_reg_581        |   4|   0|    4|          0|
    |input_load_reg_596  |  16|   0|   16|          0|
    |out_d_0_reg_144     |   5|   0|    5|          0|
    |out_d_reg_509       |   5|   0|    5|          0|
    |out_h_0_reg_178     |   4|   0|    4|          0|
    |out_h_reg_550       |   4|   0|    4|          0|
    |out_w_0_reg_189     |   4|   0|    4|          0|
    |out_w_reg_563       |   4|   0|    4|          0|
    |phi_mul1_reg_155    |  12|   0|   12|          0|
    |phi_mul_reg_222     |  11|   0|   11|          0|
    |sext_ln34_reg_524   |  23|   0|   23|          0|
    |sext_ln37_reg_573   |  12|   0|   12|          0|
    |shl_ln_reg_529      |   4|   0|    7|          3|
    |sub_ln37_reg_555    |   8|   0|    9|          1|
    |trunc_ln28_reg_519  |   4|   0|    4|          0|
    |trunc_ln3_reg_606   |  19|   0|   19|          0|
    |zext_ln24_reg_496   |  12|   0|   13|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 229|   0|  234|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%kernel_buffer_1 = alloca [16 x i16], align 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 12 'alloca' 'kernel_buffer_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %phi_mul1 to i13" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%add_ln24 = add i12 %phi_mul1, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %6, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 22 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 23 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 24 'load' 'SeparableConv2D_3_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 27 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i14 %SeparableConv2D_3_b_3 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln28, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %3 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 33 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %3" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %shl_ln, %zext_ln28_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_2 = getelementptr [128 x i16]* @SeparableConv2D_3_w_s, i64 0, i64 %zext_ln28_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'getelementptr' 'SeparableConv2D_3_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i16* %SeparableConv2D_3_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'load' 'SeparableConv2D_3_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 41 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i16* %SeparableConv2D_3_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 128> <ROM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i16]* %kernel_buffer_1, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'getelementptr' 'kernel_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i16 %SeparableConv2D_3_w_3, i16* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 47 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %out_h_0, -2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 49 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i8 %shl_ln1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln37_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'bitconcatenate' 'shl_ln37_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i5 %shl_ln37_3 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.91ns)   --->   "%sub_ln37 = sub i9 %zext_ln37_4, %zext_ln37_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 57 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 58 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 59 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %out_w_0, -2" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 61 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 62 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 64 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 65 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i9 %add_ln37 to i12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 66 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 67 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 68 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.89>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %4 ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 69 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %add_ln37_4, %4 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 71 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i11 %phi_mul to i12" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 72 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 73 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 74 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.73ns)   --->   "%in_d = add i4 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'add' 'in_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln37_4 = add i11 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_4' <Predicate = (!icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.63ns)   --->   "%add_ln37_1 = add i12 %sext_ln37, %zext_ln35_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 78 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37_5 = sext i12 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 79 'sext' 'sext_ln37_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i32 %sext_ln37_5 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 80 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 82 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer_0, i32 22)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 83 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i23 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 84 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 85 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 86 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 87 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i9 %add_ln37 to i13" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln43 = add i13 %zext_ln24, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 89 'add' 'add_ln43' <Predicate = (icmp_ln35)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i13 %add_ln43 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 90 'sext' 'sext_ln43_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_1 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 91 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 92 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 93 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 94 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_buffer_addr_1 = getelementptr [16 x i16]* %kernel_buffer_1, i64 0, i64 %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'getelementptr' 'kernel_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%kernel_buffer_load = load i16* %kernel_buffer_addr_1, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 8.70>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/2] (2.32ns)   --->   "%kernel_buffer_load = load i16* %kernel_buffer_addr_1, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln37_6 = sext i16 %kernel_buffer_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'sext' 'sext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_6, %sext_ln37_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 102 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.28>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i19 %trunc_ln3 to i23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 104 'sext' 'sext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.28ns)   --->   "%buffer = add i23 %sext_ln37_7, %buffer_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 105 'add' 'buffer' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_1       (alloca           ) [ 001111111111]
br_ln24               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
zext_ln24             (zext             ) [ 000111111111]
add_ln24              (add              ) [ 011111111111]
icmp_ln24             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln24               (br               ) [ 000000000000]
zext_ln25             (zext             ) [ 000000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 000100000000]
trunc_ln28            (trunc            ) [ 000100000000]
ret_ln0               (ret              ) [ 000000000000]
SeparableConv2D_3_b_3 (load             ) [ 000000000000]
sext_ln34             (sext             ) [ 000011111111]
shl_ln                (bitconcatenate   ) [ 000011000000]
br_ln26               (br               ) [ 001111111111]
i_0                   (phi              ) [ 000011000000]
icmp_ln26             (icmp             ) [ 001111111111]
empty_23              (speclooptripcount) [ 000000000000]
i                     (add              ) [ 001111111111]
br_ln26               (br               ) [ 000000000000]
zext_ln28_1           (zext             ) [ 000000000000]
add_ln28              (add              ) [ 000000000000]
zext_ln28_2           (zext             ) [ 000000000000]
SeparableConv2D_3_w_2 (getelementptr    ) [ 000001000000]
br_ln31               (br               ) [ 001111111111]
SeparableConv2D_3_w_3 (load             ) [ 000000000000]
zext_ln28             (zext             ) [ 000000000000]
kernel_buffer_addr    (getelementptr    ) [ 000000000000]
store_ln28            (store            ) [ 000000000000]
br_ln26               (br               ) [ 001111111111]
out_h_0               (phi              ) [ 000000100000]
icmp_ln31             (icmp             ) [ 001111111111]
empty_24              (speclooptripcount) [ 000000000000]
out_h                 (add              ) [ 001111111111]
br_ln31               (br               ) [ 000000000000]
shl_ln1               (bitconcatenate   ) [ 000000000000]
zext_ln37_4           (zext             ) [ 000000000000]
shl_ln37_3            (bitconcatenate   ) [ 000000000000]
zext_ln37_5           (zext             ) [ 000000000000]
sub_ln37              (sub              ) [ 000000011111]
br_ln33               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
out_w_0               (phi              ) [ 000000010000]
icmp_ln33             (icmp             ) [ 001111111111]
empty_25              (speclooptripcount) [ 000000000000]
out_w                 (add              ) [ 001111111111]
br_ln33               (br               ) [ 000000000000]
zext_ln35             (zext             ) [ 000000000000]
add_ln37              (add              ) [ 000000001111]
sext_ln37             (sext             ) [ 000000001111]
br_ln35               (br               ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
buffer_0              (phi              ) [ 000000001111]
in_d_0                (phi              ) [ 000000001100]
phi_mul               (phi              ) [ 000000001000]
zext_ln35_2           (zext             ) [ 000000000000]
icmp_ln35             (icmp             ) [ 001111111111]
empty_26              (speclooptripcount) [ 000000000000]
in_d                  (add              ) [ 001111111111]
br_ln35               (br               ) [ 000000000000]
add_ln37_4            (add              ) [ 001111111111]
add_ln37_1            (add              ) [ 000000000000]
sext_ln37_5           (sext             ) [ 000000000000]
zext_ln37_6           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000000100]
tmp                   (bitselect        ) [ 000000000000]
trunc_ln42            (trunc            ) [ 000000000000]
xor_ln42              (xor              ) [ 000000000000]
select_ln42           (select           ) [ 000000000000]
and_ln43              (and              ) [ 000000000000]
sext_ln43             (sext             ) [ 000000000000]
add_ln43              (add              ) [ 000000000000]
sext_ln43_1           (sext             ) [ 000000000000]
zext_ln43             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln43            (store            ) [ 000000000000]
br_ln33               (br               ) [ 001111111111]
input_load            (load             ) [ 000000000010]
zext_ln37             (zext             ) [ 000000000000]
kernel_buffer_addr_1  (getelementptr    ) [ 000000000010]
sext_ln37_1           (sext             ) [ 000000000000]
kernel_buffer_load    (load             ) [ 000000000000]
sext_ln37_6           (sext             ) [ 000000000000]
mul_ln37              (mul              ) [ 000000000000]
trunc_ln3             (partselect       ) [ 000000000001]
sext_ln37_7           (sext             ) [ 000000000000]
buffer                (add              ) [ 001111111111]
br_ln35               (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_buffer_1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="SeparableConv2D_3_b_2_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_3/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="SeparableConv2D_3_w_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_w_2/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_w_3/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_buffer_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/5 kernel_buffer_load/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln43_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="kernel_buffer_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr_1/9 "/>
</bind>
</comp>

<comp id="144" class="1005" name="out_d_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_d_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="phi_mul1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="phi_mul1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="out_h_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="out_h_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="out_w_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="out_w_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="200" class="1005" name="buffer_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="23" slack="3"/>
<pin id="202" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="buffer_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="23" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="14" slack="4"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="in_d_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_d_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/8 "/>
</bind>
</comp>

<comp id="222" class="1005" name="phi_mul_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="1"/>
<pin id="224" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_mul_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln24_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln24_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln24_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="out_d_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln25_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln28_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln34_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="1"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln26_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln28_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln28_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln28_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln28_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln31_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="out_h_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln37_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln37_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_3/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln37_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln37_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln33_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="out_w_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln35_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln37_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln37_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln35_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="in_d_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln37_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln37_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="1"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln37_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_5/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln37_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="23" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln42_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="23" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="xor_ln42_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln42_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="16" slack="0"/>
<pin id="431" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln43_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln43_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln43_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="5"/>
<pin id="447" dir="0" index="1" bw="9" slack="0"/>
<pin id="448" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln43_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln43_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln37_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln37_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln37_6_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_6/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln37_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="19" slack="1"/>
<pin id="482" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_7/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="buffer_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="19" slack="0"/>
<pin id="485" dir="0" index="1" bw="23" slack="3"/>
<pin id="486" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="489" class="1007" name="mul_ln37_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/10 "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln24_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="5"/>
<pin id="498" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln24_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="509" class="1005" name="out_d_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="514" class="1005" name="SeparableConv2D_3_b_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln28_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="524" class="1005" name="sext_ln34_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="4"/>
<pin id="526" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="529" class="1005" name="shl_ln_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="1"/>
<pin id="531" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="542" class="1005" name="SeparableConv2D_3_w_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="1"/>
<pin id="544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="out_h_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="555" class="1005" name="sub_ln37_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="1"/>
<pin id="557" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="563" class="1005" name="out_w_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln37_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="1"/>
<pin id="570" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="573" class="1005" name="sext_ln37_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="1"/>
<pin id="575" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="581" class="1005" name="in_d_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln37_4_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="input_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="1"/>
<pin id="593" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="input_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="601" class="1005" name="kernel_buffer_addr_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_addr_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="19" slack="1"/>
<pin id="608" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="buffer_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="23" slack="1"/>
<pin id="613" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="159" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="159" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="148" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="148" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="148" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="263"><net_src comp="148" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="79" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="170" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="170" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="170" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="304"><net_src comp="166" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="310"><net_src comp="182" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="182" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="182" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="182" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="326" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="193" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="193" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="193" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="226" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="214" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="214" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="226" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="373" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="203" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="203" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="409" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="56" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="417" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="462"><net_src comp="210" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="470"><net_src comp="104" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="64" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="200" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="467" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="464" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="499"><net_src comp="233" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="504"><net_src comp="237" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="512"><net_src comp="249" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="517"><net_src comp="72" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="522"><net_src comp="260" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="527"><net_src comp="264" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="532"><net_src comp="268" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="540"><net_src comp="281" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="545"><net_src comp="85" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="553"><net_src comp="312" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="558"><net_src comp="342" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="566"><net_src comp="354" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="571"><net_src comp="364" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="576"><net_src comp="369" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="584"><net_src comp="383" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="589"><net_src comp="389" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="594"><net_src comp="111" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="599"><net_src comp="118" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="604"><net_src comp="137" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="609"><net_src comp="471" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="614"><net_src comp="483" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: SeparableConv2D_3_b_s | {}
	Port: SeparableConv2D_3_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_3_b_2 : 2
		SeparableConv2D_3_b_3 : 3
		trunc_ln28 : 1
	State 3
		sext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28_1 : 1
		add_ln28 : 2
		zext_ln28_2 : 3
		SeparableConv2D_3_w_2 : 4
		SeparableConv2D_3_w_3 : 5
	State 5
		kernel_buffer_addr : 1
		store_ln28 : 2
	State 6
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		shl_ln1 : 1
		zext_ln37_4 : 2
		shl_ln37_3 : 1
		zext_ln37_5 : 2
		sub_ln37 : 3
	State 7
		icmp_ln33 : 1
		out_w : 1
		br_ln33 : 2
		zext_ln35 : 1
		add_ln37 : 2
		sext_ln37 : 3
	State 8
		zext_ln35_2 : 1
		icmp_ln35 : 1
		in_d : 1
		br_ln35 : 2
		add_ln37_4 : 1
		add_ln37_1 : 2
		sext_ln37_5 : 3
		zext_ln37_6 : 4
		input_addr : 5
		input_load : 6
		tmp : 1
		trunc_ln42 : 1
		xor_ln42 : 2
		select_ln42 : 2
		and_ln43 : 3
		add_ln43 : 1
		sext_ln43_1 : 2
		zext_ln43 : 3
		output_addr : 4
		store_ln43 : 5
	State 9
		kernel_buffer_addr_1 : 1
		kernel_buffer_load : 2
	State 10
		sext_ln37_6 : 1
		mul_ln37 : 2
		trunc_ln3 : 3
	State 11
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln24_fu_237  |    0    |    0    |    12   |
|          |    out_d_fu_249    |    0    |    0    |    15   |
|          |      i_fu_281      |    0    |    0    |    13   |
|          |   add_ln28_fu_291  |    0    |    0    |    15   |
|          |    out_h_fu_312    |    0    |    0    |    13   |
|    add   |    out_w_fu_354    |    0    |    0    |    13   |
|          |   add_ln37_fu_364  |    0    |    0    |    15   |
|          |     in_d_fu_383    |    0    |    0    |    13   |
|          |  add_ln37_4_fu_389 |    0    |    0    |    13   |
|          |  add_ln37_1_fu_395 |    0    |    0    |    13   |
|          |   add_ln43_fu_445  |    0    |    0    |    12   |
|          |    buffer_fu_483   |    0    |    0    |    30   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln24_fu_243  |    0    |    0    |    11   |
|          |  icmp_ln26_fu_275  |    0    |    0    |    9    |
|   icmp   |  icmp_ln31_fu_306  |    0    |    0    |    9    |
|          |  icmp_ln33_fu_348  |    0    |    0    |    9    |
|          |  icmp_ln35_fu_377  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln42_fu_427 |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln43_fu_435  |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln37_fu_342  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln42_fu_421  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln37_fu_489  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln24_fu_233  |    0    |    0    |    0    |
|          |  zext_ln25_fu_255  |    0    |    0    |    0    |
|          | zext_ln28_1_fu_287 |    0    |    0    |    0    |
|          | zext_ln28_2_fu_296 |    0    |    0    |    0    |
|          |  zext_ln28_fu_301  |    0    |    0    |    0    |
|   zext   | zext_ln37_4_fu_326 |    0    |    0    |    0    |
|          | zext_ln37_5_fu_338 |    0    |    0    |    0    |
|          |  zext_ln35_fu_360  |    0    |    0    |    0    |
|          | zext_ln35_2_fu_373 |    0    |    0    |    0    |
|          | zext_ln37_6_fu_404 |    0    |    0    |    0    |
|          |  zext_ln43_fu_454  |    0    |    0    |    0    |
|          |  zext_ln37_fu_459  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln28_fu_260 |    0    |    0    |    0    |
|          |  trunc_ln42_fu_417 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln34_fu_264  |    0    |    0    |    0    |
|          |  sext_ln37_fu_369  |    0    |    0    |    0    |
|          | sext_ln37_5_fu_400 |    0    |    0    |    0    |
|   sext   |  sext_ln43_fu_442  |    0    |    0    |    0    |
|          | sext_ln43_1_fu_450 |    0    |    0    |    0    |
|          | sext_ln37_1_fu_464 |    0    |    0    |    0    |
|          | sext_ln37_6_fu_467 |    0    |    0    |    0    |
|          | sext_ln37_7_fu_480 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    shl_ln_fu_268   |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1_fu_318   |    0    |    0    |    0    |
|          |  shl_ln37_3_fu_330 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_409     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  trunc_ln3_fu_471  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   273   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|kernel_buffer_1|    0   |   32   |    4   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |   32   |    4   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_2_reg_514|    4   |
|SeparableConv2D_3_w_2_reg_542|    7   |
|       add_ln24_reg_501      |   12   |
|      add_ln37_4_reg_586     |   11   |
|       add_ln37_reg_568      |    9   |
|       buffer_0_reg_200      |   23   |
|        buffer_reg_611       |   23   |
|         i_0_reg_166         |    4   |
|          i_reg_537          |    4   |
|        in_d_0_reg_210       |    4   |
|         in_d_reg_581        |    4   |
|      input_addr_reg_591     |   14   |
|      input_load_reg_596     |   16   |
| kernel_buffer_addr_1_reg_601|    4   |
|       out_d_0_reg_144       |    5   |
|        out_d_reg_509        |    5   |
|       out_h_0_reg_178       |    4   |
|        out_h_reg_550        |    4   |
|       out_w_0_reg_189       |    4   |
|        out_w_reg_563        |    4   |
|       phi_mul1_reg_155      |   12   |
|       phi_mul_reg_222       |   11   |
|      sext_ln34_reg_524      |   23   |
|      sext_ln37_reg_573      |   12   |
|        shl_ln_reg_529       |    7   |
|       sub_ln37_reg_555      |    9   |
|      trunc_ln28_reg_519     |    4   |
|      trunc_ln3_reg_606      |   19   |
|      zext_ln24_reg_496      |   13   |
+-----------------------------+--------+
|            Total            |   275  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_104 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_118 |  p0  |   2  |  14  |   28   ||    9    |
|    i_0_reg_166    |  p0  |   2  |   4  |    8   ||    9    |
|   in_d_0_reg_210  |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   273  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |    4   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   60   |    -   |
|  Register |    -   |    -   |    -   |   275  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   10   |   307  |   337  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
