// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_HH_
#define _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_1448_16_1_1.h"
#include "myproject_axi_mux_83_16_1_1.h"
#include "myproject_axi_mul_mul_12s_16s_26_3_1.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.h"

namespace ap_rtl {

struct dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1 : public sc_module {
    // Port declarations 158
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > kernel_data_V_1_0;
    sc_in< sc_lv<16> > kernel_data_V_1_1;
    sc_in< sc_lv<16> > kernel_data_V_1_2;
    sc_in< sc_lv<16> > kernel_data_V_1_3;
    sc_in< sc_lv<16> > kernel_data_V_1_4;
    sc_in< sc_lv<16> > kernel_data_V_1_5;
    sc_in< sc_lv<16> > kernel_data_V_1_6;
    sc_in< sc_lv<16> > kernel_data_V_1_7;
    sc_in< sc_lv<16> > kernel_data_V_1_8;
    sc_in< sc_lv<16> > kernel_data_V_1_9;
    sc_in< sc_lv<16> > kernel_data_V_1_10;
    sc_in< sc_lv<16> > kernel_data_V_1_11;
    sc_in< sc_lv<16> > kernel_data_V_1_12;
    sc_in< sc_lv<16> > kernel_data_V_1_13;
    sc_in< sc_lv<16> > kernel_data_V_1_14;
    sc_in< sc_lv<16> > kernel_data_V_1_15;
    sc_in< sc_lv<16> > kernel_data_V_1_16;
    sc_in< sc_lv<16> > kernel_data_V_1_17;
    sc_in< sc_lv<16> > kernel_data_V_1_18;
    sc_in< sc_lv<16> > kernel_data_V_1_19;
    sc_in< sc_lv<16> > kernel_data_V_1_20;
    sc_in< sc_lv<16> > kernel_data_V_1_21;
    sc_in< sc_lv<16> > kernel_data_V_1_22;
    sc_in< sc_lv<16> > kernel_data_V_1_23;
    sc_in< sc_lv<16> > kernel_data_V_1_24;
    sc_in< sc_lv<16> > kernel_data_V_1_25;
    sc_in< sc_lv<16> > kernel_data_V_1_26;
    sc_in< sc_lv<16> > kernel_data_V_1_27;
    sc_in< sc_lv<16> > kernel_data_V_1_28;
    sc_in< sc_lv<16> > kernel_data_V_1_29;
    sc_in< sc_lv<16> > kernel_data_V_1_30;
    sc_in< sc_lv<16> > kernel_data_V_1_31;
    sc_in< sc_lv<16> > kernel_data_V_1_32;
    sc_in< sc_lv<16> > kernel_data_V_1_33;
    sc_in< sc_lv<16> > kernel_data_V_1_34;
    sc_in< sc_lv<16> > kernel_data_V_1_35;
    sc_in< sc_lv<16> > kernel_data_V_1_36;
    sc_in< sc_lv<16> > kernel_data_V_1_37;
    sc_in< sc_lv<16> > kernel_data_V_1_38;
    sc_in< sc_lv<16> > kernel_data_V_1_39;
    sc_in< sc_lv<16> > kernel_data_V_1_40;
    sc_in< sc_lv<16> > kernel_data_V_1_41;
    sc_in< sc_lv<16> > kernel_data_V_1_42;
    sc_in< sc_lv<16> > kernel_data_V_1_43;
    sc_in< sc_lv<16> > kernel_data_V_1_44;
    sc_in< sc_lv<16> > kernel_data_V_1_45;
    sc_in< sc_lv<16> > kernel_data_V_1_46;
    sc_in< sc_lv<16> > kernel_data_V_1_47;
    sc_in< sc_lv<16> > kernel_data_V_1_48;
    sc_in< sc_lv<16> > kernel_data_V_1_49;
    sc_in< sc_lv<16> > kernel_data_V_1_50;
    sc_in< sc_lv<16> > kernel_data_V_1_51;
    sc_in< sc_lv<16> > kernel_data_V_1_52;
    sc_in< sc_lv<16> > kernel_data_V_1_53;
    sc_in< sc_lv<16> > kernel_data_V_1_54;
    sc_in< sc_lv<16> > kernel_data_V_1_55;
    sc_in< sc_lv<16> > kernel_data_V_1_56;
    sc_in< sc_lv<16> > kernel_data_V_1_57;
    sc_in< sc_lv<16> > kernel_data_V_1_58;
    sc_in< sc_lv<16> > kernel_data_V_1_59;
    sc_in< sc_lv<16> > kernel_data_V_1_60;
    sc_in< sc_lv<16> > kernel_data_V_1_61;
    sc_in< sc_lv<16> > kernel_data_V_1_62;
    sc_in< sc_lv<16> > kernel_data_V_1_63;
    sc_in< sc_lv<16> > kernel_data_V_1_64;
    sc_in< sc_lv<16> > kernel_data_V_1_65;
    sc_in< sc_lv<16> > kernel_data_V_1_66;
    sc_in< sc_lv<16> > kernel_data_V_1_67;
    sc_in< sc_lv<16> > kernel_data_V_1_68;
    sc_in< sc_lv<16> > kernel_data_V_1_69;
    sc_in< sc_lv<16> > kernel_data_V_1_70;
    sc_in< sc_lv<16> > kernel_data_V_1_71;
    sc_in< sc_lv<16> > kernel_data_V_1_72;
    sc_in< sc_lv<16> > kernel_data_V_1_73;
    sc_in< sc_lv<16> > kernel_data_V_1_74;
    sc_in< sc_lv<16> > kernel_data_V_1_75;
    sc_in< sc_lv<16> > kernel_data_V_1_76;
    sc_in< sc_lv<16> > kernel_data_V_1_77;
    sc_in< sc_lv<16> > kernel_data_V_1_78;
    sc_in< sc_lv<16> > kernel_data_V_1_79;
    sc_in< sc_lv<16> > kernel_data_V_1_80;
    sc_in< sc_lv<16> > kernel_data_V_1_81;
    sc_in< sc_lv<16> > kernel_data_V_1_82;
    sc_in< sc_lv<16> > kernel_data_V_1_83;
    sc_in< sc_lv<16> > kernel_data_V_1_84;
    sc_in< sc_lv<16> > kernel_data_V_1_85;
    sc_in< sc_lv<16> > kernel_data_V_1_86;
    sc_in< sc_lv<16> > kernel_data_V_1_87;
    sc_in< sc_lv<16> > kernel_data_V_1_88;
    sc_in< sc_lv<16> > kernel_data_V_1_89;
    sc_in< sc_lv<16> > kernel_data_V_1_90;
    sc_in< sc_lv<16> > kernel_data_V_1_91;
    sc_in< sc_lv<16> > kernel_data_V_1_92;
    sc_in< sc_lv<16> > kernel_data_V_1_93;
    sc_in< sc_lv<16> > kernel_data_V_1_94;
    sc_in< sc_lv<16> > kernel_data_V_1_95;
    sc_in< sc_lv<16> > kernel_data_V_1_96;
    sc_in< sc_lv<16> > kernel_data_V_1_97;
    sc_in< sc_lv<16> > kernel_data_V_1_98;
    sc_in< sc_lv<16> > kernel_data_V_1_99;
    sc_in< sc_lv<16> > kernel_data_V_1_100;
    sc_in< sc_lv<16> > kernel_data_V_1_101;
    sc_in< sc_lv<16> > kernel_data_V_1_102;
    sc_in< sc_lv<16> > kernel_data_V_1_103;
    sc_in< sc_lv<16> > kernel_data_V_1_104;
    sc_in< sc_lv<16> > kernel_data_V_1_105;
    sc_in< sc_lv<16> > kernel_data_V_1_106;
    sc_in< sc_lv<16> > kernel_data_V_1_107;
    sc_in< sc_lv<16> > kernel_data_V_1_108;
    sc_in< sc_lv<16> > kernel_data_V_1_109;
    sc_in< sc_lv<16> > kernel_data_V_1_110;
    sc_in< sc_lv<16> > kernel_data_V_1_111;
    sc_in< sc_lv<16> > kernel_data_V_1_112;
    sc_in< sc_lv<16> > kernel_data_V_1_113;
    sc_in< sc_lv<16> > kernel_data_V_1_114;
    sc_in< sc_lv<16> > kernel_data_V_1_115;
    sc_in< sc_lv<16> > kernel_data_V_1_116;
    sc_in< sc_lv<16> > kernel_data_V_1_117;
    sc_in< sc_lv<16> > kernel_data_V_1_118;
    sc_in< sc_lv<16> > kernel_data_V_1_119;
    sc_in< sc_lv<16> > kernel_data_V_1_120;
    sc_in< sc_lv<16> > kernel_data_V_1_121;
    sc_in< sc_lv<16> > kernel_data_V_1_122;
    sc_in< sc_lv<16> > kernel_data_V_1_123;
    sc_in< sc_lv<16> > kernel_data_V_1_124;
    sc_in< sc_lv<16> > kernel_data_V_1_125;
    sc_in< sc_lv<16> > kernel_data_V_1_126;
    sc_in< sc_lv<16> > kernel_data_V_1_127;
    sc_in< sc_lv<16> > kernel_data_V_1_128;
    sc_in< sc_lv<16> > kernel_data_V_1_129;
    sc_in< sc_lv<16> > kernel_data_V_1_130;
    sc_in< sc_lv<16> > kernel_data_V_1_131;
    sc_in< sc_lv<16> > kernel_data_V_1_132;
    sc_in< sc_lv<16> > kernel_data_V_1_133;
    sc_in< sc_lv<16> > kernel_data_V_1_134;
    sc_in< sc_lv<16> > kernel_data_V_1_135;
    sc_in< sc_lv<16> > kernel_data_V_1_136;
    sc_in< sc_lv<16> > kernel_data_V_1_137;
    sc_in< sc_lv<16> > kernel_data_V_1_138;
    sc_in< sc_lv<16> > kernel_data_V_1_139;
    sc_in< sc_lv<16> > kernel_data_V_1_140;
    sc_in< sc_lv<16> > kernel_data_V_1_141;
    sc_in< sc_lv<16> > kernel_data_V_1_142;
    sc_in< sc_lv<16> > kernel_data_V_1_143;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;


    // Module declarations
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1);

    ~dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1();

    sc_trace_file* mVcdFile;

    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2* outidx2_U;
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V* w10_V_U;
    myproject_axi_mux_1448_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,8,16>* myproject_axi_mux_1448_16_1_1_U665;
    myproject_axi_mux_83_16_1_1<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_axi_mux_83_16_1_1_U666;
    myproject_axi_mul_mul_12s_16s_26_3_1<1,3,12,16,26>* myproject_axi_mul_mul_12s_16s_26_3_1_U667;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln135_fu_1191_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > outidx2_address0;
    sc_signal< sc_logic > outidx2_ce0;
    sc_signal< sc_lv<3> > outidx2_q0;
    sc_signal< sc_lv<11> > w10_V_address0;
    sc_signal< sc_logic > w10_V_ce0;
    sc_signal< sc_lv<12> > w10_V_q0;
    sc_signal< sc_lv<32> > in_index_0_i42_reg_402;
    sc_signal< sc_lv<11> > w_index41_reg_417;
    sc_signal< sc_lv<16> > res_0_V_write_assign40_reg_447;
    sc_signal< sc_lv<16> > res_1_V_write_assign38_reg_462;
    sc_signal< sc_lv<16> > res_2_V_write_assign36_reg_477;
    sc_signal< sc_lv<16> > res_3_V_write_assign34_reg_492;
    sc_signal< sc_lv<16> > res_4_V_write_assign32_reg_507;
    sc_signal< sc_lv<16> > res_5_V_write_assign30_reg_522;
    sc_signal< sc_lv<16> > res_6_V_write_assign28_reg_537;
    sc_signal< sc_lv<16> > res_7_V_write_assign26_reg_552;
    sc_signal< sc_lv<16> > acc_0_V_024_reg_567;
    sc_signal< sc_lv<16> > acc_1_V_023_reg_582;
    sc_signal< sc_lv<16> > acc_2_V_022_reg_597;
    sc_signal< sc_lv<16> > acc_3_V_021_reg_612;
    sc_signal< sc_lv<16> > acc_4_V_020_reg_627;
    sc_signal< sc_lv<16> > acc_5_V_019_reg_642;
    sc_signal< sc_lv<16> > acc_6_V_018_reg_657;
    sc_signal< sc_lv<16> > acc_7_V_017_reg_672;
    sc_signal< sc_lv<11> > w_index_fu_1173_p2;
    sc_signal< sc_lv<11> > w_index_reg_2187;
    sc_signal< sc_lv<32> > in_index_fu_1179_p2;
    sc_signal< sc_lv<32> > in_index_reg_2192;
    sc_signal< sc_lv<1> > icmp_ln154_fu_1185_p2;
    sc_signal< sc_lv<1> > icmp_ln154_reg_2197;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2202_pp0_iter5_reg;
    sc_signal< sc_lv<3> > out_index_reg_2206;
    sc_signal< sc_lv<3> > out_index_reg_2206_pp0_iter2_reg;
    sc_signal< sc_lv<3> > out_index_reg_2206_pp0_iter3_reg;
    sc_signal< sc_lv<3> > out_index_reg_2206_pp0_iter4_reg;
    sc_signal< sc_lv<3> > out_index_reg_2206_pp0_iter5_reg;
    sc_signal< sc_lv<16> > tmp_fu_1777_p146;
    sc_signal< sc_lv<16> > tmp_reg_2211;
    sc_signal< sc_lv<12> > w10_V_load_reg_2216;
    sc_signal< sc_lv<32> > select_ln154_fu_2071_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<26> > grp_fu_2171_p2;
    sc_signal< sc_lv<26> > r_V_reg_2236;
    sc_signal< sc_lv<16> > acc_0_V_fu_2113_p2;
    sc_signal< sc_lv<16> > acc_0_V_reg_2241;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i42_phi_fu_406_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > ap_phi_mux_w_index41_phi_fu_421_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_01_i_phi_fu_1141_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_13_i_phi_fu_1111_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_25_i_phi_fu_1081_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_37_i_phi_fu_1051_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_49_i_phi_fu_1021_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_511_i_phi_fu_991_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_613_i_phi_fu_961_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_p_0_715_i_phi_fu_931_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_0_V_024_phi_fu_571_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_0_V_1_phi_fu_901_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_1_V_023_phi_fu_586_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_1_V_1_phi_fu_871_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_2_V_022_phi_fu_601_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_2_V_1_phi_fu_841_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_3_V_021_phi_fu_616_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_3_V_1_phi_fu_811_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_4_V_020_phi_fu_631_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_4_V_1_phi_fu_781_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_5_V_019_phi_fu_646_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_5_V_1_phi_fu_751_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_6_V_018_phi_fu_661_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_6_V_1_phi_fu_721_p16;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_7_V_017_phi_fu_676_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_7_V_1_phi_fu_691_p16;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_7_V_1_reg_687;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_6_V_1_reg_717;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_5_V_1_reg_747;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_4_V_1_reg_777;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_3_V_1_reg_807;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_2_V_1_reg_837;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_1_V_1_reg_867;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_acc_0_V_1_reg_897;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_715_i_reg_927;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_613_i_reg_957;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_511_i_reg_987;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_p_0_01_i_reg_1137;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137;
    sc_signal< sc_lv<64> > zext_ln139_fu_1167_p1;
    sc_signal< sc_lv<8> > tmp_fu_1777_p145;
    sc_signal< sc_lv<16> > tmp_s_fu_2092_p10;
    sc_signal< sc_lv<16> > trunc_ln3_fu_2083_p4;
    sc_signal< sc_logic > grp_fu_2171_ce;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<16> > ap_return_5_preg;
    sc_signal< sc_lv<16> > ap_return_6_preg;
    sc_signal< sc_lv<16> > ap_return_7_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to5;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_342;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_90;
    static const sc_lv<16> ap_const_lv16_41;
    static const sc_lv<16> ap_const_lv16_2C;
    static const sc_lv<16> ap_const_lv16_A5;
    static const sc_lv<16> ap_const_lv16_61;
    static const sc_lv<16> ap_const_lv16_8F;
    static const sc_lv<16> ap_const_lv16_11F;
    static const sc_lv<16> ap_const_lv16_57;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<11> ap_const_lv11_47F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_2113_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_342();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to5();
    void thread_ap_phi_mux_acc_0_V_024_phi_fu_571_p6();
    void thread_ap_phi_mux_acc_0_V_1_phi_fu_901_p16();
    void thread_ap_phi_mux_acc_1_V_023_phi_fu_586_p6();
    void thread_ap_phi_mux_acc_1_V_1_phi_fu_871_p16();
    void thread_ap_phi_mux_acc_2_V_022_phi_fu_601_p6();
    void thread_ap_phi_mux_acc_2_V_1_phi_fu_841_p16();
    void thread_ap_phi_mux_acc_3_V_021_phi_fu_616_p6();
    void thread_ap_phi_mux_acc_3_V_1_phi_fu_811_p16();
    void thread_ap_phi_mux_acc_4_V_020_phi_fu_631_p6();
    void thread_ap_phi_mux_acc_4_V_1_phi_fu_781_p16();
    void thread_ap_phi_mux_acc_5_V_019_phi_fu_646_p6();
    void thread_ap_phi_mux_acc_5_V_1_phi_fu_751_p16();
    void thread_ap_phi_mux_acc_6_V_018_phi_fu_661_p6();
    void thread_ap_phi_mux_acc_6_V_1_phi_fu_721_p16();
    void thread_ap_phi_mux_acc_7_V_017_phi_fu_676_p6();
    void thread_ap_phi_mux_acc_7_V_1_phi_fu_691_p16();
    void thread_ap_phi_mux_in_index_0_i42_phi_fu_406_p6();
    void thread_ap_phi_mux_p_0_01_i_phi_fu_1141_p16();
    void thread_ap_phi_mux_p_0_13_i_phi_fu_1111_p16();
    void thread_ap_phi_mux_p_0_25_i_phi_fu_1081_p16();
    void thread_ap_phi_mux_p_0_37_i_phi_fu_1051_p16();
    void thread_ap_phi_mux_p_0_49_i_phi_fu_1021_p16();
    void thread_ap_phi_mux_p_0_511_i_phi_fu_991_p16();
    void thread_ap_phi_mux_p_0_613_i_phi_fu_961_p16();
    void thread_ap_phi_mux_p_0_715_i_phi_fu_931_p16();
    void thread_ap_phi_mux_res_0_V_write_assign40_phi_fu_451_p6();
    void thread_ap_phi_mux_res_1_V_write_assign38_phi_fu_466_p6();
    void thread_ap_phi_mux_res_2_V_write_assign36_phi_fu_481_p6();
    void thread_ap_phi_mux_res_3_V_write_assign34_phi_fu_496_p6();
    void thread_ap_phi_mux_res_4_V_write_assign32_phi_fu_511_p6();
    void thread_ap_phi_mux_res_5_V_write_assign30_phi_fu_526_p6();
    void thread_ap_phi_mux_res_6_V_write_assign28_phi_fu_541_p6();
    void thread_ap_phi_mux_res_7_V_write_assign26_phi_fu_556_p6();
    void thread_ap_phi_mux_w_index41_phi_fu_421_p6();
    void thread_ap_phi_reg_pp0_iter0_acc_0_V_1_reg_897();
    void thread_ap_phi_reg_pp0_iter0_acc_1_V_1_reg_867();
    void thread_ap_phi_reg_pp0_iter0_acc_2_V_1_reg_837();
    void thread_ap_phi_reg_pp0_iter0_acc_3_V_1_reg_807();
    void thread_ap_phi_reg_pp0_iter0_acc_4_V_1_reg_777();
    void thread_ap_phi_reg_pp0_iter0_acc_5_V_1_reg_747();
    void thread_ap_phi_reg_pp0_iter0_acc_6_V_1_reg_717();
    void thread_ap_phi_reg_pp0_iter0_acc_7_V_1_reg_687();
    void thread_ap_phi_reg_pp0_iter0_p_0_01_i_reg_1137();
    void thread_ap_phi_reg_pp0_iter0_p_0_13_i_reg_1107();
    void thread_ap_phi_reg_pp0_iter0_p_0_25_i_reg_1077();
    void thread_ap_phi_reg_pp0_iter0_p_0_37_i_reg_1047();
    void thread_ap_phi_reg_pp0_iter0_p_0_49_i_reg_1017();
    void thread_ap_phi_reg_pp0_iter0_p_0_511_i_reg_987();
    void thread_ap_phi_reg_pp0_iter0_p_0_613_i_reg_957();
    void thread_ap_phi_reg_pp0_iter0_p_0_715_i_reg_927();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_grp_fu_2171_ce();
    void thread_icmp_ln135_fu_1191_p2();
    void thread_icmp_ln154_fu_1185_p2();
    void thread_in_index_fu_1179_p2();
    void thread_outidx2_address0();
    void thread_outidx2_ce0();
    void thread_select_ln154_fu_2071_p3();
    void thread_tmp_fu_1777_p145();
    void thread_trunc_ln3_fu_2083_p4();
    void thread_w10_V_address0();
    void thread_w10_V_ce0();
    void thread_w_index_fu_1173_p2();
    void thread_zext_ln139_fu_1167_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
