INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/MC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/true_dpbram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dpbram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/rams_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sim_1/imports/sources/tb_SPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Spad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sim_1/imports/sources/tb_MC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sim_1/imports/sources/tb_PE_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_top
