$date
	Tue May 11 22:33:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_latch_test $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ E $end
$scope module DUT $end
$var wire 1 # D $end
$var wire 1 $ E $end
$var wire 1 ! Qbar $end
$var wire 2 % in [1:0] $end
$var wire 1 " Q $end
$scope module M0 $end
$var wire 2 & in [1:0] $end
$var wire 1 " out $end
$var wire 1 $ sel $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$var wire 1 ) t3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
bx &
bx %
x$
x#
x"
x!
$end
#5
0(
0'
1$
bx1 %
bx1 &
1#
#10
1!
0"
1'
0)
0$
b0 %
b0 &
0#
#15
0'
1$
#20
0!
1"
1(
1'
0$
b11 %
b11 &
1#
#25
0(
0'
1)
1$
#30
1!
0"
1'
0)
0$
b0 %
b0 &
0#
#35
0'
1$
#40
0!
1"
1(
1'
0$
b11 %
b11 &
1#
