-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-021                                 
-- Generated date:              Wed May 04 14:38:15 +0100 2016                      

Solution Settings: MazeMemory.v3
  Current state: schedule
  Project: MazeRAM
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/MazeArray.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /MazeMemory/core                      11       2          3         8193  0          
    Design Total:                         11       2          3         8193  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /MazeMemory/core         
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    row:rsc.z   IN   Unsigned         5                                     
    col:rsc.z   IN   Unsigned         5                                     
    val:rsc.z   IN   Unsigned         4                                     
    write:rsc.z IN   Unsigned         1                                     
    clk         IN   Unsigned         1                                     
    rst         IN   Unsigned         1                                     
    out:rsc.z   OUT  Unsigned         4                                     
    
  Memory Resources
    Resource Name: /MazeMemory/row:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MazeMemory/row     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /MazeMemory/col:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MazeMemory/col     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /MazeMemory/val:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MazeMemory/val     0:3 00000000-00000000 (0-0) 
      
    Resource Name: /MazeMemory/write:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /MazeMemory/write     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /MazeMemory/out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MazeMemory/out     0:3 00000000-00000000 (0-0) 
      
    Resource Name: /MazeMemory/core/maze:rsc
      Memory Component: singleport                   Size:         4096 x 4
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /MazeMemory/core/maze     0:3 00000fff-00000000 (4095-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles    Duration  Unroll Init     Comments 
    ---------------- ---------------- ---------- ------- ------------- ----------- ------ ---- ------------
    /MazeMemory/core core:rlp           Infinite       1         8196   163.92 us                           
    /MazeMemory/core   maze:vinit           4096       2        (8192) (163.84 us)             reset action 
    /MazeMemory/core   main             Infinite       3            3    60.00 ns                           
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- ------------
    /MazeMemory/core core:rlp                   1                        0.01                3               
    /MazeMemory/core   maze:vinit           (8192)                       0.00            (8192) reset action 
    /MazeMemory/core   main                     3                        0.04                3               
    
  End of Report
