
---------- Begin Simulation Statistics ----------
final_tick                                  124885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860624                       # Number of bytes of host memory used
host_op_rate                                    98900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.54                       # Real time elapsed on the host
host_tick_rate                               49192272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250001                       # Number of instructions simulated
sim_ops                                        251077                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000125                       # Number of seconds simulated
sim_ticks                                   124885000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.618160                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26189                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26828                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12753                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27616                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              94                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               94                       # Number of indirect misses.
system.cpu.branchPred.lookups                   54042                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     245                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    187317                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   187506                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12585                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      13906                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4823                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          137296                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250015                       # Number of instructions committed
system.cpu.commit.committedOps                 251091                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       194129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.293423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.160499                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       112724     58.07%     58.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        34105     17.57%     75.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13584      7.00%     82.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          885      0.46%     83.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7828      4.03%     87.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11836      6.10%     93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          321      0.17%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8023      4.13%     97.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4823      2.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       194129                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  111                       # Number of function calls committed.
system.cpu.commit.int_insts                    237671                       # Number of committed integer instructions.
system.cpu.commit.loads                         62597                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           137835     54.89%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.01%     54.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.01%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.01%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             17      0.01%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           62597     24.93%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          50569     20.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            251091                       # Class of committed instruction
system.cpu.commit.refs                         113166                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       151                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250001                       # Number of Instructions Simulated
system.cpu.committedOps                        251077                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.999080                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.999080                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 41121                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                25490                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 567998                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    68877                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     95839                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12600                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   600                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1084                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       54042                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     64126                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        122909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   421                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         577019                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   25536                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.216366                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              83738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              26434                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.310192                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             219521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.639233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.240336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   119809     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      276      0.13%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8916      4.06%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4699      2.14%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21183      9.65%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16581      7.55%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      314      0.14%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4303      1.96%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    43440     19.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               219521                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12695                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    38733                       # Number of branches executed
system.cpu.iew.exec_nop                            31                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.447382                       # Inst execution rate
system.cpu.iew.exec_refs                       119179                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      50954                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14036                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 83823                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               134                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51357                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              388417                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 68225                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17381                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                361514                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   233                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12600                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   279                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               15                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        21219                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          783                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             43                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    472207                       # num instructions consuming a value
system.cpu.iew.wb_count                        355979                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.453445                       # average fanout of values written-back
system.cpu.iew.wb_producers                    214120                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.425222                       # insts written-back per cycle
system.cpu.iew.wb_sent                         356246                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   576996                       # number of integer regfile reads
system.cpu.int_regfile_writes                  266719                       # number of integer regfile writes
system.cpu.ipc                               1.000921                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.000921                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                243693     64.32%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.01%     64.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   26      0.01%     64.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.01%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                84001     22.17%     86.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               51098     13.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 378899                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16533                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043634                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8029     48.56%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.01%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8349     50.50%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   152      0.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 395231                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             993872                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       355802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            525406                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     388369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    378899                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  17                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          137279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               428                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        57280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        219521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.726026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.019583                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               98792     45.00%     45.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               31343     14.28%     59.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21820      9.94%     69.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9009      4.10%     73.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               29348     13.37%     86.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16487      7.51%     94.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12202      5.56%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 310      0.14%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 210      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          219521                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.516986                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    195                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                404                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          177                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               263                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                83823                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51357                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  235197                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           249771                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   14643                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                337158                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    244                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    81455                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    169                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1098606                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 532850                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              728232                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     84319                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  23549                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12600                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 24285                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   391032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           811339                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2219                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5663                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              261                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       577563                       # The number of ROB reads
system.cpu.rob.rob_writes                      802204                       # The number of ROB writes
system.cpu.timesIdled                             287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      230                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     105                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2841                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                487                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1527                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           487                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       128896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  128896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2025                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2364500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10612750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          145                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       143296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2034     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2170500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2456500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            585000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       10                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::total                      10                       # number of overall hits
system.l2.demand_misses::.cpu.inst                380                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1634                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               380                       # number of overall misses
system.l2.overall_misses::.cpu.data              1634                       # number of overall misses
system.l2.overall_misses::total                  2014                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    128695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158439500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29744000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    128695500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158439500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78273.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78761.015912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78669.066534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78273.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78761.015912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78669.066534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25944000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    112355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138299500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25944000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    112355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138299500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68273.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68761.015912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68669.066534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68273.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68761.015912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68669.066534                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          605                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              605                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          145                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              145                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          145                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          145                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            1527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    119656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     119656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78360.183366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78360.183366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    104386000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104386000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68360.183366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68360.183366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78273.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78273.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25944000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25944000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68273.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68273.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9039500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9039500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84481.308411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84481.308411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7969500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7969500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74481.308411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74481.308411                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1266.879307                       # Cycle average of tags in use
system.l2.tags.total_refs                        2829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.397037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.631937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       342.982857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       917.264513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.027993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.061798                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24745                       # Number of tag accesses
system.l2.tags.data_accesses                    24745                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             128896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2014                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         194739160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         837378388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032117548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    194739160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194739160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        194739160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        837378388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032117548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17183000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                54945500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8531.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27281.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    513.529880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.057509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.675619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           49     19.52%     19.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     18.73%     38.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     10.36%     48.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      5.18%     53.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.79%     56.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.59%     58.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      4.38%     62.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50     19.92%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44     17.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 128896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  128896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1032.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     124439500                       # Total gap between requests
system.mem_ctrls.avgGap                      61787.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       104576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 194739160.027225047350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 837378388.117067694664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10312000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44633500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27136.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27315.48                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               421245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7097160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         55304250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1383840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           74833275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.217480                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3012250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    117712750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               999600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               531300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7282800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         56155260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           667200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           75470400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.319174                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1222750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    119502250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        63596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63596                       # number of overall hits
system.cpu.icache.overall_hits::total           63596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          530                       # number of overall misses
system.cpu.icache.overall_misses::total           530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39646497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39646497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39646497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39646497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        64126                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        64126                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        64126                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        64126                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008265                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74804.711321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74804.711321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74804.711321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74804.711321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          696                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          145                       # number of writebacks
system.cpu.icache.writebacks::total               145                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30444997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30444997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30444997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30444997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78064.094872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78064.094872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78064.094872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78064.094872                       # average overall mshr miss latency
system.cpu.icache.replacements                    145                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39646497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39646497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        64126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        64126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74804.711321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74804.711321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30444997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30444997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78064.094872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78064.094872                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           227.181627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               63986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            164.066667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   227.181627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            128642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           128642                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       104990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       104994                       # number of overall hits
system.cpu.dcache.overall_hits::total          104994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13004                       # number of overall misses
system.cpu.dcache.overall_misses::total         13004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    666746467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    666746467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    666746467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    666746467                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.110194                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.110194                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.110205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.110205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51280.300492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51280.300492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51272.413642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51272.413642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9016                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.328638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          605                       # number of writebacks
system.cpu.dcache.writebacks::total               605                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11360                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1644                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    131558993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    131558993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    131735493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    131735493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013916                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013916                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80121.189403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80121.189403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80131.078467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80131.078467                       # average overall mshr miss latency
system.cpu.dcache.replacements                    661                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        67117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22301500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22301500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71940.322581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71940.322581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86024.038462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86024.038462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    644222469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    644222469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.250900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.250900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50786.162318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50786.162318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122396995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122396995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79945.783801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79945.783801                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           663.198385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              106646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1645                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.830395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   663.198385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.647655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.647655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            237657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           237657                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    124885000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    124885000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
