{"vcs1":{"timestamp_begin":1681478982.895367196, "rt":0.62, "ut":0.19, "st":0.13}}
{"vcselab":{"timestamp_begin":1681478983.549024051, "rt":1.04, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681478984.617316849, "rt":0.63, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478982.597027105}
{"VCS_COMP_START_TIME": 1681478982.597027105}
{"VCS_COMP_END_TIME": 1681478985.812255400}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 238984}}
