Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/bunnarot/Car/car.vhd" in Library work.
Architecture behavioral of Entity car is up to date.
Compiling vhdl file "/home/bunnarot/Car/ScanDigit.vhd" in Library work.
Entity <scandigit> compiled.
Entity <scandigit> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/bunnarot/Car/CLK1ms.vhd" in Library work.
Architecture behavioral of Entity clk1ms is up to date.
Compiling vhdl file "/home/bunnarot/Car/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <car> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ScanDigit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLK1ms> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <car> in library <work> (Architecture <behavioral>).
Entity <car> analyzed. Unit <car> generated.

Analyzing Entity <ScanDigit> in library <work> (Architecture <behavioral>).
Entity <ScanDigit> analyzed. Unit <ScanDigit> generated.

Analyzing Entity <CLK1ms> in library <work> (Architecture <behavioral>).
Entity <CLK1ms> analyzed. Unit <CLK1ms> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <car>.
    Related source file is "/home/bunnarot/Car/car.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <HEX_1>.
    Found 7-bit register for signal <HEX_2>.
    Found 8-bit up counter for signal <counter_wait>.
    Found 9-bit comparator lessequal for signal <current_state$cmp_le0000> created at line 75.
    Found 1-bit register for signal <green_tmp>.
    Found 1-bit register for signal <red_tmp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <car> synthesized.


Synthesizing Unit <ScanDigit>.
    Related source file is "/home/bunnarot/Car/ScanDigit.vhd".
    Found 4-bit up counter for signal <rcnt>.
    Found 4-bit register for signal <rshift>.
    Summary:
	inferred   1 Counter(s).
Unit <ScanDigit> synthesized.


Synthesizing Unit <CLK1ms>.
    Related source file is "/home/bunnarot/Car/CLK1ms.vhd".
    Found 1-bit register for signal <r1ms>.
    Found 15-bit up counter for signal <rcnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK1ms> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/bunnarot/Car/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 3
 4-bit register                                        : 1
 7-bit register                                        : 2
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_car/current_state/FSM> on signal <current_state[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00001
 wait_password | 00010
 wrong_pass    | 01000
 right_pass    | 00100
 stop          | 10000
---------------------------
INFO:Xst:2261 - The FF/Latch <HEX_2_4> in Unit <u_car> is equivalent to the following FF/Latch, which will be removed : <HEX_1_6> 
INFO:Xst:2261 - The FF/Latch <HEX_2_1> in Unit <u_car> is equivalent to the following FF/Latch, which will be removed : <HEX_1_2> 
WARNING:Xst:1710 - FF/Latch <HEX_1_1> (without init value) has a constant value of 1 in block <u_car>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <HEX_1_6> in Unit <car> is equivalent to the following FF/Latch, which will be removed : <HEX_2_4> 
INFO:Xst:2261 - The FF/Latch <HEX_1_2> in Unit <car> is equivalent to the following FF/Latch, which will be removed : <HEX_2_1> 
WARNING:Xst:1710 - FF/Latch <HEX_1_1> (without init value) has a constant value of 1 in block <car>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <HEX_1_0> in Unit <car> is equivalent to the following 3 FFs/Latches, which will be removed : <HEX_1_3> <HEX_1_5> <HEX_1_6> 
INFO:Xst:2261 - The FF/Latch <HEX_2_0> in Unit <car> is equivalent to the following FF/Latch, which will be removed : <HEX_2_5> 

Optimizing unit <top> ...

Optimizing unit <car> ...

Optimizing unit <ScanDigit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 126
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 14
#      LUT2                        : 28
#      LUT2_L                      : 4
#      LUT3                        : 4
#      LUT3_L                      : 1
#      LUT4                        : 22
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 21
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 46
#      FD                          : 1
#      FDC                         : 20
#      FDCE                        : 13
#      FDP                         : 1
#      FDPE                        : 3
#      FDR                         : 1
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 7
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       42  out of    768     5%  
 Number of Slice Flip Flops:             46  out of   1536     2%  
 Number of 4 input LUTs:                 79  out of   1536     5%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    124    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+---------------------------+-------+
Control Signal                              | Buffer(FF name)           | Load  |
--------------------------------------------+---------------------------+-------+
reset_n_inv(u_sacn/rshift_Acst_inv1_INV_0:O)| NONE(u_car/counter_wait_0)| 37    |
--------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.552ns (Maximum Frequency: 180.106MHz)
   Minimum input arrival time before clock: 3.930ns
   Maximum output required time after clock: 9.335ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.552ns (frequency: 180.106MHz)
  Total number of paths / destination ports: 545 / 70
-------------------------------------------------------------------------
Delay:               5.552ns (Levels of Logic = 14)
  Source:            u_clk/rcnt_1 (FF)
  Destination:       u_clk/rcnt_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u_clk/rcnt_1 to u_clk/rcnt_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  u_clk/rcnt_1 (u_clk/rcnt_1)
     LUT1:I0->O            1   0.479   0.000  u_clk/Mcount_rcnt_cy<1>_rt (u_clk/Mcount_rcnt_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  u_clk/Mcount_rcnt_cy<1> (u_clk/Mcount_rcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<2> (u_clk/Mcount_rcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<3> (u_clk/Mcount_rcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<4> (u_clk/Mcount_rcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<5> (u_clk/Mcount_rcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<6> (u_clk/Mcount_rcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<7> (u_clk/Mcount_rcnt_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<8> (u_clk/Mcount_rcnt_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<9> (u_clk/Mcount_rcnt_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<10> (u_clk/Mcount_rcnt_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  u_clk/Mcount_rcnt_cy<11> (u_clk/Mcount_rcnt_cy<11>)
     XORCY:CI->O           1   0.786   0.976  u_clk/Mcount_rcnt_xor<12> (Result<12>)
     LUT2:I0->O            1   0.479   0.000  u_clk/Mcount_rcnt_eqn_121 (u_clk/Mcount_rcnt_eqn_12)
     FDC:D                     0.176          u_clk/rcnt_12
    ----------------------------------------
    Total                      5.552ns (3.536ns logic, 2.016ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 5
-------------------------------------------------------------------------
Offset:              3.930ns (Levels of Logic = 3)
  Source:            password_2<0> (PAD)
  Destination:       u_car/current_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: password_2<0> to u_car/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  password_2_0_IBUF (password_2_0_IBUF)
     LUT4:I0->O            2   0.479   1.040  u_car/current_state_FSM_FFd1-In11 (u_car/N01)
     LUT2:I0->O            1   0.479   0.000  u_car/current_state_FSM_FFd2-In1 (u_car/current_state_FSM_FFd2-In)
     FDC:D                     0.176          u_car/current_state_FSM_FFd2
    ----------------------------------------
    Total                      3.930ns (1.849ns logic, 2.081ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 75 / 13
-------------------------------------------------------------------------
Offset:              9.335ns (Levels of Logic = 3)
  Source:            u_sacn/rshift_3 (FF)
  Destination:       HEX<5> (PAD)
  Source Clock:      clk rising

  Data Path: u_sacn/rshift_3 to HEX<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.626   1.074  u_sacn/rshift_3 (u_sacn/rshift_3)
     LUT4:I0->O            6   0.479   1.023  u_sacn/odata<0>11 (u_sacn/N01)
     LUT4:I1->O            2   0.479   0.745  u_sacn/odata<5>1 (HEX_0_OBUF)
     OBUF:I->O                 4.909          HEX_0_OBUF (HEX<0>)
    ----------------------------------------
    Total                      9.335ns (6.493ns logic, 2.842ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 


Total memory usage is 527516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    6 (   0 filtered)

