Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 11 22:37:59 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/my_adder_ip_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------+
|      Characteristics      |                                       Path #1                                      |
+---------------------------+------------------------------------------------------------------------------------+
| Requirement               | inf                                                                                |
| Path Delay                | 2.888                                                                              |
| Logic Delay               | 2.385(83%)                                                                         |
| Net Delay                 | 0.503(17%)                                                                         |
| Clock Skew                | 0.000                                                                              |
| Slack                     | inf                                                                                |
| Clock Uncertainty         | 0.000                                                                              |
| Clock Relationship        | Safely Timed                                                                       |
| Clock Delay Group         | Same Clock                                                                         |
| Logic Levels              | 10                                                                                 |
| Routes                    | NA                                                                                 |
| Logical Path              | FDRE/C-(4)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         |                                                                                    |
| End Point Clock           |                                                                                    |
| DSP Block                 | None                                                                               |
| RAM Registers             | None-None                                                                          |
| IO Crossings              | 0                                                                                  |
| Config Crossings          | 0                                                                                  |
| SLR Crossings             | 0                                                                                  |
| PBlocks                   | 0                                                                                  |
| High Fanout               | 4                                                                                  |
| Dont Touch                | 0                                                                                  |
| Mark Debug                | 0                                                                                  |
| Start Point Pin Primitive | FDRE/C                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                             |
| Start Point Pin           | int_b_reg[1]/C                                                                     |
| End Point Pin             | int_c_reg[29]/D                                                                    |
+---------------------------+------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+----+---+---+---+---+---+---+----+
| End Point Clock | Requirement | 0 |  1  |  2  |  3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
+-----------------+-------------+---+-----+-----+----+---+---+---+---+---+---+----+
| (none)          | 0.000ns     | 4 | 183 | 229 | 15 | 4 | 4 | 4 | 4 | 4 | 4 |  4 |
+-----------------+-------------+---+-----+-----+----+---+---+---+---+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 459 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


