@W: CL279 :"C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\key00\contring00.vhdl":19:2:19:3|Pruning register bits 2 to 0 of sring(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

