// Seed: 3176384196
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  assign id_3 = id_1;
  assign id_3 = 1'b0 ? (1'd0) : 1;
  type_3(
      1, 1, 1'b0
  );
endmodule
