20:23:50 INFO  : Registering command handlers for SDK TCF services
20:23:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\temp_xsdb_launch_script.tcl
20:23:55 INFO  : XSCT server has started successfully.
20:23:58 INFO  : Successfully done setting XSCT server connection channel  
20:23:58 INFO  : Successfully done setting SDK workspace  
20:23:58 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper.hdf.
20:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:45:07 INFO  : 'jtag frequency' command is executed.
20:45:07 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : System reset is completed.
20:45:10 INFO  : 'after 3000' command is executed.
20:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:45:14 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:45:14 INFO  : Context for 'APU' is selected.
20:45:14 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:14 INFO  : Context for 'APU' is selected.
20:45:14 INFO  : 'ps7_init' command is executed.
20:45:14 INFO  : 'ps7_post_config' command is executed.
20:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:15 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:15 INFO  : Memory regions updated for context APU
20:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:15 INFO  : 'con' command is executed.
20:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:45:15 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:46:30 INFO  : Disconnected from the channel tcfchan#1.
20:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:46:31 INFO  : 'jtag frequency' command is executed.
20:46:31 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:31 INFO  : Context for 'APU' is selected.
20:46:31 INFO  : System reset is completed.
20:46:34 INFO  : 'after 3000' command is executed.
20:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:46:38 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:46:38 INFO  : Context for 'APU' is selected.
20:46:41 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:41 INFO  : Context for 'APU' is selected.
20:46:42 INFO  : 'ps7_init' command is executed.
20:46:42 INFO  : 'ps7_post_config' command is executed.
20:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:42 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:42 INFO  : Memory regions updated for context APU
20:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:42 INFO  : 'con' command is executed.
20:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:46:42 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:48:39 INFO  : Disconnected from the channel tcfchan#2.
20:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:48:40 INFO  : 'jtag frequency' command is executed.
20:48:40 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:41 INFO  : Context for 'APU' is selected.
20:48:41 INFO  : System reset is completed.
20:48:44 INFO  : 'after 3000' command is executed.
20:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:48:47 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:48:47 INFO  : Context for 'APU' is selected.
20:48:51 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:51 INFO  : Context for 'APU' is selected.
20:48:51 INFO  : 'ps7_init' command is executed.
20:48:52 INFO  : 'ps7_post_config' command is executed.
20:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:52 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:52 INFO  : Memory regions updated for context APU
20:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:52 INFO  : 'con' command is executed.
20:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:48:52 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:50:42 INFO  : Disconnected from the channel tcfchan#3.
20:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:50:43 INFO  : 'jtag frequency' command is executed.
20:50:43 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:43 INFO  : Context for 'APU' is selected.
20:50:44 INFO  : System reset is completed.
20:50:47 INFO  : 'after 3000' command is executed.
20:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:50:50 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:50:50 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:54 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : 'ps7_init' command is executed.
20:50:55 INFO  : 'ps7_post_config' command is executed.
20:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:55 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:55 INFO  : Memory regions updated for context APU
20:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:55 INFO  : 'con' command is executed.
20:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:50:55 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:51:56 INFO  : Disconnected from the channel tcfchan#4.
20:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:51:57 INFO  : 'jtag frequency' command is executed.
20:51:57 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:57 INFO  : Context for 'APU' is selected.
20:51:57 INFO  : System reset is completed.
20:52:00 INFO  : 'after 3000' command is executed.
20:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:52:04 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:52:04 INFO  : Context for 'APU' is selected.
20:52:07 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:07 INFO  : Context for 'APU' is selected.
20:52:08 INFO  : 'ps7_init' command is executed.
20:52:08 INFO  : 'ps7_post_config' command is executed.
20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:08 INFO  : Memory regions updated for context APU
20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : 'con' command is executed.
20:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:52:08 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:55:23 INFO  : Disconnected from the channel tcfchan#5.
20:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:55:24 INFO  : 'jtag frequency' command is executed.
20:55:24 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:24 INFO  : Context for 'APU' is selected.
20:55:25 INFO  : System reset is completed.
20:55:28 INFO  : 'after 3000' command is executed.
20:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:55:31 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:55:31 INFO  : Context for 'APU' is selected.
20:55:35 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:35 INFO  : Context for 'APU' is selected.
20:55:35 INFO  : 'ps7_init' command is executed.
20:55:35 INFO  : 'ps7_post_config' command is executed.
20:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:35 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:35 INFO  : Memory regions updated for context APU
20:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:35 INFO  : 'con' command is executed.
20:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:55:35 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
20:58:18 INFO  : Disconnected from the channel tcfchan#6.
20:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
20:58:19 INFO  : 'jtag frequency' command is executed.
20:58:19 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:19 INFO  : Context for 'APU' is selected.
20:58:19 INFO  : System reset is completed.
20:58:22 INFO  : 'after 3000' command is executed.
20:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
20:58:26 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
20:58:26 INFO  : Context for 'APU' is selected.
20:58:30 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
20:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:30 INFO  : Context for 'APU' is selected.
20:58:30 INFO  : 'ps7_init' command is executed.
20:58:30 INFO  : 'ps7_post_config' command is executed.
20:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:30 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:30 INFO  : Memory regions updated for context APU
20:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:30 INFO  : 'con' command is executed.
20:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

20:58:30 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:01:30 INFO  : Disconnected from the channel tcfchan#7.
21:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:01:31 INFO  : 'jtag frequency' command is executed.
21:01:31 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:31 INFO  : Context for 'APU' is selected.
21:01:31 INFO  : System reset is completed.
21:01:34 INFO  : 'after 3000' command is executed.
21:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:01:38 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:01:38 INFO  : Context for 'APU' is selected.
21:01:41 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:41 INFO  : Context for 'APU' is selected.
21:01:42 INFO  : 'ps7_init' command is executed.
21:01:42 INFO  : 'ps7_post_config' command is executed.
21:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:42 INFO  : Memory regions updated for context APU
21:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:42 INFO  : 'con' command is executed.
21:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:01:42 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:04:16 INFO  : Disconnected from the channel tcfchan#8.
21:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:04:17 INFO  : 'jtag frequency' command is executed.
21:04:17 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:17 INFO  : Context for 'APU' is selected.
21:04:17 INFO  : System reset is completed.
21:04:20 INFO  : 'after 3000' command is executed.
21:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:04:24 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:04:24 INFO  : Context for 'APU' is selected.
21:04:27 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:27 INFO  : Context for 'APU' is selected.
21:04:27 INFO  : 'ps7_init' command is executed.
21:04:27 INFO  : 'ps7_post_config' command is executed.
21:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:28 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:28 INFO  : Memory regions updated for context APU
21:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:28 INFO  : 'con' command is executed.
21:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:04:28 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:04:45 INFO  : Disconnected from the channel tcfchan#9.
21:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:05:15 INFO  : 'jtag frequency' command is executed.
21:05:15 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:15 INFO  : Context for 'APU' is selected.
21:05:16 INFO  : System reset is completed.
21:05:19 INFO  : 'after 3000' command is executed.
21:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:05:22 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:05:22 INFO  : Context for 'APU' is selected.
21:05:25 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:25 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : 'ps7_init' command is executed.
21:05:26 INFO  : 'ps7_post_config' command is executed.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:26 INFO  : Memory regions updated for context APU
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : 'con' command is executed.
21:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:05:26 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:06:21 INFO  : Disconnected from the channel tcfchan#10.
21:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:06:22 INFO  : 'jtag frequency' command is executed.
21:06:22 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:22 INFO  : Context for 'APU' is selected.
21:06:22 INFO  : System reset is completed.
21:06:25 INFO  : 'after 3000' command is executed.
21:06:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:06:29 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:06:29 INFO  : Context for 'APU' is selected.
21:06:32 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:32 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : 'ps7_init' command is executed.
21:06:33 INFO  : 'ps7_post_config' command is executed.
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:33 INFO  : Memory regions updated for context APU
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : 'con' command is executed.
21:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:06:33 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:10:09 INFO  : Disconnected from the channel tcfchan#11.
21:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:10:10 INFO  : 'jtag frequency' command is executed.
21:10:10 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:10 INFO  : Context for 'APU' is selected.
21:10:41 INFO  : System reset is completed.
21:10:44 INFO  : 'after 3000' command is executed.
21:10:53 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:11:58 INFO  : 'jtag frequency' command is executed.
21:11:58 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:58 INFO  : Context for 'APU' is selected.
21:11:58 INFO  : System reset is completed.
21:12:01 INFO  : 'after 3000' command is executed.
21:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:12:04 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:12:04 INFO  : Context for 'APU' is selected.
21:12:05 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:05 INFO  : Context for 'APU' is selected.
21:12:05 INFO  : 'ps7_init' command is executed.
21:12:05 INFO  : 'ps7_post_config' command is executed.
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:05 INFO  : Memory regions updated for context APU
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : 'con' command is executed.
21:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:12:05 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:13:21 INFO  : Disconnected from the channel tcfchan#12.
21:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:13:22 INFO  : 'jtag frequency' command is executed.
21:13:22 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:22 INFO  : Context for 'APU' is selected.
21:13:23 INFO  : System reset is completed.
21:13:26 INFO  : 'after 3000' command is executed.
21:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:13:29 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:13:29 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:33 INFO  : Context for 'APU' is selected.
21:13:33 INFO  : 'ps7_init' command is executed.
21:13:33 INFO  : 'ps7_post_config' command is executed.
21:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:33 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:33 INFO  : Memory regions updated for context APU
21:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:33 INFO  : 'con' command is executed.
21:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:13:33 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:15:31 INFO  : Disconnected from the channel tcfchan#13.
21:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:15:33 INFO  : 'jtag frequency' command is executed.
21:15:33 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:33 INFO  : Context for 'APU' is selected.
21:15:33 INFO  : System reset is completed.
21:15:36 INFO  : 'after 3000' command is executed.
21:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:15:39 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:15:39 INFO  : Context for 'APU' is selected.
21:15:43 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:43 INFO  : Context for 'APU' is selected.
21:15:43 INFO  : 'ps7_init' command is executed.
21:15:43 INFO  : 'ps7_post_config' command is executed.
21:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:44 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:44 INFO  : Memory regions updated for context APU
21:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:44 INFO  : 'con' command is executed.
21:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:15:44 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:17:37 INFO  : Disconnected from the channel tcfchan#14.
21:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:17:38 INFO  : 'jtag frequency' command is executed.
21:17:38 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:38 INFO  : Context for 'APU' is selected.
21:18:09 INFO  : System reset is completed.
21:18:12 INFO  : 'after 3000' command is executed.
21:18:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:20:13 INFO  : 'jtag frequency' command is executed.
21:20:13 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:13 INFO  : Context for 'APU' is selected.
21:20:14 INFO  : System reset is completed.
21:20:17 INFO  : 'after 3000' command is executed.
21:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:20:20 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:20:20 INFO  : Context for 'APU' is selected.
21:20:24 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:24 INFO  : Context for 'APU' is selected.
21:20:25 INFO  : 'ps7_init' command is executed.
21:20:25 INFO  : 'ps7_post_config' command is executed.
21:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:25 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:25 INFO  : Memory regions updated for context APU
21:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:25 INFO  : 'con' command is executed.
21:20:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:20:25 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:22:35 INFO  : Disconnected from the channel tcfchan#15.
21:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:22:36 INFO  : 'jtag frequency' command is executed.
21:22:36 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:36 INFO  : Context for 'APU' is selected.
21:23:07 INFO  : System reset is completed.
21:23:08 ERROR : 'after 3000' is cancelled.
21:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:23:08 INFO  : Issued abort command to xsdb.
21:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:24:48 INFO  : 'jtag frequency' command is executed.
21:24:48 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:48 INFO  : Context for 'APU' is selected.
21:25:12 ERROR : 'rst -system' is cancelled.
21:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:25:12 INFO  : Issued abort command to xsdb.
21:25:46 INFO  : Registering command handlers for SDK TCF services
21:25:47 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\temp_xsdb_launch_script.tcl
21:25:49 INFO  : XSCT server has started successfully.
21:25:50 INFO  : Successfully done setting XSCT server connection channel  
21:25:50 INFO  : Successfully done setting SDK workspace  
21:25:50 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper.hdf.
21:25:50 INFO  : Checking for hwspec changes in the project dma_system_wrapper_hw_platform_0.
21:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:26:12 INFO  : 'jtag frequency' command is executed.
21:26:12 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:12 INFO  : Context for 'APU' is selected.
21:26:12 INFO  : System reset is completed.
21:26:15 INFO  : 'after 3000' command is executed.
21:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:26:19 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:26:19 INFO  : Context for 'APU' is selected.
21:26:19 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:19 INFO  : Context for 'APU' is selected.
21:26:19 INFO  : 'ps7_init' command is executed.
21:26:19 INFO  : 'ps7_post_config' command is executed.
21:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:20 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:20 INFO  : Memory regions updated for context APU
21:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:20 INFO  : 'con' command is executed.
21:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:26:20 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:28:17 INFO  : Disconnected from the channel tcfchan#1.
21:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:28:18 INFO  : 'jtag frequency' command is executed.
21:28:18 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:18 INFO  : Context for 'APU' is selected.
21:28:18 INFO  : System reset is completed.
21:28:21 INFO  : 'after 3000' command is executed.
21:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:28:25 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:28:25 INFO  : Context for 'APU' is selected.
21:28:28 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:28 INFO  : Context for 'APU' is selected.
21:28:28 INFO  : 'ps7_init' command is executed.
21:28:28 INFO  : 'ps7_post_config' command is executed.
21:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:29 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:29 INFO  : Memory regions updated for context APU
21:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:29 INFO  : 'con' command is executed.
21:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:28:29 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:28:52 INFO  : Disconnected from the channel tcfchan#2.
21:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:28:53 INFO  : 'jtag frequency' command is executed.
21:28:53 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:53 INFO  : Context for 'APU' is selected.
21:29:24 INFO  : System reset is completed.
21:29:27 INFO  : 'after 3000' command is executed.
21:29:36 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:32:12 INFO  : 'jtag frequency' command is executed.
21:32:12 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:12 INFO  : Context for 'APU' is selected.
21:32:43 ERROR : 'rst -system' is cancelled.
21:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

21:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:33:55 INFO  : 'jtag frequency' command is executed.
21:33:55 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:55 INFO  : Context for 'APU' is selected.
21:33:56 INFO  : System reset is completed.
21:33:59 INFO  : 'after 3000' command is executed.
21:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:34:02 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:34:02 INFO  : Context for 'APU' is selected.
21:34:05 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:05 INFO  : Context for 'APU' is selected.
21:34:06 INFO  : 'ps7_init' command is executed.
21:34:06 INFO  : 'ps7_post_config' command is executed.
21:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:06 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:06 INFO  : Memory regions updated for context APU
21:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:06 INFO  : 'con' command is executed.
21:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:34:06 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
21:52:50 INFO  : Disconnected from the channel tcfchan#3.
21:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:52:52 INFO  : 'jtag frequency' command is executed.
21:52:52 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:52 INFO  : Context for 'APU' is selected.
21:52:52 INFO  : System reset is completed.
21:52:55 INFO  : 'after 3000' command is executed.
21:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:52:58 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
21:52:58 INFO  : Context for 'APU' is selected.
21:53:02 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
21:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:02 INFO  : Context for 'APU' is selected.
21:53:02 INFO  : 'ps7_init' command is executed.
21:53:02 INFO  : 'ps7_post_config' command is executed.
21:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:02 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:02 INFO  : Memory regions updated for context APU
21:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:03 INFO  : 'con' command is executed.
21:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:53:03 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
22:17:24 INFO  : Disconnected from the channel tcfchan#4.
22:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:17:25 INFO  : 'jtag frequency' command is executed.
22:17:25 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:26 INFO  : Context for 'APU' is selected.
22:17:26 INFO  : System reset is completed.
22:17:29 INFO  : 'after 3000' command is executed.
22:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:17:32 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
22:17:32 INFO  : Context for 'APU' is selected.
22:17:36 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
22:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:36 INFO  : Context for 'APU' is selected.
22:17:36 INFO  : 'ps7_init' command is executed.
22:17:36 INFO  : 'ps7_post_config' command is executed.
22:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:37 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:37 INFO  : Memory regions updated for context APU
22:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:37 INFO  : 'con' command is executed.
22:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:17:37 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
23:46:09 INFO  : Disconnected from the channel tcfchan#5.
23:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:46:10 INFO  : 'jtag frequency' command is executed.
23:46:10 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:10 INFO  : Context for 'APU' is selected.
23:46:10 INFO  : System reset is completed.
23:46:13 INFO  : 'after 3000' command is executed.
23:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:46:17 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
23:46:17 INFO  : Context for 'APU' is selected.
23:46:20 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
23:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:20 INFO  : Context for 'APU' is selected.
23:46:21 INFO  : 'ps7_init' command is executed.
23:46:21 INFO  : 'ps7_post_config' command is executed.
23:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:21 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:21 INFO  : Memory regions updated for context APU
23:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:21 INFO  : 'con' command is executed.
23:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:46:21 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
23:49:38 INFO  : Disconnected from the channel tcfchan#6.
23:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:49:39 INFO  : 'jtag frequency' command is executed.
23:49:39 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:39 INFO  : Context for 'APU' is selected.
23:49:40 INFO  : System reset is completed.
23:49:43 INFO  : 'after 3000' command is executed.
23:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:49:46 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
23:49:46 INFO  : Context for 'APU' is selected.
23:49:49 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
23:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:49 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : 'ps7_init' command is executed.
23:49:50 INFO  : 'ps7_post_config' command is executed.
23:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:50 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:50 INFO  : Memory regions updated for context APU
23:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:50 INFO  : 'con' command is executed.
23:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:49:50 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
00:04:03 INFO  : Disconnected from the channel tcfchan#7.
00:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
00:04:04 INFO  : 'jtag frequency' command is executed.
00:04:04 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:04 INFO  : Context for 'APU' is selected.
00:04:04 INFO  : System reset is completed.
00:04:07 INFO  : 'after 3000' command is executed.
00:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
00:04:11 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
00:04:11 INFO  : Context for 'APU' is selected.
00:04:14 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
00:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:14 INFO  : Context for 'APU' is selected.
00:04:14 INFO  : 'ps7_init' command is executed.
00:04:15 INFO  : 'ps7_post_config' command is executed.
00:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:15 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:15 INFO  : Memory regions updated for context APU
00:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:15 INFO  : 'con' command is executed.
00:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

00:04:15 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
00:06:27 INFO  : Disconnected from the channel tcfchan#8.
00:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
00:06:28 INFO  : 'jtag frequency' command is executed.
00:06:28 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:28 INFO  : Context for 'APU' is selected.
00:06:28 INFO  : System reset is completed.
00:06:31 INFO  : 'after 3000' command is executed.
00:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
00:06:35 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit"
00:06:35 INFO  : Context for 'APU' is selected.
00:06:38 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf'.
00:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:38 INFO  : Context for 'APU' is selected.
00:06:39 INFO  : 'ps7_init' command is executed.
00:06:39 INFO  : 'ps7_post_config' command is executed.
00:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:39 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/dma_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/dma_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_PL_PS/AXI_DMA_PL_PS/AXI_DMA_PL_PS.sdk/AXI_DMA_PL_PS_TEST/Debug/AXI_DMA_PL_PS_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:39 INFO  : Memory regions updated for context APU
00:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:39 INFO  : 'con' command is executed.
00:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

00:06:39 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_PL_PS\AXI_DMA_PL_PS\AXI_DMA_PL_PS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_pl_ps_test.elf_on_local.tcl'
00:16:47 INFO  : Disconnected from the channel tcfchan#9.
