Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=Components_iputf_input --spd=/home/tsapiv/Documents/ACS/PureFPGA/Verilog_Components/Clock.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  /opt/intel_fpga_lite/19.1/quartus/linux64/
Quartus sim root      :  /opt/intel_fpga_lite/19.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script /opt/intel_fpga_lite/19.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Components_run_msim_rtl_verilog.do already exists - backing up current file as Components_run_msim_rtl_verilog.do.bak
Info: Spawning ModelSim Simulation software 
Info: NativeLink simulation flow was successful
