// Seed: 962294479
program module_0 (
    input supply1 id_0
);
  wire id_2;
  assign module_2.id_3 = 0;
  assign module_1.id_6 = 0;
endprogram
module module_1 #(
    parameter id_6 = 32'd77
) (
    output wire id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply1 id_4[id_6 : 1],
    input supply0 id_5,
    input wire _id_6
    , id_8
);
  assign id_0 = -1 - "";
  module_0 modCall_1 (id_3);
  wire id_9;
endmodule
module module_2 #(
    parameter id_13 = 32'd94,
    parameter id_3  = 32'd84,
    parameter id_4  = 32'd59
) (
    input tri id_0
    , id_9,
    input supply0 id_1,
    output tri id_2,
    input uwire _id_3,
    input supply0 _id_4,
    input tri id_5,
    output tri0 id_6,
    output wor id_7
);
  bit id_10;
  integer id_11;
  ;
  wor id_12, _id_13;
  assign id_12 = id_1 + id_12 == "";
  wire id_14[1 : -1];
  assign id_9[-1 :-1'h0][id_3] = id_12;
  always if (1) id_10 <= id_14;
  logic [7:0] id_15;
  generate
    localparam id_16 = 1;
    assign id_9 = id_10;
  endgenerate
  assign id_11 = id_13;
  module_0 modCall_1 (id_0);
  assign id_15[1][1 : id_4] = -1;
  logic [id_13 : -1] id_17;
endmodule
