/*
 * Generated by Bluespec Compiler, version 2023.07-27-gf00d2058 (build f00d2058)
 * 
 * On Tue Mar 26 17:40:43 EDT 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkRouter.h"


/* Literal declarations */
static unsigned int const UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												      2863311530u,
												      2863311530u,
												      2863311530u,
												      2863311530u,
												      11184810u };
static tUWide const UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(186u,
										      UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
													 2863311530u,
													 2863311530u,
													 2863311530u,
													 2863311530u,
													 2863311530u,
													 2u };
static tUWide const UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(196u,
											 UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_7("[cycle:%0d] CROSSBAR: eject flit (Data = %0d) from outputPort:%0d",
					 65u);
static std::string const __str_literal_6("[cycle:%0d] CROSSBAR: insert flit (Data = %0d) into InPort:%0d",
					 62u);
static std::string const __str_literal_1("[cycle:%0d] Port:%0d; Arbiter Request = %d", 42u);
static std::string const __str_literal_5("[cycle:%0d] Port:%0d; incoming flit data = %0d, target Direction = %0d",
					 70u);
static std::string const __str_literal_2("[cycle:%0d] arbReqBits[%0d] = %b", 32u);
static std::string const __str_literal_3("[cycle:%0d] grantedInPorts = %b", 31u);
static std::string const __str_literal_4("[cycle:%0d] grantedOutPorts[%0d] = %b", 37u);


/* Constructor */
MOD_mkRouter::MOD_mkRouter(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_arb2cb_rv(simHdl,
		   "arb2cb_rv",
		   this,
		   196u,
		   bs_wide_tmp(196u).set_bits_in_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(6u,
																	     0u,
																	     4u),
						      6u,
						      0u,
						      4u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
									 5u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
											    4u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
													       3u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																  2u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																		     1u).set_whole_word(UWide_literal_196_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																					0u),
		   (tUInt8)0u),
    INST_arbReqReg_0_port_0(simHdl, "arbReqReg_0_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_0_port_1(simHdl, "arbReqReg_0_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_0_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_0_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_0_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_0_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_0_register(simHdl, "arbReqReg_0_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_1_port_0(simHdl, "arbReqReg_1_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_1_port_1(simHdl, "arbReqReg_1_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_1_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_1_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_1_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_1_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_1_register(simHdl, "arbReqReg_1_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_2_port_0(simHdl, "arbReqReg_2_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_2_port_1(simHdl, "arbReqReg_2_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_2_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_2_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_2_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_2_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_2_register(simHdl, "arbReqReg_2_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_3_port_0(simHdl, "arbReqReg_3_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_3_port_1(simHdl, "arbReqReg_3_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_3_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_3_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_3_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_3_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_3_register(simHdl, "arbReqReg_3_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_4_port_0(simHdl, "arbReqReg_4_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_4_port_1(simHdl, "arbReqReg_4_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_4_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_4_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_4_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_4_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_4_register(simHdl, "arbReqReg_4_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_5_port_0(simHdl, "arbReqReg_5_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_5_port_1(simHdl, "arbReqReg_5_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_5_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_5_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_5_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_5_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_5_register(simHdl, "arbReqReg_5_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_6_port_0(simHdl, "arbReqReg_6_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_6_port_1(simHdl, "arbReqReg_6_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_6_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_6_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_6_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_6_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_6_register(simHdl, "arbReqReg_6_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbReqReg_7_port_0(simHdl, "arbReqReg_7_port_0", this, 5u, (tUInt8)0u),
    INST_arbReqReg_7_port_1(simHdl, "arbReqReg_7_port_1", this, 5u, (tUInt8)0u),
    INST_arbReqReg_7_readBeforeLaterWrites_0(simHdl,
					     "arbReqReg_7_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_7_readBeforeLaterWrites_1(simHdl,
					     "arbReqReg_7_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_arbReqReg_7_register(simHdl, "arbReqReg_7_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_arbResBuf_rv(simHdl, "arbResBuf_rv", this, 6u, (tUInt8)10u, (tUInt8)0u),
    INST_cbSwitch(simHdl, "cbSwitch", this),
    INST_flitsBuf_rv(simHdl,
		     "flitsBuf_rv",
		     this,
		     186u,
		     bs_wide_tmp(186u).set_bits_in_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(5u,
																	     0u,
																	     26u),
							5u,
							0u,
							26u).set_whole_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
									    4u).set_whole_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
											       3u).set_whole_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
														  2u).set_whole_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																     1u).set_whole_word(UWide_literal_186_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																			0u),
		     (tUInt8)0u),
    INST_inited(simHdl, "inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_inputBuffer_0_rv(simHdl, "inputBuffer_0_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_inputBuffer_1_rv(simHdl, "inputBuffer_1_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_inputBuffer_2_rv(simHdl, "inputBuffer_2_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_inputBuffer_3_rv(simHdl, "inputBuffer_3_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_inputBuffer_4_rv(simHdl, "inputBuffer_4_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_outPortArbiter_0(simHdl, "outPortArbiter_0", this),
    INST_outPortArbiter_1(simHdl, "outPortArbiter_1", this),
    INST_outPortArbiter_2(simHdl, "outPortArbiter_2", this),
    INST_outPortArbiter_3(simHdl, "outPortArbiter_3", this),
    INST_outPortArbiter_4(simHdl, "outPortArbiter_4", this),
    INST_outputBuffer_0_rv(simHdl, "outputBuffer_0_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_outputBuffer_1_rv(simHdl, "outputBuffer_1_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_outputBuffer_2_rv(simHdl, "outputBuffer_2_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_outputBuffer_3_rv(simHdl, "outputBuffer_3_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_outputBuffer_4_rv(simHdl, "outputBuffer_4_rv", this, 38u, 45812984490llu, (tUInt8)0u),
    INST_tick_count(simHdl, "tick_count", this, 32u, 0u, (tUInt8)0u),
    INST_instance_dir2Idx_4(simHdl, "instance_dir2Idx_4", this),
    INST_instance_dir2Idx_3(simHdl, "instance_dir2Idx_3", this),
    INST_instance_dir2Idx_2(simHdl, "instance_dir2Idx_2", this),
    INST_instance_dir2Idx_1(simHdl, "instance_dir2Idx_1", this),
    INST_instance_dir2Idx_0(simHdl, "instance_dir2Idx_0", this),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 84u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkRouter::init_symbols_0()
{
  init_symbol(&symbols[0u], "arb2cb_rv", SYM_MODULE, &INST_arb2cb_rv);
  init_symbol(&symbols[1u], "arbReqReg_0_port_0", SYM_MODULE, &INST_arbReqReg_0_port_0);
  init_symbol(&symbols[2u], "arbReqReg_0_port_1", SYM_MODULE, &INST_arbReqReg_0_port_1);
  init_symbol(&symbols[3u],
	      "arbReqReg_0_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_0_readBeforeLaterWrites_0);
  init_symbol(&symbols[4u],
	      "arbReqReg_0_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_0_readBeforeLaterWrites_1);
  init_symbol(&symbols[5u], "arbReqReg_0_register", SYM_MODULE, &INST_arbReqReg_0_register);
  init_symbol(&symbols[6u], "arbReqReg_1_port_0", SYM_MODULE, &INST_arbReqReg_1_port_0);
  init_symbol(&symbols[7u], "arbReqReg_1_port_1", SYM_MODULE, &INST_arbReqReg_1_port_1);
  init_symbol(&symbols[8u],
	      "arbReqReg_1_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_1_readBeforeLaterWrites_0);
  init_symbol(&symbols[9u],
	      "arbReqReg_1_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_1_readBeforeLaterWrites_1);
  init_symbol(&symbols[10u], "arbReqReg_1_register", SYM_MODULE, &INST_arbReqReg_1_register);
  init_symbol(&symbols[11u], "arbReqReg_2_port_0", SYM_MODULE, &INST_arbReqReg_2_port_0);
  init_symbol(&symbols[12u], "arbReqReg_2_port_1", SYM_MODULE, &INST_arbReqReg_2_port_1);
  init_symbol(&symbols[13u],
	      "arbReqReg_2_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_2_readBeforeLaterWrites_0);
  init_symbol(&symbols[14u],
	      "arbReqReg_2_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_2_readBeforeLaterWrites_1);
  init_symbol(&symbols[15u], "arbReqReg_2_register", SYM_MODULE, &INST_arbReqReg_2_register);
  init_symbol(&symbols[16u], "arbReqReg_3_port_0", SYM_MODULE, &INST_arbReqReg_3_port_0);
  init_symbol(&symbols[17u], "arbReqReg_3_port_1", SYM_MODULE, &INST_arbReqReg_3_port_1);
  init_symbol(&symbols[18u],
	      "arbReqReg_3_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_3_readBeforeLaterWrites_0);
  init_symbol(&symbols[19u],
	      "arbReqReg_3_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_3_readBeforeLaterWrites_1);
  init_symbol(&symbols[20u], "arbReqReg_3_register", SYM_MODULE, &INST_arbReqReg_3_register);
  init_symbol(&symbols[21u], "arbReqReg_4_port_0", SYM_MODULE, &INST_arbReqReg_4_port_0);
  init_symbol(&symbols[22u], "arbReqReg_4_port_1", SYM_MODULE, &INST_arbReqReg_4_port_1);
  init_symbol(&symbols[23u],
	      "arbReqReg_4_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_4_readBeforeLaterWrites_0);
  init_symbol(&symbols[24u],
	      "arbReqReg_4_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_4_readBeforeLaterWrites_1);
  init_symbol(&symbols[25u], "arbReqReg_4_register", SYM_MODULE, &INST_arbReqReg_4_register);
  init_symbol(&symbols[26u], "arbReqReg_5_port_0", SYM_MODULE, &INST_arbReqReg_5_port_0);
  init_symbol(&symbols[27u], "arbReqReg_5_port_1", SYM_MODULE, &INST_arbReqReg_5_port_1);
  init_symbol(&symbols[28u],
	      "arbReqReg_5_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_5_readBeforeLaterWrites_0);
  init_symbol(&symbols[29u],
	      "arbReqReg_5_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_5_readBeforeLaterWrites_1);
  init_symbol(&symbols[30u], "arbReqReg_5_register", SYM_MODULE, &INST_arbReqReg_5_register);
  init_symbol(&symbols[31u], "arbReqReg_6_port_0", SYM_MODULE, &INST_arbReqReg_6_port_0);
  init_symbol(&symbols[32u], "arbReqReg_6_port_1", SYM_MODULE, &INST_arbReqReg_6_port_1);
  init_symbol(&symbols[33u],
	      "arbReqReg_6_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_6_readBeforeLaterWrites_0);
  init_symbol(&symbols[34u],
	      "arbReqReg_6_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_6_readBeforeLaterWrites_1);
  init_symbol(&symbols[35u], "arbReqReg_6_register", SYM_MODULE, &INST_arbReqReg_6_register);
  init_symbol(&symbols[36u], "arbReqReg_7_port_0", SYM_MODULE, &INST_arbReqReg_7_port_0);
  init_symbol(&symbols[37u], "arbReqReg_7_port_1", SYM_MODULE, &INST_arbReqReg_7_port_1);
  init_symbol(&symbols[38u],
	      "arbReqReg_7_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_arbReqReg_7_readBeforeLaterWrites_0);
  init_symbol(&symbols[39u],
	      "arbReqReg_7_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_arbReqReg_7_readBeforeLaterWrites_1);
  init_symbol(&symbols[40u], "arbReqReg_7_register", SYM_MODULE, &INST_arbReqReg_7_register);
  init_symbol(&symbols[41u], "arbResBuf_rv", SYM_MODULE, &INST_arbResBuf_rv);
  init_symbol(&symbols[42u], "cbSwitch", SYM_MODULE, &INST_cbSwitch);
  init_symbol(&symbols[43u], "flitsBuf_rv", SYM_MODULE, &INST_flitsBuf_rv);
  init_symbol(&symbols[44u], "inited", SYM_MODULE, &INST_inited);
  init_symbol(&symbols[45u], "inputBuffer_0_rv", SYM_MODULE, &INST_inputBuffer_0_rv);
  init_symbol(&symbols[46u], "inputBuffer_1_rv", SYM_MODULE, &INST_inputBuffer_1_rv);
  init_symbol(&symbols[47u], "inputBuffer_2_rv", SYM_MODULE, &INST_inputBuffer_2_rv);
  init_symbol(&symbols[48u], "inputBuffer_3_rv", SYM_MODULE, &INST_inputBuffer_3_rv);
  init_symbol(&symbols[49u], "inputBuffer_4_rv", SYM_MODULE, &INST_inputBuffer_4_rv);
  init_symbol(&symbols[50u], "instance_dir2Idx_0", SYM_MODULE, &INST_instance_dir2Idx_0);
  init_symbol(&symbols[51u], "instance_dir2Idx_1", SYM_MODULE, &INST_instance_dir2Idx_1);
  init_symbol(&symbols[52u], "instance_dir2Idx_2", SYM_MODULE, &INST_instance_dir2Idx_2);
  init_symbol(&symbols[53u], "instance_dir2Idx_3", SYM_MODULE, &INST_instance_dir2Idx_3);
  init_symbol(&symbols[54u], "instance_dir2Idx_4", SYM_MODULE, &INST_instance_dir2Idx_4);
  init_symbol(&symbols[55u], "outPortArbiter_0", SYM_MODULE, &INST_outPortArbiter_0);
  init_symbol(&symbols[56u], "outPortArbiter_1", SYM_MODULE, &INST_outPortArbiter_1);
  init_symbol(&symbols[57u], "outPortArbiter_2", SYM_MODULE, &INST_outPortArbiter_2);
  init_symbol(&symbols[58u], "outPortArbiter_3", SYM_MODULE, &INST_outPortArbiter_3);
  init_symbol(&symbols[59u], "outPortArbiter_4", SYM_MODULE, &INST_outPortArbiter_4);
  init_symbol(&symbols[60u], "outputBuffer_0_rv", SYM_MODULE, &INST_outputBuffer_0_rv);
  init_symbol(&symbols[61u], "outputBuffer_1_rv", SYM_MODULE, &INST_outputBuffer_1_rv);
  init_symbol(&symbols[62u], "outputBuffer_2_rv", SYM_MODULE, &INST_outputBuffer_2_rv);
  init_symbol(&symbols[63u], "outputBuffer_3_rv", SYM_MODULE, &INST_outputBuffer_3_rv);
  init_symbol(&symbols[64u], "outputBuffer_4_rv", SYM_MODULE, &INST_outputBuffer_4_rv);
  init_symbol(&symbols[65u], "RL_arbReqReg_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[66u], "RL_arbReqReg_1_canonicalize", SYM_RULE);
  init_symbol(&symbols[67u], "RL_arbReqReg_2_canonicalize", SYM_RULE);
  init_symbol(&symbols[68u], "RL_arbReqReg_3_canonicalize", SYM_RULE);
  init_symbol(&symbols[69u], "RL_arbReqReg_4_canonicalize", SYM_RULE);
  init_symbol(&symbols[70u], "RL_arbReqReg_5_canonicalize", SYM_RULE);
  init_symbol(&symbols[71u], "RL_arbReqReg_6_canonicalize", SYM_RULE);
  init_symbol(&symbols[72u], "RL_arbReqReg_7_canonicalize", SYM_RULE);
  init_symbol(&symbols[73u], "RL_debug_tick", SYM_RULE);
  init_symbol(&symbols[74u], "RL_doInitialize", SYM_RULE);
  init_symbol(&symbols[75u], "RL_rl_enqOutBufs", SYM_RULE);
  init_symbol(&symbols[76u], "RL_rl_enqOutBufs_1", SYM_RULE);
  init_symbol(&symbols[77u], "RL_rl_enqOutBufs_2", SYM_RULE);
  init_symbol(&symbols[78u], "RL_rl_enqOutBufs_3", SYM_RULE);
  init_symbol(&symbols[79u], "RL_rl_enqOutBufs_4", SYM_RULE);
  init_symbol(&symbols[80u], "RL_rl_Switch_Arbitration", SYM_RULE);
  init_symbol(&symbols[81u], "RL_rl_Switch_Traversal", SYM_RULE);
  init_symbol(&symbols[82u], "tick_count", SYM_MODULE, &INST_tick_count);
  init_symbol(&symbols[83u], "x__h14948", SYM_DEF, &DEF_x__h14948, 5u);
}


/* Rule actions */

void MOD_mkRouter::RL_arbReqReg_0_canonicalize()
{
  tUInt8 DEF_x__h946;
  tUInt8 DEF_def__h973;
  tUInt8 DEF_x_wget__h663;
  tUInt8 DEF_x_wget__h712;
  tUInt8 DEF_def__h1063;
  DEF_def__h1063 = INST_arbReqReg_0_register.METH_read();
  DEF_x_wget__h712 = INST_arbReqReg_0_port_1.METH_wget();
  DEF_x_wget__h663 = INST_arbReqReg_0_port_0.METH_wget();
  DEF_def__h973 = INST_arbReqReg_0_port_0.METH_whas() ? DEF_x_wget__h663 : DEF_def__h1063;
  DEF_x__h946 = INST_arbReqReg_0_port_1.METH_whas() ? DEF_x_wget__h712 : DEF_def__h973;
  INST_arbReqReg_0_register.METH_write(DEF_x__h946);
}

void MOD_mkRouter::RL_arbReqReg_1_canonicalize()
{
  tUInt8 DEF_def__h1470;
  tUInt8 DEF_x__h1443;
  tUInt8 DEF_x_wget__h1165;
  tUInt8 DEF_x_wget__h1211;
  tUInt8 DEF_def__h1560;
  DEF_def__h1560 = INST_arbReqReg_1_register.METH_read();
  DEF_x_wget__h1211 = INST_arbReqReg_1_port_1.METH_wget();
  DEF_x_wget__h1165 = INST_arbReqReg_1_port_0.METH_wget();
  DEF_def__h1470 = INST_arbReqReg_1_port_0.METH_whas() ? DEF_x_wget__h1165 : DEF_def__h1560;
  DEF_x__h1443 = INST_arbReqReg_1_port_1.METH_whas() ? DEF_x_wget__h1211 : DEF_def__h1470;
  INST_arbReqReg_1_register.METH_write(DEF_x__h1443);
}

void MOD_mkRouter::RL_arbReqReg_2_canonicalize()
{
  tUInt8 DEF_def__h1967;
  tUInt8 DEF_x__h1940;
  tUInt8 DEF_x_wget__h1662;
  tUInt8 DEF_x_wget__h1708;
  tUInt8 DEF_def__h2057;
  DEF_def__h2057 = INST_arbReqReg_2_register.METH_read();
  DEF_x_wget__h1708 = INST_arbReqReg_2_port_1.METH_wget();
  DEF_x_wget__h1662 = INST_arbReqReg_2_port_0.METH_wget();
  DEF_def__h1967 = INST_arbReqReg_2_port_0.METH_whas() ? DEF_x_wget__h1662 : DEF_def__h2057;
  DEF_x__h1940 = INST_arbReqReg_2_port_1.METH_whas() ? DEF_x_wget__h1708 : DEF_def__h1967;
  INST_arbReqReg_2_register.METH_write(DEF_x__h1940);
}

void MOD_mkRouter::RL_arbReqReg_3_canonicalize()
{
  tUInt8 DEF_def__h2464;
  tUInt8 DEF_x__h2437;
  tUInt8 DEF_x_wget__h2159;
  tUInt8 DEF_x_wget__h2205;
  tUInt8 DEF_def__h2554;
  DEF_def__h2554 = INST_arbReqReg_3_register.METH_read();
  DEF_x_wget__h2205 = INST_arbReqReg_3_port_1.METH_wget();
  DEF_x_wget__h2159 = INST_arbReqReg_3_port_0.METH_wget();
  DEF_def__h2464 = INST_arbReqReg_3_port_0.METH_whas() ? DEF_x_wget__h2159 : DEF_def__h2554;
  DEF_x__h2437 = INST_arbReqReg_3_port_1.METH_whas() ? DEF_x_wget__h2205 : DEF_def__h2464;
  INST_arbReqReg_3_register.METH_write(DEF_x__h2437);
}

void MOD_mkRouter::RL_arbReqReg_4_canonicalize()
{
  tUInt8 DEF_def__h2961;
  tUInt8 DEF_x__h2934;
  tUInt8 DEF_x_wget__h2656;
  tUInt8 DEF_x_wget__h2702;
  tUInt8 DEF_def__h3051;
  DEF_def__h3051 = INST_arbReqReg_4_register.METH_read();
  DEF_x_wget__h2702 = INST_arbReqReg_4_port_1.METH_wget();
  DEF_x_wget__h2656 = INST_arbReqReg_4_port_0.METH_wget();
  DEF_def__h2961 = INST_arbReqReg_4_port_0.METH_whas() ? DEF_x_wget__h2656 : DEF_def__h3051;
  DEF_x__h2934 = INST_arbReqReg_4_port_1.METH_whas() ? DEF_x_wget__h2702 : DEF_def__h2961;
  INST_arbReqReg_4_register.METH_write(DEF_x__h2934);
}

void MOD_mkRouter::RL_arbReqReg_5_canonicalize()
{
  tUInt8 DEF_def__h3458;
  tUInt8 DEF_x__h3431;
  tUInt8 DEF_x_wget__h3153;
  tUInt8 DEF_x_wget__h3199;
  tUInt8 DEF_def__h3548;
  DEF_def__h3548 = INST_arbReqReg_5_register.METH_read();
  DEF_x_wget__h3199 = INST_arbReqReg_5_port_1.METH_wget();
  DEF_x_wget__h3153 = INST_arbReqReg_5_port_0.METH_wget();
  DEF_def__h3458 = INST_arbReqReg_5_port_0.METH_whas() ? DEF_x_wget__h3153 : DEF_def__h3548;
  DEF_x__h3431 = INST_arbReqReg_5_port_1.METH_whas() ? DEF_x_wget__h3199 : DEF_def__h3458;
  INST_arbReqReg_5_register.METH_write(DEF_x__h3431);
}

void MOD_mkRouter::RL_arbReqReg_6_canonicalize()
{
  tUInt8 DEF_def__h3955;
  tUInt8 DEF_x__h3928;
  tUInt8 DEF_x_wget__h3650;
  tUInt8 DEF_x_wget__h3696;
  tUInt8 DEF_def__h4045;
  DEF_def__h4045 = INST_arbReqReg_6_register.METH_read();
  DEF_x_wget__h3696 = INST_arbReqReg_6_port_1.METH_wget();
  DEF_x_wget__h3650 = INST_arbReqReg_6_port_0.METH_wget();
  DEF_def__h3955 = INST_arbReqReg_6_port_0.METH_whas() ? DEF_x_wget__h3650 : DEF_def__h4045;
  DEF_x__h3928 = INST_arbReqReg_6_port_1.METH_whas() ? DEF_x_wget__h3696 : DEF_def__h3955;
  INST_arbReqReg_6_register.METH_write(DEF_x__h3928);
}

void MOD_mkRouter::RL_arbReqReg_7_canonicalize()
{
  tUInt8 DEF_def__h4452;
  tUInt8 DEF_x__h4425;
  tUInt8 DEF_x_wget__h4147;
  tUInt8 DEF_x_wget__h4193;
  tUInt8 DEF_def__h4542;
  DEF_def__h4542 = INST_arbReqReg_7_register.METH_read();
  DEF_x_wget__h4193 = INST_arbReqReg_7_port_1.METH_wget();
  DEF_x_wget__h4147 = INST_arbReqReg_7_port_0.METH_wget();
  DEF_def__h4452 = INST_arbReqReg_7_port_0.METH_whas() ? DEF_x_wget__h4147 : DEF_def__h4542;
  DEF_x__h4425 = INST_arbReqReg_7_port_1.METH_whas() ? DEF_x_wget__h4193 : DEF_def__h4452;
  INST_arbReqReg_7_register.METH_write(DEF_x__h4425);
}

void MOD_mkRouter::RL_doInitialize()
{
  INST_outPortArbiter_0.METH_initialize();
  INST_outPortArbiter_1.METH_initialize();
  INST_outPortArbiter_2.METH_initialize();
  INST_outPortArbiter_3.METH_initialize();
  INST_inited.METH_write((tUInt8)1u);
  INST_outPortArbiter_4.METH_initialize();
}

void MOD_mkRouter::RL_debug_tick()
{
  tUInt32 DEF_x__h8304;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_x__h8304 = DEF__read__h7839 + 1u;
  INST_tick_count.METH_write(DEF_x__h8304);
}

void MOD_mkRouter::RL_rl_Switch_Arbitration()
{
  tUInt8 DEF_grantedInPorts__h12972;
  tUInt8 DEF_grantedInPorts__h13202;
  tUInt8 DEF_grantedInPorts__h13432;
  tUInt8 DEF_NOT_outPortArbiter_1_getArbit_55_EQ_0_57___d158;
  tUInt8 DEF_NOT_outPortArbiter_2_getArbit_59_EQ_0_61___d162;
  tUInt8 DEF_NOT_outPortArbiter_3_getArbit_63_EQ_0_65___d166;
  tUInt8 DEF_NOT_outPortArbiter_4_getArbit_67_EQ_0_69___d170;
  tUInt8 DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_1__ETC___d90;
  tUInt8 DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_0__ETC___d82;
  tUInt8 DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_2__ETC___d98;
  tUInt8 DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_3__ETC___d106;
  tUInt8 DEF_tick_count_9_ULT_4___d75;
  tUInt8 DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_4__ETC___d114;
  tUInt8 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d129;
  tUInt8 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d122;
  tUInt8 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d136;
  tUInt8 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d143;
  tUInt8 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d150;
  tUInt8 DEF_grantedInPorts__h13662;
  tUInt8 DEF__1_CONCAT_outPortArbiter_0_getArbit_51_OR_outPo_ETC___d171;
  tUInt8 DEF_IF_outPortArbiter_0_getArbit_51_EQ_0_52_THEN_o_ETC___d154;
  tUInt8 DEF_grantedInPorts__h12746;
  tUInt8 DEF_v__h12936;
  tUInt8 DEF_v__h13166;
  tUInt8 DEF_v__h13396;
  tUInt8 DEF_v__h13626;
  tUInt8 DEF_AVMeth_outPortArbiter_4_getArbit;
  tUInt8 DEF_AVMeth_outPortArbiter_3_getArbit;
  tUInt8 DEF_AVMeth_outPortArbiter_2_getArbit;
  tUInt8 DEF_AVMeth_outPortArbiter_1_getArbit;
  tUInt8 DEF_AVMeth_outPortArbiter_0_getArbit;
  DEF_signed_4___d115 = 4u;
  DEF_signed_3___d107 = 3u;
  DEF_signed_2___d99 = 2u;
  DEF_signed_1___d91 = 1u;
  DEF_signed_0___d83 = 0u;
  DEF_inputBuffer_4_rv_port1__read____d108 = INST_inputBuffer_4_rv.METH_port1__read();
  DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_4_rv_port1__read____d108 >> 32u));
  DEF_inputBuffer_3_rv_port1__read____d100 = INST_inputBuffer_3_rv.METH_port1__read();
  DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_3_rv_port1__read____d100 >> 32u));
  DEF_inputBuffer_2_rv_port1__read____d92 = INST_inputBuffer_2_rv.METH_port1__read();
  DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_2_rv_port1__read____d92 >> 32u));
  DEF_inputBuffer_1_rv_port1__read____d84 = INST_inputBuffer_1_rv.METH_port1__read();
  DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_1_rv_port1__read____d84 >> 32u));
  DEF_inputBuffer_0_rv_port1__read____d76 = INST_inputBuffer_0_rv.METH_port1__read();
  DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_0_rv_port1__read____d76 >> 32u));
  DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 = (tUInt8)(DEF_inputBuffer_4_rv_port1__read____d108 >> 37u);
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 = DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 ? DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 : (tUInt8)0u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 = (tUInt8)(DEF_inputBuffer_3_rv_port1__read____d100 >> 37u);
  DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 = DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 ? DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 : (tUInt8)0u;
  DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 = (tUInt8)(DEF_inputBuffer_2_rv_port1__read____d92 >> 37u);
  DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 = DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 ? DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 : (tUInt8)0u;
  DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 = (tUInt8)(DEF_inputBuffer_1_rv_port1__read____d84 >> 37u);
  DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 = DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 ? DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 : (tUInt8)0u;
  DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 = (tUInt8)(DEF_inputBuffer_0_rv_port1__read____d76 >> 37u);
  DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 = DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 ? DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 : (tUInt8)0u;
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d150 = (tUInt8)31u & (((((((tUInt8)(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 >> 4u)) << 4u) | (((tUInt8)(DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 >> 4u)) << 3u)) | (((tUInt8)(DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 >> 4u)) << 2u)) | (((tUInt8)(DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 >> 4u)) << 1u)) | (tUInt8)(DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 >> 4u));
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d143 = (tUInt8)31u & (((((((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 >> 3u))) << 4u) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 >> 3u))) << 3u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 >> 3u))) << 2u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 >> 3u))) << 1u)) | (tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 >> 3u)));
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d136 = (tUInt8)31u & (((((((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 >> 2u))) << 4u) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 >> 2u))) << 3u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 >> 2u))) << 2u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 >> 2u))) << 1u)) | (tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 >> 2u)));
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d122 = (tUInt8)31u & (((((((tUInt8)((tUInt8)1u & DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111)) << 4u) | (((tUInt8)((tUInt8)1u & DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103)) << 3u)) | (((tUInt8)((tUInt8)1u & DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95)) << 2u)) | (((tUInt8)((tUInt8)1u & DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87)) << 1u)) | (tUInt8)((tUInt8)1u & DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79));
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d129 = (tUInt8)31u & (((((((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 >> 1u))) << 4u) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 >> 1u))) << 3u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 >> 1u))) << 2u)) | (((tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 >> 1u))) << 1u)) | (tUInt8)((tUInt8)1u & (DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 >> 1u)));
  DEF_tick_count_9_ULT_4___d75 = DEF__read__h7839 < 4u;
  DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113 = !(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 == (tUInt8)0u);
  DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_4__ETC___d114 = DEF_tick_count_9_ULT_4___d75 && DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113;
  DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105 = !(DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 == (tUInt8)0u);
  DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_3__ETC___d106 = DEF_tick_count_9_ULT_4___d75 && DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105;
  DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97 = !(DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 == (tUInt8)0u);
  DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_2__ETC___d98 = DEF_tick_count_9_ULT_4___d75 && DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97;
  DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81 = !(DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 == (tUInt8)0u);
  DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_0__ETC___d82 = DEF_tick_count_9_ULT_4___d75 && DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81;
  DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89 = !(DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 == (tUInt8)0u);
  DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_1__ETC___d90 = DEF_tick_count_9_ULT_4___d75 && DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_0__ETC___d82)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_1,
		     DEF__read__h7839,
		     DEF_signed_0___d83,
		     DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79);
    if (DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_1__ETC___d90)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_1,
		     DEF__read__h7839,
		     DEF_signed_1___d91,
		     DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87);
    if (DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_2__ETC___d98)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_1,
		     DEF__read__h7839,
		     DEF_signed_2___d99,
		     DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95);
    if (DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_3__ETC___d106)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_1,
		     DEF__read__h7839,
		     DEF_signed_3___d107,
		     DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103);
    if (DEF_tick_count_9_ULT_4_5_AND_NOT_IF_inputBuffer_4__ETC___d114)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_1,
		     DEF__read__h7839,
		     DEF_signed_4___d115,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_2,
		     DEF__read__h7839,
		     DEF_signed_0___d83,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d122);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_2,
		     DEF__read__h7839,
		     DEF_signed_1___d91,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d129);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_2,
		     DEF__read__h7839,
		     DEF_signed_2___d99,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d136);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_2,
		     DEF__read__h7839,
		     DEF_signed_3___d107,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d143);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,5",
		     &__str_literal_2,
		     DEF__read__h7839,
		     DEF_signed_4___d115,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d150);
  }
  DEF_AVMeth_outPortArbiter_0_getArbit = INST_outPortArbiter_0.METH_getArbit(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d122);
  DEF_grantedInPorts__h12746 = DEF_AVMeth_outPortArbiter_0_getArbit;
  DEF_IF_outPortArbiter_0_getArbit_51_EQ_0_52_THEN_o_ETC___d154 = (tUInt8)((tUInt8)1u & (DEF_grantedInPorts__h12746 == (tUInt8)0u ? DEF_grantedInPorts__h12746 : (tUInt8)1u));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_3,
		     DEF__read__h7839,
		     DEF_grantedInPorts__h12746);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,1",
		     &__str_literal_4,
		     DEF__read__h7839,
		     DEF_signed_0___d83,
		     DEF_IF_outPortArbiter_0_getArbit_51_EQ_0_52_THEN_o_ETC___d154);
  }
  DEF_AVMeth_outPortArbiter_1_getArbit = INST_outPortArbiter_1.METH_getArbit(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d129);
  DEF_v__h12936 = DEF_AVMeth_outPortArbiter_1_getArbit;
  DEF_NOT_outPortArbiter_1_getArbit_55_EQ_0_57___d158 = !(DEF_v__h12936 == (tUInt8)0u);
  DEF_grantedInPorts__h12972 = DEF_grantedInPorts__h12746 | DEF_v__h12936;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_3,
		     DEF__read__h7839,
		     DEF_grantedInPorts__h12972);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,1",
		     &__str_literal_4,
		     DEF__read__h7839,
		     DEF_signed_1___d91,
		     DEF_NOT_outPortArbiter_1_getArbit_55_EQ_0_57___d158);
  }
  DEF_AVMeth_outPortArbiter_2_getArbit = INST_outPortArbiter_2.METH_getArbit(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d136);
  DEF_v__h13166 = DEF_AVMeth_outPortArbiter_2_getArbit;
  DEF_NOT_outPortArbiter_2_getArbit_59_EQ_0_61___d162 = !(DEF_v__h13166 == (tUInt8)0u);
  DEF_grantedInPorts__h13202 = DEF_grantedInPorts__h12972 | DEF_v__h13166;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_3,
		     DEF__read__h7839,
		     DEF_grantedInPorts__h13202);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,1",
		     &__str_literal_4,
		     DEF__read__h7839,
		     DEF_signed_2___d99,
		     DEF_NOT_outPortArbiter_2_getArbit_59_EQ_0_61___d162);
  }
  DEF_AVMeth_outPortArbiter_3_getArbit = INST_outPortArbiter_3.METH_getArbit(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d143);
  DEF_v__h13396 = DEF_AVMeth_outPortArbiter_3_getArbit;
  DEF_NOT_outPortArbiter_3_getArbit_63_EQ_0_65___d166 = !(DEF_v__h13396 == (tUInt8)0u);
  DEF_grantedInPorts__h13432 = DEF_grantedInPorts__h13202 | DEF_v__h13396;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_3,
		     DEF__read__h7839,
		     DEF_grantedInPorts__h13432);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,1",
		     &__str_literal_4,
		     DEF__read__h7839,
		     DEF_signed_3___d107,
		     DEF_NOT_outPortArbiter_3_getArbit_63_EQ_0_65___d166);
  }
  DEF_AVMeth_outPortArbiter_4_getArbit = INST_outPortArbiter_4.METH_getArbit(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d150);
  DEF_v__h13626 = DEF_AVMeth_outPortArbiter_4_getArbit;
  DEF_grantedInPorts__h13662 = DEF_grantedInPorts__h13432 | DEF_v__h13626;
  DEF__1_CONCAT_outPortArbiter_0_getArbit_51_OR_outPo_ETC___d171 = (tUInt8)63u & (((tUInt8)1u << 5u) | DEF_grantedInPorts__h13662);
  DEF_NOT_outPortArbiter_4_getArbit_67_EQ_0_69___d170 = !(DEF_v__h13626 == (tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5",
		     &__str_literal_3,
		     DEF__read__h7839,
		     DEF_grantedInPorts__h13662);
    if (DEF_tick_count_9_ULT_4___d75)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,1",
		     &__str_literal_4,
		     DEF__read__h7839,
		     DEF_signed_4___d115,
		     DEF_NOT_outPortArbiter_4_getArbit_67_EQ_0_69___d170);
  }
  INST_arbResBuf_rv.METH_port0__write(DEF__1_CONCAT_outPortArbiter_0_getArbit_51_OR_outPo_ETC___d171);
}

void MOD_mkRouter::RL_rl_Switch_Traversal()
{
  tUInt8 DEF__0_CONCAT_DONTCARE___d218;
  tUInt32 DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d198;
  tUInt32 DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d200;
  tUInt32 DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d202;
  tUInt32 DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d204;
  tUInt32 DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d206;
  tUInt32 DEF_x_first_flitData__h9096;
  tUInt32 DEF_x_first_flitData__h9215;
  tUInt32 DEF_x_first_flitData__h9334;
  tUInt32 DEF_x_first_flitData__h9453;
  tUInt32 DEF_x_first_flitData__h9572;
  tUInt64 DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_0___d207;
  tUInt64 DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_0___d210;
  tUInt64 DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_0___d212;
  tUInt64 DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_0___d214;
  tUInt64 DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_0___d216;
  tUInt8 DEF_destPortIdx__h14965;
  tUInt8 DEF_destPortIdx__h15345;
  tUInt8 DEF_destPortIdx__h15545;
  tUInt8 DEF_destPortIdx__h15745;
  tUInt8 DEF_destPortIdx__h15945;
  DEF_signed_4___d115 = 4u;
  DEF_signed_3___d107 = 3u;
  DEF_signed_2___d99 = 2u;
  DEF_signed_1___d91 = 1u;
  DEF_signed_0___d83 = 0u;
  DEF_inputBuffer_4_rv_port1__read____d108 = INST_inputBuffer_4_rv.METH_port1__read();
  DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_4_rv_port1__read____d108 >> 32u));
  DEF_destPortIdx__h15945 = INST_instance_dir2Idx_4.METH_dir2Idx(DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110);
  DEF_inputBuffer_3_rv_port1__read____d100 = INST_inputBuffer_3_rv.METH_port1__read();
  DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_3_rv_port1__read____d100 >> 32u));
  DEF_destPortIdx__h15745 = INST_instance_dir2Idx_3.METH_dir2Idx(DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102);
  DEF_inputBuffer_2_rv_port1__read____d92 = INST_inputBuffer_2_rv.METH_port1__read();
  DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_2_rv_port1__read____d92 >> 32u));
  DEF_destPortIdx__h15545 = INST_instance_dir2Idx_2.METH_dir2Idx(DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94);
  DEF_inputBuffer_1_rv_port1__read____d84 = INST_inputBuffer_1_rv.METH_port1__read();
  DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_1_rv_port1__read____d84 >> 32u));
  DEF_destPortIdx__h15345 = INST_instance_dir2Idx_1.METH_dir2Idx(DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86);
  DEF_inputBuffer_0_rv_port1__read____d76 = INST_inputBuffer_0_rv.METH_port1__read();
  DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 = (tUInt8)((tUInt8)31u & (DEF_inputBuffer_0_rv_port1__read____d76 >> 32u));
  DEF_destPortIdx__h14965 = INST_instance_dir2Idx_0.METH_dir2Idx(DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78);
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_arbResBuf_rv_port1__read____d172 = INST_arbResBuf_rv.METH_port1__read();
  DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_0___d214 = (tUInt64)(137438953471llu & DEF_inputBuffer_3_rv_port1__read____d100);
  DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_0___d216 = (tUInt64)(137438953471llu & DEF_inputBuffer_4_rv_port1__read____d108);
  DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_0___d212 = (tUInt64)(137438953471llu & DEF_inputBuffer_2_rv_port1__read____d92);
  DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_0___d210 = (tUInt64)(137438953471llu & DEF_inputBuffer_1_rv_port1__read____d84);
  DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_0___d207 = (tUInt64)(137438953471llu & DEF_inputBuffer_0_rv_port1__read____d76);
  DEF_x_first_flitData__h9572 = (tUInt32)(DEF_inputBuffer_4_rv_port1__read____d108);
  DEF_x_first_flitData__h9453 = (tUInt32)(DEF_inputBuffer_3_rv_port1__read____d100);
  DEF_x_first_flitData__h9334 = (tUInt32)(DEF_inputBuffer_2_rv_port1__read____d92);
  DEF_x_first_flitData__h9215 = (tUInt32)(DEF_inputBuffer_1_rv_port1__read____d84);
  DEF_x_first_flitData__h9096 = (tUInt32)(DEF_inputBuffer_0_rv_port1__read____d76);
  DEF_x__h14948 = (tUInt8)((tUInt8)31u & DEF_arbResBuf_rv_port1__read____d172);
  DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 = (tUInt8)(DEF_inputBuffer_4_rv_port1__read____d108 >> 37u);
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 = DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 ? DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 : (tUInt8)0u;
  DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 = (tUInt8)(DEF_inputBuffer_3_rv_port1__read____d100 >> 37u);
  DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 = DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 ? DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 : (tUInt8)0u;
  DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 = (tUInt8)(DEF_inputBuffer_1_rv_port1__read____d84 >> 37u);
  DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 = DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 ? DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 : (tUInt8)0u;
  DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 = (tUInt8)(DEF_inputBuffer_2_rv_port1__read____d92 >> 37u);
  DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 = DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 ? DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 : (tUInt8)0u;
  DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 = (tUInt8)(DEF_inputBuffer_0_rv_port1__read____d76 >> 37u);
  DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 = DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 ? DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 : (tUInt8)0u;
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 = DEF_x__h14948;
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188 = (tUInt8)(DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 >> 4u);
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185 = (tUInt8)((tUInt8)1u & (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 >> 3u));
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182 = (tUInt8)((tUInt8)1u & (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 >> 2u));
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179 = (tUInt8)((tUInt8)1u & (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 >> 1u));
  DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176 = (tUInt8)((tUInt8)1u & DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175);
  DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d206 = DEF_x_first_flitData__h9572;
  DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d204 = DEF_x_first_flitData__h9453;
  DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d202 = DEF_x_first_flitData__h9334;
  DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d200 = DEF_x_first_flitData__h9215;
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d198 = DEF_x_first_flitData__h9096;
  DEF__0_CONCAT_DONTCARE___d218 = (tUInt8)10u;
  DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113 = !(DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 == (tUInt8)0u);
  DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105 = !(DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 == (tUInt8)0u);
  DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81 = !(DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 == (tUInt8)0u);
  DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97 = !(DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 == (tUInt8)0u);
  DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89 = !(DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 == (tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,32,5",
		     &__str_literal_5,
		     DEF__read__h7839,
		     DEF_signed_0___d83,
		     DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d198,
		     DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79);
    if (DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,32,5",
		     &__str_literal_5,
		     DEF__read__h7839,
		     DEF_signed_1___d91,
		     DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d200,
		     DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87);
    if (DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,32,5",
		     &__str_literal_5,
		     DEF__read__h7839,
		     DEF_signed_2___d99,
		     DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d202,
		     DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95);
    if (DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,32,5",
		     &__str_literal_5,
		     DEF__read__h7839,
		     DEF_signed_3___d107,
		     DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d204,
		     DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103);
    if (DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113)
      dollar_display(sim_hdl,
		     this,
		     "s,32,-32,32,5",
		     &__str_literal_5,
		     DEF__read__h7839,
		     DEF_signed_4___d115,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d206,
		     DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111);
  }
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176)
    INST_cbSwitch.METH_crossbarPorts_0_putFlit(DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_0___d207,
					       DEF_destPortIdx__h14965);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176)
    INST_inputBuffer_0_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,-32",
		     &__str_literal_6,
		     DEF__read__h7839,
		     DEF_x_first_flitData__h9096,
		     DEF_signed_0___d83);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179)
    INST_cbSwitch.METH_crossbarPorts_1_putFlit(DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_0___d210,
					       DEF_destPortIdx__h15345);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179)
    INST_inputBuffer_1_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,-32",
		     &__str_literal_6,
		     DEF__read__h7839,
		     DEF_x_first_flitData__h9215,
		     DEF_signed_1___d91);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182)
    INST_cbSwitch.METH_crossbarPorts_2_putFlit(DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_0___d212,
					       DEF_destPortIdx__h15545);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182)
    INST_inputBuffer_2_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,-32",
		     &__str_literal_6,
		     DEF__read__h7839,
		     DEF_x_first_flitData__h9334,
		     DEF_signed_2___d99);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185)
    INST_cbSwitch.METH_crossbarPorts_3_putFlit(DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_0___d214,
					       DEF_destPortIdx__h15745);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185)
    INST_inputBuffer_3_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,-32",
		     &__str_literal_6,
		     DEF__read__h7839,
		     DEF_x_first_flitData__h9453,
		     DEF_signed_3___d107);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188)
    INST_cbSwitch.METH_crossbarPorts_4_putFlit(DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_0___d216,
					       DEF_destPortIdx__h15945);
  if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188)
    INST_inputBuffer_4_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,-32",
		     &__str_literal_6,
		     DEF__read__h7839,
		     DEF_x_first_flitData__h9572,
		     DEF_signed_4___d115);
  INST_arbResBuf_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d218);
}

void MOD_mkRouter::RL_rl_enqOutBufs()
{
  tUInt64 DEF__1_CONCAT_cbSwitch_crossbarPorts_0_getFlit_25___d227;
  tUInt32 DEF_cbSwitch_crossbarPorts_0_getFlit_25_BITS_31_TO_0___d226;
  tUInt64 DEF_cbSwitch_crossbarPorts_0_getFlit___d225;
  tUInt64 DEF_AVMeth_cbSwitch_crossbarPorts_0_getFlit;
  DEF_signed_0___d83 = 0u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_AVMeth_cbSwitch_crossbarPorts_0_getFlit = INST_cbSwitch.METH_crossbarPorts_0_getFlit();
  DEF_cbSwitch_crossbarPorts_0_getFlit___d225 = DEF_AVMeth_cbSwitch_crossbarPorts_0_getFlit;
  DEF_cbSwitch_crossbarPorts_0_getFlit_25_BITS_31_TO_0___d226 = (tUInt32)(DEF_cbSwitch_crossbarPorts_0_getFlit___d225);
  DEF__1_CONCAT_cbSwitch_crossbarPorts_0_getFlit_25___d227 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | DEF_cbSwitch_crossbarPorts_0_getFlit___d225);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,-32",
		   &__str_literal_7,
		   DEF__read__h7839,
		   DEF_cbSwitch_crossbarPorts_0_getFlit_25_BITS_31_TO_0___d226,
		   DEF_signed_0___d83);
  INST_outputBuffer_0_rv.METH_port0__write(DEF__1_CONCAT_cbSwitch_crossbarPorts_0_getFlit_25___d227);
}

void MOD_mkRouter::RL_rl_enqOutBufs_1()
{
  tUInt64 DEF__1_CONCAT_cbSwitch_crossbarPorts_1_getFlit_34___d236;
  tUInt32 DEF_cbSwitch_crossbarPorts_1_getFlit_34_BITS_31_TO_0___d235;
  tUInt64 DEF_cbSwitch_crossbarPorts_1_getFlit___d234;
  tUInt64 DEF_AVMeth_cbSwitch_crossbarPorts_1_getFlit;
  DEF_signed_1___d91 = 1u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_AVMeth_cbSwitch_crossbarPorts_1_getFlit = INST_cbSwitch.METH_crossbarPorts_1_getFlit();
  DEF_cbSwitch_crossbarPorts_1_getFlit___d234 = DEF_AVMeth_cbSwitch_crossbarPorts_1_getFlit;
  DEF_cbSwitch_crossbarPorts_1_getFlit_34_BITS_31_TO_0___d235 = (tUInt32)(DEF_cbSwitch_crossbarPorts_1_getFlit___d234);
  DEF__1_CONCAT_cbSwitch_crossbarPorts_1_getFlit_34___d236 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | DEF_cbSwitch_crossbarPorts_1_getFlit___d234);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,-32",
		   &__str_literal_7,
		   DEF__read__h7839,
		   DEF_cbSwitch_crossbarPorts_1_getFlit_34_BITS_31_TO_0___d235,
		   DEF_signed_1___d91);
  INST_outputBuffer_1_rv.METH_port0__write(DEF__1_CONCAT_cbSwitch_crossbarPorts_1_getFlit_34___d236);
}

void MOD_mkRouter::RL_rl_enqOutBufs_2()
{
  tUInt64 DEF__1_CONCAT_cbSwitch_crossbarPorts_2_getFlit_43___d245;
  tUInt32 DEF_cbSwitch_crossbarPorts_2_getFlit_43_BITS_31_TO_0___d244;
  tUInt64 DEF_cbSwitch_crossbarPorts_2_getFlit___d243;
  tUInt64 DEF_AVMeth_cbSwitch_crossbarPorts_2_getFlit;
  DEF_signed_2___d99 = 2u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_AVMeth_cbSwitch_crossbarPorts_2_getFlit = INST_cbSwitch.METH_crossbarPorts_2_getFlit();
  DEF_cbSwitch_crossbarPorts_2_getFlit___d243 = DEF_AVMeth_cbSwitch_crossbarPorts_2_getFlit;
  DEF_cbSwitch_crossbarPorts_2_getFlit_43_BITS_31_TO_0___d244 = (tUInt32)(DEF_cbSwitch_crossbarPorts_2_getFlit___d243);
  DEF__1_CONCAT_cbSwitch_crossbarPorts_2_getFlit_43___d245 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | DEF_cbSwitch_crossbarPorts_2_getFlit___d243);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,-32",
		   &__str_literal_7,
		   DEF__read__h7839,
		   DEF_cbSwitch_crossbarPorts_2_getFlit_43_BITS_31_TO_0___d244,
		   DEF_signed_2___d99);
  INST_outputBuffer_2_rv.METH_port0__write(DEF__1_CONCAT_cbSwitch_crossbarPorts_2_getFlit_43___d245);
}

void MOD_mkRouter::RL_rl_enqOutBufs_3()
{
  tUInt64 DEF__1_CONCAT_cbSwitch_crossbarPorts_3_getFlit_52___d254;
  tUInt32 DEF_cbSwitch_crossbarPorts_3_getFlit_52_BITS_31_TO_0___d253;
  tUInt64 DEF_cbSwitch_crossbarPorts_3_getFlit___d252;
  tUInt64 DEF_AVMeth_cbSwitch_crossbarPorts_3_getFlit;
  DEF_signed_3___d107 = 3u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_AVMeth_cbSwitch_crossbarPorts_3_getFlit = INST_cbSwitch.METH_crossbarPorts_3_getFlit();
  DEF_cbSwitch_crossbarPorts_3_getFlit___d252 = DEF_AVMeth_cbSwitch_crossbarPorts_3_getFlit;
  DEF_cbSwitch_crossbarPorts_3_getFlit_52_BITS_31_TO_0___d253 = (tUInt32)(DEF_cbSwitch_crossbarPorts_3_getFlit___d252);
  DEF__1_CONCAT_cbSwitch_crossbarPorts_3_getFlit_52___d254 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | DEF_cbSwitch_crossbarPorts_3_getFlit___d252);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,-32",
		   &__str_literal_7,
		   DEF__read__h7839,
		   DEF_cbSwitch_crossbarPorts_3_getFlit_52_BITS_31_TO_0___d253,
		   DEF_signed_3___d107);
  INST_outputBuffer_3_rv.METH_port0__write(DEF__1_CONCAT_cbSwitch_crossbarPorts_3_getFlit_52___d254);
}

void MOD_mkRouter::RL_rl_enqOutBufs_4()
{
  tUInt64 DEF__1_CONCAT_cbSwitch_crossbarPorts_4_getFlit_61___d263;
  tUInt32 DEF_cbSwitch_crossbarPorts_4_getFlit_61_BITS_31_TO_0___d262;
  tUInt64 DEF_cbSwitch_crossbarPorts_4_getFlit___d261;
  tUInt64 DEF_AVMeth_cbSwitch_crossbarPorts_4_getFlit;
  DEF_signed_4___d115 = 4u;
  DEF__read__h7839 = INST_tick_count.METH_read();
  DEF_AVMeth_cbSwitch_crossbarPorts_4_getFlit = INST_cbSwitch.METH_crossbarPorts_4_getFlit();
  DEF_cbSwitch_crossbarPorts_4_getFlit___d261 = DEF_AVMeth_cbSwitch_crossbarPorts_4_getFlit;
  DEF_cbSwitch_crossbarPorts_4_getFlit_61_BITS_31_TO_0___d262 = (tUInt32)(DEF_cbSwitch_crossbarPorts_4_getFlit___d261);
  DEF__1_CONCAT_cbSwitch_crossbarPorts_4_getFlit_61___d263 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | DEF_cbSwitch_crossbarPorts_4_getFlit___d261);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,32,-32",
		   &__str_literal_7,
		   DEF__read__h7839,
		   DEF_cbSwitch_crossbarPorts_4_getFlit_61_BITS_31_TO_0___d262,
		   DEF_signed_4___d115);
  INST_outputBuffer_4_rv.METH_port0__write(DEF__1_CONCAT_cbSwitch_crossbarPorts_4_getFlit_61___d263);
}


/* Methods */

tUInt8 MOD_mkRouter::METH_isInited()
{
  tUInt8 PORT_isInited;
  DEF_inited___d66 = INST_inited.METH_read();
  PORT_isInited = DEF_inited___d66;
  return PORT_isInited;
}

tUInt8 MOD_mkRouter::METH_RDY_isInited()
{
  tUInt8 DEF_CAN_FIRE_isInited;
  tUInt8 PORT_RDY_isInited;
  DEF_CAN_FIRE_isInited = (tUInt8)1u;
  PORT_RDY_isInited = DEF_CAN_FIRE_isInited;
  return PORT_RDY_isInited;
}

tUInt64 MOD_mkRouter::METH_dataLinks_0_getFlit()
{
  tUInt64 PORT_dataLinks_0_getFlit;
  DEF_outputBuffer_0_rv_port1__read____d264 = INST_outputBuffer_0_rv.METH_port1__read();
  PORT_dataLinks_0_getFlit = (tUInt64)(137438953471llu & DEF_outputBuffer_0_rv_port1__read____d264);
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  INST_outputBuffer_0_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  return PORT_dataLinks_0_getFlit;
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_0_getFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_0_getFlit;
  tUInt8 PORT_RDY_dataLinks_0_getFlit;
  DEF_outputBuffer_0_rv_port1__read____d264 = INST_outputBuffer_0_rv.METH_port1__read();
  DEF_CAN_FIRE_dataLinks_0_getFlit = (tUInt8)(DEF_outputBuffer_0_rv_port1__read____d264 >> 37u);
  PORT_RDY_dataLinks_0_getFlit = DEF_CAN_FIRE_dataLinks_0_getFlit;
  return PORT_RDY_dataLinks_0_getFlit;
}

void MOD_mkRouter::METH_dataLinks_0_putFlit(tUInt64 ARG_dataLinks_0_putFlit_flit)
{
  tUInt64 DEF__1_CONCAT_dataLinks_0_putFlit_flit___d265;
  DEF__1_CONCAT_dataLinks_0_putFlit_flit___d265 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | ARG_dataLinks_0_putFlit_flit);
  INST_inputBuffer_0_rv.METH_port0__write(DEF__1_CONCAT_dataLinks_0_putFlit_flit___d265);
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_0_putFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_0_putFlit;
  tUInt8 PORT_RDY_dataLinks_0_putFlit;
  DEF_CAN_FIRE_dataLinks_0_putFlit = !((tUInt8)(INST_inputBuffer_0_rv.METH_port0__read() >> 37u));
  PORT_RDY_dataLinks_0_putFlit = DEF_CAN_FIRE_dataLinks_0_putFlit;
  return PORT_RDY_dataLinks_0_putFlit;
}

tUInt64 MOD_mkRouter::METH_dataLinks_1_getFlit()
{
  tUInt64 PORT_dataLinks_1_getFlit;
  DEF_outputBuffer_1_rv_port1__read____d268 = INST_outputBuffer_1_rv.METH_port1__read();
  PORT_dataLinks_1_getFlit = (tUInt64)(137438953471llu & DEF_outputBuffer_1_rv_port1__read____d268);
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  INST_outputBuffer_1_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  return PORT_dataLinks_1_getFlit;
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_1_getFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_1_getFlit;
  tUInt8 PORT_RDY_dataLinks_1_getFlit;
  DEF_outputBuffer_1_rv_port1__read____d268 = INST_outputBuffer_1_rv.METH_port1__read();
  DEF_CAN_FIRE_dataLinks_1_getFlit = (tUInt8)(DEF_outputBuffer_1_rv_port1__read____d268 >> 37u);
  PORT_RDY_dataLinks_1_getFlit = DEF_CAN_FIRE_dataLinks_1_getFlit;
  return PORT_RDY_dataLinks_1_getFlit;
}

void MOD_mkRouter::METH_dataLinks_1_putFlit(tUInt64 ARG_dataLinks_1_putFlit_flit)
{
  tUInt64 DEF__1_CONCAT_dataLinks_1_putFlit_flit___d269;
  DEF__1_CONCAT_dataLinks_1_putFlit_flit___d269 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | ARG_dataLinks_1_putFlit_flit);
  INST_inputBuffer_1_rv.METH_port0__write(DEF__1_CONCAT_dataLinks_1_putFlit_flit___d269);
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_1_putFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_1_putFlit;
  tUInt8 PORT_RDY_dataLinks_1_putFlit;
  DEF_CAN_FIRE_dataLinks_1_putFlit = !((tUInt8)(INST_inputBuffer_1_rv.METH_port0__read() >> 37u));
  PORT_RDY_dataLinks_1_putFlit = DEF_CAN_FIRE_dataLinks_1_putFlit;
  return PORT_RDY_dataLinks_1_putFlit;
}

tUInt64 MOD_mkRouter::METH_dataLinks_2_getFlit()
{
  tUInt64 PORT_dataLinks_2_getFlit;
  DEF_outputBuffer_2_rv_port1__read____d272 = INST_outputBuffer_2_rv.METH_port1__read();
  PORT_dataLinks_2_getFlit = (tUInt64)(137438953471llu & DEF_outputBuffer_2_rv_port1__read____d272);
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  INST_outputBuffer_2_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  return PORT_dataLinks_2_getFlit;
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_2_getFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_2_getFlit;
  tUInt8 PORT_RDY_dataLinks_2_getFlit;
  DEF_outputBuffer_2_rv_port1__read____d272 = INST_outputBuffer_2_rv.METH_port1__read();
  DEF_CAN_FIRE_dataLinks_2_getFlit = (tUInt8)(DEF_outputBuffer_2_rv_port1__read____d272 >> 37u);
  PORT_RDY_dataLinks_2_getFlit = DEF_CAN_FIRE_dataLinks_2_getFlit;
  return PORT_RDY_dataLinks_2_getFlit;
}

void MOD_mkRouter::METH_dataLinks_2_putFlit(tUInt64 ARG_dataLinks_2_putFlit_flit)
{
  tUInt64 DEF__1_CONCAT_dataLinks_2_putFlit_flit___d273;
  DEF__1_CONCAT_dataLinks_2_putFlit_flit___d273 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | ARG_dataLinks_2_putFlit_flit);
  INST_inputBuffer_2_rv.METH_port0__write(DEF__1_CONCAT_dataLinks_2_putFlit_flit___d273);
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_2_putFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_2_putFlit;
  tUInt8 PORT_RDY_dataLinks_2_putFlit;
  DEF_CAN_FIRE_dataLinks_2_putFlit = !((tUInt8)(INST_inputBuffer_2_rv.METH_port0__read() >> 37u));
  PORT_RDY_dataLinks_2_putFlit = DEF_CAN_FIRE_dataLinks_2_putFlit;
  return PORT_RDY_dataLinks_2_putFlit;
}

tUInt64 MOD_mkRouter::METH_dataLinks_3_getFlit()
{
  tUInt64 PORT_dataLinks_3_getFlit;
  DEF_outputBuffer_3_rv_port1__read____d276 = INST_outputBuffer_3_rv.METH_port1__read();
  PORT_dataLinks_3_getFlit = (tUInt64)(137438953471llu & DEF_outputBuffer_3_rv_port1__read____d276);
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  INST_outputBuffer_3_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  return PORT_dataLinks_3_getFlit;
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_3_getFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_3_getFlit;
  tUInt8 PORT_RDY_dataLinks_3_getFlit;
  DEF_outputBuffer_3_rv_port1__read____d276 = INST_outputBuffer_3_rv.METH_port1__read();
  DEF_CAN_FIRE_dataLinks_3_getFlit = (tUInt8)(DEF_outputBuffer_3_rv_port1__read____d276 >> 37u);
  PORT_RDY_dataLinks_3_getFlit = DEF_CAN_FIRE_dataLinks_3_getFlit;
  return PORT_RDY_dataLinks_3_getFlit;
}

void MOD_mkRouter::METH_dataLinks_3_putFlit(tUInt64 ARG_dataLinks_3_putFlit_flit)
{
  tUInt64 DEF__1_CONCAT_dataLinks_3_putFlit_flit___d277;
  DEF__1_CONCAT_dataLinks_3_putFlit_flit___d277 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | ARG_dataLinks_3_putFlit_flit);
  INST_inputBuffer_3_rv.METH_port0__write(DEF__1_CONCAT_dataLinks_3_putFlit_flit___d277);
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_3_putFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_3_putFlit;
  tUInt8 PORT_RDY_dataLinks_3_putFlit;
  DEF_CAN_FIRE_dataLinks_3_putFlit = !((tUInt8)(INST_inputBuffer_3_rv.METH_port0__read() >> 37u));
  PORT_RDY_dataLinks_3_putFlit = DEF_CAN_FIRE_dataLinks_3_putFlit;
  return PORT_RDY_dataLinks_3_putFlit;
}

tUInt64 MOD_mkRouter::METH_dataLinks_4_getFlit()
{
  tUInt64 PORT_dataLinks_4_getFlit;
  DEF_outputBuffer_4_rv_port1__read____d280 = INST_outputBuffer_4_rv.METH_port1__read();
  PORT_dataLinks_4_getFlit = (tUInt64)(137438953471llu & DEF_outputBuffer_4_rv_port1__read____d280);
  DEF__0_CONCAT_DONTCARE___d209 = 45812984490llu;
  INST_outputBuffer_4_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d209);
  return PORT_dataLinks_4_getFlit;
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_4_getFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_4_getFlit;
  tUInt8 PORT_RDY_dataLinks_4_getFlit;
  DEF_outputBuffer_4_rv_port1__read____d280 = INST_outputBuffer_4_rv.METH_port1__read();
  DEF_CAN_FIRE_dataLinks_4_getFlit = (tUInt8)(DEF_outputBuffer_4_rv_port1__read____d280 >> 37u);
  PORT_RDY_dataLinks_4_getFlit = DEF_CAN_FIRE_dataLinks_4_getFlit;
  return PORT_RDY_dataLinks_4_getFlit;
}

void MOD_mkRouter::METH_dataLinks_4_putFlit(tUInt64 ARG_dataLinks_4_putFlit_flit)
{
  tUInt64 DEF__1_CONCAT_dataLinks_4_putFlit_flit___d281;
  DEF__1_CONCAT_dataLinks_4_putFlit_flit___d281 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 37u) | ARG_dataLinks_4_putFlit_flit);
  INST_inputBuffer_4_rv.METH_port0__write(DEF__1_CONCAT_dataLinks_4_putFlit_flit___d281);
}

tUInt8 MOD_mkRouter::METH_RDY_dataLinks_4_putFlit()
{
  tUInt8 DEF_CAN_FIRE_dataLinks_4_putFlit;
  tUInt8 PORT_RDY_dataLinks_4_putFlit;
  DEF_CAN_FIRE_dataLinks_4_putFlit = !((tUInt8)(INST_inputBuffer_4_rv.METH_port0__read() >> 37u));
  PORT_RDY_dataLinks_4_putFlit = DEF_CAN_FIRE_dataLinks_4_putFlit;
  return PORT_RDY_dataLinks_4_putFlit;
}


/* Reset routines */

void MOD_mkRouter::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tick_count.reset_RST(ARG_rst_in);
  INST_outputBuffer_4_rv.reset_RST(ARG_rst_in);
  INST_outputBuffer_3_rv.reset_RST(ARG_rst_in);
  INST_outputBuffer_2_rv.reset_RST(ARG_rst_in);
  INST_outputBuffer_1_rv.reset_RST(ARG_rst_in);
  INST_outputBuffer_0_rv.reset_RST(ARG_rst_in);
  INST_outPortArbiter_4.reset_RST_N(ARG_rst_in);
  INST_outPortArbiter_3.reset_RST_N(ARG_rst_in);
  INST_outPortArbiter_2.reset_RST_N(ARG_rst_in);
  INST_outPortArbiter_1.reset_RST_N(ARG_rst_in);
  INST_outPortArbiter_0.reset_RST_N(ARG_rst_in);
  INST_inputBuffer_4_rv.reset_RST(ARG_rst_in);
  INST_inputBuffer_3_rv.reset_RST(ARG_rst_in);
  INST_inputBuffer_2_rv.reset_RST(ARG_rst_in);
  INST_inputBuffer_1_rv.reset_RST(ARG_rst_in);
  INST_inputBuffer_0_rv.reset_RST(ARG_rst_in);
  INST_inited.reset_RST(ARG_rst_in);
  INST_flitsBuf_rv.reset_RST(ARG_rst_in);
  INST_cbSwitch.reset_RST_N(ARG_rst_in);
  INST_arbResBuf_rv.reset_RST(ARG_rst_in);
  INST_arbReqReg_7_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_6_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_5_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_4_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_3_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_2_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_1_register.reset_RST(ARG_rst_in);
  INST_arbReqReg_0_register.reset_RST(ARG_rst_in);
  INST_arb2cb_rv.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkRouter::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkRouter::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_arb2cb_rv.dump_state(indent + 2u);
  INST_arbReqReg_0_port_0.dump_state(indent + 2u);
  INST_arbReqReg_0_port_1.dump_state(indent + 2u);
  INST_arbReqReg_0_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_0_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_0_register.dump_state(indent + 2u);
  INST_arbReqReg_1_port_0.dump_state(indent + 2u);
  INST_arbReqReg_1_port_1.dump_state(indent + 2u);
  INST_arbReqReg_1_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_1_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_1_register.dump_state(indent + 2u);
  INST_arbReqReg_2_port_0.dump_state(indent + 2u);
  INST_arbReqReg_2_port_1.dump_state(indent + 2u);
  INST_arbReqReg_2_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_2_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_2_register.dump_state(indent + 2u);
  INST_arbReqReg_3_port_0.dump_state(indent + 2u);
  INST_arbReqReg_3_port_1.dump_state(indent + 2u);
  INST_arbReqReg_3_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_3_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_3_register.dump_state(indent + 2u);
  INST_arbReqReg_4_port_0.dump_state(indent + 2u);
  INST_arbReqReg_4_port_1.dump_state(indent + 2u);
  INST_arbReqReg_4_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_4_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_4_register.dump_state(indent + 2u);
  INST_arbReqReg_5_port_0.dump_state(indent + 2u);
  INST_arbReqReg_5_port_1.dump_state(indent + 2u);
  INST_arbReqReg_5_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_5_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_5_register.dump_state(indent + 2u);
  INST_arbReqReg_6_port_0.dump_state(indent + 2u);
  INST_arbReqReg_6_port_1.dump_state(indent + 2u);
  INST_arbReqReg_6_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_6_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_6_register.dump_state(indent + 2u);
  INST_arbReqReg_7_port_0.dump_state(indent + 2u);
  INST_arbReqReg_7_port_1.dump_state(indent + 2u);
  INST_arbReqReg_7_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_arbReqReg_7_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_arbReqReg_7_register.dump_state(indent + 2u);
  INST_arbResBuf_rv.dump_state(indent + 2u);
  INST_cbSwitch.dump_state(indent + 2u);
  INST_flitsBuf_rv.dump_state(indent + 2u);
  INST_inited.dump_state(indent + 2u);
  INST_inputBuffer_0_rv.dump_state(indent + 2u);
  INST_inputBuffer_1_rv.dump_state(indent + 2u);
  INST_inputBuffer_2_rv.dump_state(indent + 2u);
  INST_inputBuffer_3_rv.dump_state(indent + 2u);
  INST_inputBuffer_4_rv.dump_state(indent + 2u);
  INST_outPortArbiter_0.dump_state(indent + 2u);
  INST_outPortArbiter_1.dump_state(indent + 2u);
  INST_outPortArbiter_2.dump_state(indent + 2u);
  INST_outPortArbiter_3.dump_state(indent + 2u);
  INST_outPortArbiter_4.dump_state(indent + 2u);
  INST_outputBuffer_0_rv.dump_state(indent + 2u);
  INST_outputBuffer_1_rv.dump_state(indent + 2u);
  INST_outputBuffer_2_rv.dump_state(indent + 2u);
  INST_outputBuffer_3_rv.dump_state(indent + 2u);
  INST_outputBuffer_4_rv.dump_state(indent + 2u);
  INST_tick_count.dump_state(indent + 2u);
  INST_instance_dir2Idx_4.dump_state(indent + 2u);
  INST_instance_dir2Idx_3.dump_state(indent + 2u);
  INST_instance_dir2Idx_2.dump_state(indent + 2u);
  INST_instance_dir2Idx_1.dump_state(indent + 2u);
  INST_instance_dir2Idx_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkRouter::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 102u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d209", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h7839", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "arbResBuf_rv_port1__read____d172", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inited___d66", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_0_rv_port1__read__6_BIT_37___d77", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_0_rv_port1__read____d76", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_1_rv_port1__read__4_BIT_37___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_1_rv_port1__read____d84", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_2_rv_port1__read__2_BIT_37___d93", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_2_rv_port1__read____d92", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_3_rv_port1__read__00_BIT_37___d101", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_3_rv_port1__read____d100", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_4_rv_port1__read__08_BIT_37___d109", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "inputBuffer_4_rv_port1__read____d108", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outputBuffer_0_rv_port1__read____d264", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outputBuffer_1_rv_port1__read____d268", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outputBuffer_2_rv_port1__read____d272", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outputBuffer_3_rv_port1__read____d276", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outputBuffer_4_rv_port1__read____d280", 38u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d83", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_1___d91", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_2___d99", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_3___d107", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_4___d115", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14948", 5u);
  num = INST_arb2cb_rv.dump_VCD_defs(num);
  num = INST_arbReqReg_0_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_0_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_0_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_0_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_0_register.dump_VCD_defs(num);
  num = INST_arbReqReg_1_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_1_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_1_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_1_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_1_register.dump_VCD_defs(num);
  num = INST_arbReqReg_2_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_2_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_2_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_2_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_2_register.dump_VCD_defs(num);
  num = INST_arbReqReg_3_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_3_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_3_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_3_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_3_register.dump_VCD_defs(num);
  num = INST_arbReqReg_4_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_4_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_4_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_4_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_4_register.dump_VCD_defs(num);
  num = INST_arbReqReg_5_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_5_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_5_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_5_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_5_register.dump_VCD_defs(num);
  num = INST_arbReqReg_6_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_6_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_6_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_6_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_6_register.dump_VCD_defs(num);
  num = INST_arbReqReg_7_port_0.dump_VCD_defs(num);
  num = INST_arbReqReg_7_port_1.dump_VCD_defs(num);
  num = INST_arbReqReg_7_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_arbReqReg_7_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_arbReqReg_7_register.dump_VCD_defs(num);
  num = INST_arbResBuf_rv.dump_VCD_defs(num);
  num = INST_flitsBuf_rv.dump_VCD_defs(num);
  num = INST_inited.dump_VCD_defs(num);
  num = INST_inputBuffer_0_rv.dump_VCD_defs(num);
  num = INST_inputBuffer_1_rv.dump_VCD_defs(num);
  num = INST_inputBuffer_2_rv.dump_VCD_defs(num);
  num = INST_inputBuffer_3_rv.dump_VCD_defs(num);
  num = INST_inputBuffer_4_rv.dump_VCD_defs(num);
  num = INST_outputBuffer_0_rv.dump_VCD_defs(num);
  num = INST_outputBuffer_1_rv.dump_VCD_defs(num);
  num = INST_outputBuffer_2_rv.dump_VCD_defs(num);
  num = INST_outputBuffer_3_rv.dump_VCD_defs(num);
  num = INST_outputBuffer_4_rv.dump_VCD_defs(num);
  num = INST_tick_count.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_cbSwitch.dump_VCD_defs(l);
    num = INST_instance_dir2Idx_0.dump_VCD_defs(l);
    num = INST_instance_dir2Idx_1.dump_VCD_defs(l);
    num = INST_instance_dir2Idx_2.dump_VCD_defs(l);
    num = INST_instance_dir2Idx_3.dump_VCD_defs(l);
    num = INST_instance_dir2Idx_4.dump_VCD_defs(l);
    num = INST_outPortArbiter_0.dump_VCD_defs(l);
    num = INST_outPortArbiter_1.dump_VCD_defs(l);
    num = INST_outPortArbiter_2.dump_VCD_defs(l);
    num = INST_outPortArbiter_3.dump_VCD_defs(l);
    num = INST_outPortArbiter_4.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkRouter::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkRouter &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkRouter::vcd_defs(tVCDDumpType dt, MOD_mkRouter &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 38u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175, 5u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175;
      }
      ++num;
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176, 1u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176;
      }
      ++num;
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179, 1u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179;
      }
      ++num;
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182, 1u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182;
      }
      ++num;
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185, 1u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185;
      }
      ++num;
      if ((backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188) != DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188, 1u);
	backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188;
      }
      ++num;
      if ((backing.DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79) != DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79, 5u);
	backing.DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 = DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79;
      }
      ++num;
      if ((backing.DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87) != DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87, 5u);
	backing.DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 = DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87;
      }
      ++num;
      if ((backing.DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95) != DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95, 5u);
	backing.DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 = DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95;
      }
      ++num;
      if ((backing.DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103) != DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103, 5u);
	backing.DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 = DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103;
      }
      ++num;
      if ((backing.DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111) != DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111, 5u);
	backing.DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 = DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111;
      }
      ++num;
      if ((backing.DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81) != DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81, 1u);
	backing.DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81 = DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81;
      }
      ++num;
      if ((backing.DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89) != DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89, 1u);
	backing.DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89 = DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89;
      }
      ++num;
      if ((backing.DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97) != DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97, 1u);
	backing.DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97 = DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97;
      }
      ++num;
      if ((backing.DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105) != DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105, 1u);
	backing.DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105 = DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105;
      }
      ++num;
      if ((backing.DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113) != DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113, 1u);
	backing.DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113 = DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d209) != DEF__0_CONCAT_DONTCARE___d209)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d209, 38u);
	backing.DEF__0_CONCAT_DONTCARE___d209 = DEF__0_CONCAT_DONTCARE___d209;
      }
      ++num;
      if ((backing.DEF__read__h7839) != DEF__read__h7839)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h7839, 32u);
	backing.DEF__read__h7839 = DEF__read__h7839;
      }
      ++num;
      if ((backing.DEF_arbResBuf_rv_port1__read____d172) != DEF_arbResBuf_rv_port1__read____d172)
      {
	vcd_write_val(sim_hdl, num, DEF_arbResBuf_rv_port1__read____d172, 6u);
	backing.DEF_arbResBuf_rv_port1__read____d172 = DEF_arbResBuf_rv_port1__read____d172;
      }
      ++num;
      if ((backing.DEF_inited___d66) != DEF_inited___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_inited___d66, 1u);
	backing.DEF_inited___d66 = DEF_inited___d66;
      }
      ++num;
      if ((backing.DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78) != DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78, 5u);
	backing.DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 = DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78;
      }
      ++num;
      if ((backing.DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77) != DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77, 1u);
	backing.DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 = DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77;
      }
      ++num;
      if ((backing.DEF_inputBuffer_0_rv_port1__read____d76) != DEF_inputBuffer_0_rv_port1__read____d76)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_0_rv_port1__read____d76, 38u);
	backing.DEF_inputBuffer_0_rv_port1__read____d76 = DEF_inputBuffer_0_rv_port1__read____d76;
      }
      ++num;
      if ((backing.DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86) != DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86, 5u);
	backing.DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 = DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86;
      }
      ++num;
      if ((backing.DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85) != DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85, 1u);
	backing.DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 = DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85;
      }
      ++num;
      if ((backing.DEF_inputBuffer_1_rv_port1__read____d84) != DEF_inputBuffer_1_rv_port1__read____d84)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_1_rv_port1__read____d84, 38u);
	backing.DEF_inputBuffer_1_rv_port1__read____d84 = DEF_inputBuffer_1_rv_port1__read____d84;
      }
      ++num;
      if ((backing.DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94) != DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94, 5u);
	backing.DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 = DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94;
      }
      ++num;
      if ((backing.DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93) != DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93, 1u);
	backing.DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 = DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93;
      }
      ++num;
      if ((backing.DEF_inputBuffer_2_rv_port1__read____d92) != DEF_inputBuffer_2_rv_port1__read____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_2_rv_port1__read____d92, 38u);
	backing.DEF_inputBuffer_2_rv_port1__read____d92 = DEF_inputBuffer_2_rv_port1__read____d92;
      }
      ++num;
      if ((backing.DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102) != DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102, 5u);
	backing.DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 = DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102;
      }
      ++num;
      if ((backing.DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101) != DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101, 1u);
	backing.DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 = DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101;
      }
      ++num;
      if ((backing.DEF_inputBuffer_3_rv_port1__read____d100) != DEF_inputBuffer_3_rv_port1__read____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_3_rv_port1__read____d100, 38u);
	backing.DEF_inputBuffer_3_rv_port1__read____d100 = DEF_inputBuffer_3_rv_port1__read____d100;
      }
      ++num;
      if ((backing.DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110) != DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110, 5u);
	backing.DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 = DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110;
      }
      ++num;
      if ((backing.DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109) != DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109, 1u);
	backing.DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 = DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109;
      }
      ++num;
      if ((backing.DEF_inputBuffer_4_rv_port1__read____d108) != DEF_inputBuffer_4_rv_port1__read____d108)
      {
	vcd_write_val(sim_hdl, num, DEF_inputBuffer_4_rv_port1__read____d108, 38u);
	backing.DEF_inputBuffer_4_rv_port1__read____d108 = DEF_inputBuffer_4_rv_port1__read____d108;
      }
      ++num;
      if ((backing.DEF_outputBuffer_0_rv_port1__read____d264) != DEF_outputBuffer_0_rv_port1__read____d264)
      {
	vcd_write_val(sim_hdl, num, DEF_outputBuffer_0_rv_port1__read____d264, 38u);
	backing.DEF_outputBuffer_0_rv_port1__read____d264 = DEF_outputBuffer_0_rv_port1__read____d264;
      }
      ++num;
      if ((backing.DEF_outputBuffer_1_rv_port1__read____d268) != DEF_outputBuffer_1_rv_port1__read____d268)
      {
	vcd_write_val(sim_hdl, num, DEF_outputBuffer_1_rv_port1__read____d268, 38u);
	backing.DEF_outputBuffer_1_rv_port1__read____d268 = DEF_outputBuffer_1_rv_port1__read____d268;
      }
      ++num;
      if ((backing.DEF_outputBuffer_2_rv_port1__read____d272) != DEF_outputBuffer_2_rv_port1__read____d272)
      {
	vcd_write_val(sim_hdl, num, DEF_outputBuffer_2_rv_port1__read____d272, 38u);
	backing.DEF_outputBuffer_2_rv_port1__read____d272 = DEF_outputBuffer_2_rv_port1__read____d272;
      }
      ++num;
      if ((backing.DEF_outputBuffer_3_rv_port1__read____d276) != DEF_outputBuffer_3_rv_port1__read____d276)
      {
	vcd_write_val(sim_hdl, num, DEF_outputBuffer_3_rv_port1__read____d276, 38u);
	backing.DEF_outputBuffer_3_rv_port1__read____d276 = DEF_outputBuffer_3_rv_port1__read____d276;
      }
      ++num;
      if ((backing.DEF_outputBuffer_4_rv_port1__read____d280) != DEF_outputBuffer_4_rv_port1__read____d280)
      {
	vcd_write_val(sim_hdl, num, DEF_outputBuffer_4_rv_port1__read____d280, 38u);
	backing.DEF_outputBuffer_4_rv_port1__read____d280 = DEF_outputBuffer_4_rv_port1__read____d280;
      }
      ++num;
      if ((backing.DEF_signed_0___d83) != DEF_signed_0___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d83, 32u);
	backing.DEF_signed_0___d83 = DEF_signed_0___d83;
      }
      ++num;
      if ((backing.DEF_signed_1___d91) != DEF_signed_1___d91)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_1___d91, 32u);
	backing.DEF_signed_1___d91 = DEF_signed_1___d91;
      }
      ++num;
      if ((backing.DEF_signed_2___d99) != DEF_signed_2___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_2___d99, 32u);
	backing.DEF_signed_2___d99 = DEF_signed_2___d99;
      }
      ++num;
      if ((backing.DEF_signed_3___d107) != DEF_signed_3___d107)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_3___d107, 32u);
	backing.DEF_signed_3___d107 = DEF_signed_3___d107;
      }
      ++num;
      if ((backing.DEF_signed_4___d115) != DEF_signed_4___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_4___d115, 32u);
	backing.DEF_signed_4___d115 = DEF_signed_4___d115;
      }
      ++num;
      if ((backing.DEF_x__h14948) != DEF_x__h14948)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14948, 5u);
	backing.DEF_x__h14948 = DEF_x__h14948;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175, 5u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d175;
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176, 1u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d176;
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179, 1u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182, 1u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d182;
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185, 1u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d185;
      vcd_write_val(sim_hdl, num++, DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188, 1u);
      backing.DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188 = DEF_IF_arbResBuf_rv_port1__read__72_BIT_5_73_THEN__ETC___d188;
      vcd_write_val(sim_hdl, num++, DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79, 5u);
      backing.DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79 = DEF_IF_inputBuffer_0_rv_port1__read__6_BIT_37_7_TH_ETC___d79;
      vcd_write_val(sim_hdl, num++, DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87, 5u);
      backing.DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87 = DEF_IF_inputBuffer_1_rv_port1__read__4_BIT_37_5_TH_ETC___d87;
      vcd_write_val(sim_hdl, num++, DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95, 5u);
      backing.DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95 = DEF_IF_inputBuffer_2_rv_port1__read__2_BIT_37_3_TH_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103, 5u);
      backing.DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103 = DEF_IF_inputBuffer_3_rv_port1__read__00_BIT_37_01__ETC___d103;
      vcd_write_val(sim_hdl, num++, DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111, 5u);
      backing.DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111 = DEF_IF_inputBuffer_4_rv_port1__read__08_BIT_37_09__ETC___d111;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81, 1u);
      backing.DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81 = DEF_NOT_IF_inputBuffer_0_rv_port1__read__6_BIT_37__ETC___d81;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89, 1u);
      backing.DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89 = DEF_NOT_IF_inputBuffer_1_rv_port1__read__4_BIT_37__ETC___d89;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97, 1u);
      backing.DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97 = DEF_NOT_IF_inputBuffer_2_rv_port1__read__2_BIT_37__ETC___d97;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105, 1u);
      backing.DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105 = DEF_NOT_IF_inputBuffer_3_rv_port1__read__00_BIT_37_ETC___d105;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113, 1u);
      backing.DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113 = DEF_NOT_IF_inputBuffer_4_rv_port1__read__08_BIT_37_ETC___d113;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d209, 38u);
      backing.DEF__0_CONCAT_DONTCARE___d209 = DEF__0_CONCAT_DONTCARE___d209;
      vcd_write_val(sim_hdl, num++, DEF__read__h7839, 32u);
      backing.DEF__read__h7839 = DEF__read__h7839;
      vcd_write_val(sim_hdl, num++, DEF_arbResBuf_rv_port1__read____d172, 6u);
      backing.DEF_arbResBuf_rv_port1__read____d172 = DEF_arbResBuf_rv_port1__read____d172;
      vcd_write_val(sim_hdl, num++, DEF_inited___d66, 1u);
      backing.DEF_inited___d66 = DEF_inited___d66;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78, 5u);
      backing.DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78 = DEF_inputBuffer_0_rv_port1__read__6_BITS_36_TO_32___d78;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77, 1u);
      backing.DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77 = DEF_inputBuffer_0_rv_port1__read__6_BIT_37___d77;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_0_rv_port1__read____d76, 38u);
      backing.DEF_inputBuffer_0_rv_port1__read____d76 = DEF_inputBuffer_0_rv_port1__read____d76;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86, 5u);
      backing.DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86 = DEF_inputBuffer_1_rv_port1__read__4_BITS_36_TO_32___d86;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85, 1u);
      backing.DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85 = DEF_inputBuffer_1_rv_port1__read__4_BIT_37___d85;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_1_rv_port1__read____d84, 38u);
      backing.DEF_inputBuffer_1_rv_port1__read____d84 = DEF_inputBuffer_1_rv_port1__read____d84;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94, 5u);
      backing.DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94 = DEF_inputBuffer_2_rv_port1__read__2_BITS_36_TO_32___d94;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93, 1u);
      backing.DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93 = DEF_inputBuffer_2_rv_port1__read__2_BIT_37___d93;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_2_rv_port1__read____d92, 38u);
      backing.DEF_inputBuffer_2_rv_port1__read____d92 = DEF_inputBuffer_2_rv_port1__read____d92;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102, 5u);
      backing.DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102 = DEF_inputBuffer_3_rv_port1__read__00_BITS_36_TO_32___d102;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101, 1u);
      backing.DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101 = DEF_inputBuffer_3_rv_port1__read__00_BIT_37___d101;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_3_rv_port1__read____d100, 38u);
      backing.DEF_inputBuffer_3_rv_port1__read____d100 = DEF_inputBuffer_3_rv_port1__read____d100;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110, 5u);
      backing.DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110 = DEF_inputBuffer_4_rv_port1__read__08_BITS_36_TO_32___d110;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109, 1u);
      backing.DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109 = DEF_inputBuffer_4_rv_port1__read__08_BIT_37___d109;
      vcd_write_val(sim_hdl, num++, DEF_inputBuffer_4_rv_port1__read____d108, 38u);
      backing.DEF_inputBuffer_4_rv_port1__read____d108 = DEF_inputBuffer_4_rv_port1__read____d108;
      vcd_write_val(sim_hdl, num++, DEF_outputBuffer_0_rv_port1__read____d264, 38u);
      backing.DEF_outputBuffer_0_rv_port1__read____d264 = DEF_outputBuffer_0_rv_port1__read____d264;
      vcd_write_val(sim_hdl, num++, DEF_outputBuffer_1_rv_port1__read____d268, 38u);
      backing.DEF_outputBuffer_1_rv_port1__read____d268 = DEF_outputBuffer_1_rv_port1__read____d268;
      vcd_write_val(sim_hdl, num++, DEF_outputBuffer_2_rv_port1__read____d272, 38u);
      backing.DEF_outputBuffer_2_rv_port1__read____d272 = DEF_outputBuffer_2_rv_port1__read____d272;
      vcd_write_val(sim_hdl, num++, DEF_outputBuffer_3_rv_port1__read____d276, 38u);
      backing.DEF_outputBuffer_3_rv_port1__read____d276 = DEF_outputBuffer_3_rv_port1__read____d276;
      vcd_write_val(sim_hdl, num++, DEF_outputBuffer_4_rv_port1__read____d280, 38u);
      backing.DEF_outputBuffer_4_rv_port1__read____d280 = DEF_outputBuffer_4_rv_port1__read____d280;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d83, 32u);
      backing.DEF_signed_0___d83 = DEF_signed_0___d83;
      vcd_write_val(sim_hdl, num++, DEF_signed_1___d91, 32u);
      backing.DEF_signed_1___d91 = DEF_signed_1___d91;
      vcd_write_val(sim_hdl, num++, DEF_signed_2___d99, 32u);
      backing.DEF_signed_2___d99 = DEF_signed_2___d99;
      vcd_write_val(sim_hdl, num++, DEF_signed_3___d107, 32u);
      backing.DEF_signed_3___d107 = DEF_signed_3___d107;
      vcd_write_val(sim_hdl, num++, DEF_signed_4___d115, 32u);
      backing.DEF_signed_4___d115 = DEF_signed_4___d115;
      vcd_write_val(sim_hdl, num++, DEF_x__h14948, 5u);
      backing.DEF_x__h14948 = DEF_x__h14948;
    }
}

void MOD_mkRouter::vcd_prims(tVCDDumpType dt, MOD_mkRouter &backing)
{
  INST_arb2cb_rv.dump_VCD(dt, backing.INST_arb2cb_rv);
  INST_arbReqReg_0_port_0.dump_VCD(dt, backing.INST_arbReqReg_0_port_0);
  INST_arbReqReg_0_port_1.dump_VCD(dt, backing.INST_arbReqReg_0_port_1);
  INST_arbReqReg_0_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_0_readBeforeLaterWrites_0);
  INST_arbReqReg_0_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_0_readBeforeLaterWrites_1);
  INST_arbReqReg_0_register.dump_VCD(dt, backing.INST_arbReqReg_0_register);
  INST_arbReqReg_1_port_0.dump_VCD(dt, backing.INST_arbReqReg_1_port_0);
  INST_arbReqReg_1_port_1.dump_VCD(dt, backing.INST_arbReqReg_1_port_1);
  INST_arbReqReg_1_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_1_readBeforeLaterWrites_0);
  INST_arbReqReg_1_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_1_readBeforeLaterWrites_1);
  INST_arbReqReg_1_register.dump_VCD(dt, backing.INST_arbReqReg_1_register);
  INST_arbReqReg_2_port_0.dump_VCD(dt, backing.INST_arbReqReg_2_port_0);
  INST_arbReqReg_2_port_1.dump_VCD(dt, backing.INST_arbReqReg_2_port_1);
  INST_arbReqReg_2_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_2_readBeforeLaterWrites_0);
  INST_arbReqReg_2_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_2_readBeforeLaterWrites_1);
  INST_arbReqReg_2_register.dump_VCD(dt, backing.INST_arbReqReg_2_register);
  INST_arbReqReg_3_port_0.dump_VCD(dt, backing.INST_arbReqReg_3_port_0);
  INST_arbReqReg_3_port_1.dump_VCD(dt, backing.INST_arbReqReg_3_port_1);
  INST_arbReqReg_3_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_3_readBeforeLaterWrites_0);
  INST_arbReqReg_3_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_3_readBeforeLaterWrites_1);
  INST_arbReqReg_3_register.dump_VCD(dt, backing.INST_arbReqReg_3_register);
  INST_arbReqReg_4_port_0.dump_VCD(dt, backing.INST_arbReqReg_4_port_0);
  INST_arbReqReg_4_port_1.dump_VCD(dt, backing.INST_arbReqReg_4_port_1);
  INST_arbReqReg_4_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_4_readBeforeLaterWrites_0);
  INST_arbReqReg_4_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_4_readBeforeLaterWrites_1);
  INST_arbReqReg_4_register.dump_VCD(dt, backing.INST_arbReqReg_4_register);
  INST_arbReqReg_5_port_0.dump_VCD(dt, backing.INST_arbReqReg_5_port_0);
  INST_arbReqReg_5_port_1.dump_VCD(dt, backing.INST_arbReqReg_5_port_1);
  INST_arbReqReg_5_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_5_readBeforeLaterWrites_0);
  INST_arbReqReg_5_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_5_readBeforeLaterWrites_1);
  INST_arbReqReg_5_register.dump_VCD(dt, backing.INST_arbReqReg_5_register);
  INST_arbReqReg_6_port_0.dump_VCD(dt, backing.INST_arbReqReg_6_port_0);
  INST_arbReqReg_6_port_1.dump_VCD(dt, backing.INST_arbReqReg_6_port_1);
  INST_arbReqReg_6_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_6_readBeforeLaterWrites_0);
  INST_arbReqReg_6_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_6_readBeforeLaterWrites_1);
  INST_arbReqReg_6_register.dump_VCD(dt, backing.INST_arbReqReg_6_register);
  INST_arbReqReg_7_port_0.dump_VCD(dt, backing.INST_arbReqReg_7_port_0);
  INST_arbReqReg_7_port_1.dump_VCD(dt, backing.INST_arbReqReg_7_port_1);
  INST_arbReqReg_7_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_arbReqReg_7_readBeforeLaterWrites_0);
  INST_arbReqReg_7_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_arbReqReg_7_readBeforeLaterWrites_1);
  INST_arbReqReg_7_register.dump_VCD(dt, backing.INST_arbReqReg_7_register);
  INST_arbResBuf_rv.dump_VCD(dt, backing.INST_arbResBuf_rv);
  INST_flitsBuf_rv.dump_VCD(dt, backing.INST_flitsBuf_rv);
  INST_inited.dump_VCD(dt, backing.INST_inited);
  INST_inputBuffer_0_rv.dump_VCD(dt, backing.INST_inputBuffer_0_rv);
  INST_inputBuffer_1_rv.dump_VCD(dt, backing.INST_inputBuffer_1_rv);
  INST_inputBuffer_2_rv.dump_VCD(dt, backing.INST_inputBuffer_2_rv);
  INST_inputBuffer_3_rv.dump_VCD(dt, backing.INST_inputBuffer_3_rv);
  INST_inputBuffer_4_rv.dump_VCD(dt, backing.INST_inputBuffer_4_rv);
  INST_outputBuffer_0_rv.dump_VCD(dt, backing.INST_outputBuffer_0_rv);
  INST_outputBuffer_1_rv.dump_VCD(dt, backing.INST_outputBuffer_1_rv);
  INST_outputBuffer_2_rv.dump_VCD(dt, backing.INST_outputBuffer_2_rv);
  INST_outputBuffer_3_rv.dump_VCD(dt, backing.INST_outputBuffer_3_rv);
  INST_outputBuffer_4_rv.dump_VCD(dt, backing.INST_outputBuffer_4_rv);
  INST_tick_count.dump_VCD(dt, backing.INST_tick_count);
}

void MOD_mkRouter::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkRouter &backing)
{
  INST_cbSwitch.dump_VCD(dt, levels, backing.INST_cbSwitch);
  INST_instance_dir2Idx_0.dump_VCD(dt, levels, backing.INST_instance_dir2Idx_0);
  INST_instance_dir2Idx_1.dump_VCD(dt, levels, backing.INST_instance_dir2Idx_1);
  INST_instance_dir2Idx_2.dump_VCD(dt, levels, backing.INST_instance_dir2Idx_2);
  INST_instance_dir2Idx_3.dump_VCD(dt, levels, backing.INST_instance_dir2Idx_3);
  INST_instance_dir2Idx_4.dump_VCD(dt, levels, backing.INST_instance_dir2Idx_4);
  INST_outPortArbiter_0.dump_VCD(dt, levels, backing.INST_outPortArbiter_0);
  INST_outPortArbiter_1.dump_VCD(dt, levels, backing.INST_outPortArbiter_1);
  INST_outPortArbiter_2.dump_VCD(dt, levels, backing.INST_outPortArbiter_2);
  INST_outPortArbiter_3.dump_VCD(dt, levels, backing.INST_outPortArbiter_3);
  INST_outPortArbiter_4.dump_VCD(dt, levels, backing.INST_outPortArbiter_4);
}
