<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xB HAL User Manual: stm32f1xx_ll_bus.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xB HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_bus.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of BUS LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__bus_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__AHB1__GRP1__PERIPH.html#gabf389f45066086ee2f461f66fa8c427b">LL_AHB1_GRP1_PERIPH_ALL</a>&#160;&#160;&#160;(uint32_t)0xFFFFFFFFU</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__AHB1__GRP1__PERIPH.html#ga5e9dd9b2afa19d1b8aff1f4dc9a94cb2">LL_AHB1_GRP1_PERIPH_CRC</a>&#160;&#160;&#160;RCC_AHBENR_CRCEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__AHB1__GRP1__PERIPH.html#gabd7f25c2b5fdebb3c3d342d61e1b19a8">LL_AHB1_GRP1_PERIPH_DMA1</a>&#160;&#160;&#160;RCC_AHBENR_DMA1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__AHB1__GRP1__PERIPH.html#gae4e0f92d826bb4bcfce6b29b6655d0ff">LL_AHB1_GRP1_PERIPH_FLASH</a>&#160;&#160;&#160;RCC_AHBENR_FLITFEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__AHB1__GRP1__PERIPH.html#ga5264f9d59c00a63bc9e5316e63ce0906">LL_AHB1_GRP1_PERIPH_SRAM</a>&#160;&#160;&#160;RCC_AHBENR_SRAMEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga6a2494c3f7d46851e2af4841c7b25196">LL_APB1_GRP1_PERIPH_ALL</a>&#160;&#160;&#160;(uint32_t)0xFFFFFFFFU</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga9d18a4900ed4b8245072ca17cdeb9030">LL_APB1_GRP1_PERIPH_BKP</a>&#160;&#160;&#160;RCC_APB1ENR_BKPEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga475920022e955da91515894bbb07065f">LL_APB1_GRP1_PERIPH_CAN1</a>&#160;&#160;&#160;RCC_APB1ENR_CAN1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga8e2efaba5d3243346b42c94e65c11de3">LL_APB1_GRP1_PERIPH_I2C1</a>&#160;&#160;&#160;RCC_APB1ENR_I2C1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga8092848208e3230bc77eb26831b5640a">LL_APB1_GRP1_PERIPH_I2C2</a>&#160;&#160;&#160;RCC_APB1ENR_I2C2EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gac87bb464909175247b02e309fcb513c4">LL_APB1_GRP1_PERIPH_PWR</a>&#160;&#160;&#160;RCC_APB1ENR_PWREN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gae8f22517608c4f76236b4e863ebce1fe">LL_APB1_GRP1_PERIPH_SPI2</a>&#160;&#160;&#160;RCC_APB1ENR_SPI2EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga335382cf2534cd041f1cdf2b7fad101a">LL_APB1_GRP1_PERIPH_TIM2</a>&#160;&#160;&#160;RCC_APB1ENR_TIM2EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga5958a157a5ea0f7a620a27c7e7100ad1">LL_APB1_GRP1_PERIPH_TIM3</a>&#160;&#160;&#160;RCC_APB1ENR_TIM3EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga273ebd0e43e9f5007de13ac73c59e4c3">LL_APB1_GRP1_PERIPH_TIM4</a>&#160;&#160;&#160;RCC_APB1ENR_TIM4EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga849f8e2dd4570731f2cecf6a056543a8">LL_APB1_GRP1_PERIPH_USART2</a>&#160;&#160;&#160;RCC_APB1ENR_USART2EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#ga63a9823ac1cd4ccdaa2cc173451a18f8">LL_APB1_GRP1_PERIPH_USART3</a>&#160;&#160;&#160;RCC_APB1ENR_USART3EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gae23614c263aba77b7695eabd3f15baf7">LL_APB1_GRP1_PERIPH_USB</a>&#160;&#160;&#160;RCC_APB1ENR_USBEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB1__GRP1__PERIPH.html#gae1cce8efa23366319f2db3a5aa01457e">LL_APB1_GRP1_PERIPH_WWDG</a>&#160;&#160;&#160;RCC_APB1ENR_WWDGEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga62b89433b1416f8484e7c49a5dcf57e4">LL_APB2_GRP1_PERIPH_ALL</a>&#160;&#160;&#160;(uint32_t)0xFFFFFFFFU</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga95a083b31baf3b4bd9abed94fa42d35f">LL_APB2_GRP1_PERIPH_ADC1</a>&#160;&#160;&#160;RCC_APB2ENR_ADC1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga4e4a6d8dd1bed8010e897c42cff81ab9">LL_APB2_GRP1_PERIPH_ADC2</a>&#160;&#160;&#160;RCC_APB2ENR_ADC2EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gaaa2b1410d120617b2b8d3b81dc3a55c2">LL_APB2_GRP1_PERIPH_AFIO</a>&#160;&#160;&#160;RCC_APB2ENR_AFIOEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gae600c6e2d4b6b1f98218e55d97e6f6d5">LL_APB2_GRP1_PERIPH_GPIOA</a>&#160;&#160;&#160;RCC_APB2ENR_IOPAEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga4814286b83a5f79b123f7d6c1a50b06f">LL_APB2_GRP1_PERIPH_GPIOB</a>&#160;&#160;&#160;RCC_APB2ENR_IOPBEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#gad8a26158776c2bd1fe1cef916cc22423">LL_APB2_GRP1_PERIPH_GPIOC</a>&#160;&#160;&#160;RCC_APB2ENR_IOPCEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga8822fdaeaf93b4c3eac5e6b3d0078a33">LL_APB2_GRP1_PERIPH_GPIOD</a>&#160;&#160;&#160;RCC_APB2ENR_IOPDEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga439158c5552262a7e668b03b8f67aa01">LL_APB2_GRP1_PERIPH_GPIOE</a>&#160;&#160;&#160;RCC_APB2ENR_IOPEEN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga66f1e5f039f03cb1a4004f8a302c5d07">LL_APB2_GRP1_PERIPH_SPI1</a>&#160;&#160;&#160;RCC_APB2ENR_SPI1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga19fd0160cc7127f6958def1c0a5e8ec7">LL_APB2_GRP1_PERIPH_TIM1</a>&#160;&#160;&#160;RCC_APB2ENR_TIM1EN</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EC__APB2__GRP1__PERIPH.html#ga6a880da8eb6ef25613a7e5b97a82b5dc">LL_APB2_GRP1_PERIPH_USART1</a>&#160;&#160;&#160;RCC_APB2ENR_USART1EN</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__AHB1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripherals clock.  <a href="group/group__BUS__LL__EF__AHB1.html#gaadc7ef59e841476a39fb254f389da4cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__AHB1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB1 peripheral clock is enabled or not.  <a href="group/group__BUS__LL__EF__AHB1.html#gabadf4289e09ed3649859b83536a67283"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__AHB1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripherals clock.  <a href="group/group__BUS__LL__EF__AHB1.html#ga07db30626fe04d7cb541dc2a221c95cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock.  <a href="group/group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not.  <a href="group/group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock.  <a href="group/group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset.  <a href="group/group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset.  <a href="group/group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock.  <a href="group/group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not.  <a href="group/group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock.  <a href="group/group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset.  <a href="group/group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset.  <a href="group/group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of BUS LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team <div class="fragment"><pre class="fragment">
                      ##### RCC Limitations #####
  ==============================================================================
    [..]  
      A delay between an RCC peripheral clock enable and the effective peripheral 
      enabling should be taken into account in order to manage the peripheral read/write 
      from/to registers.
      (+) This delay depends on the peripheral mapping.
        (++) AHB &amp; APB peripherals, 1 dummy read is necessary

    [..]  
      Workarounds:
      (#) For AHB &amp; APB peripherals, a dummy read to the peripheral register has been
          inserted in each LL_{BUS}_GRP{x}_EnableClock() function.

  </pre></div></dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__bus_8h_source.html">stm32f1xx_ll_bus.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:55:22 for STM32F103xB HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
