<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>About | Dhanasankar K</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>

  <!-- Navigation -->
  <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <li><a href="about.html" class="active">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <!-- Main Content -->
  <main>

      <!-- Heading -->
      <h2 class="centered-heading">About Me</h2>

      <!-- Centered Photo -->
      <div class="photo-wrapper">
        <img src="your-photo.jpg" alt="Dhanasankar Photo" class="about-photo" />
      </div>

      <!-- Description -->
      <div class="about-text">
        <p>Hi, I'm Dhanasankar K, a 2025 B.E. Electronics and Communication Engineering graduate with a strong passion for building hardware-level digital systems using Verilog, FPGA, and RTL design. I have a solid foundation in digital electronics and hands-on experience with simulation tools. I love solving real-world design challenges at the bit level.</p>

        <p>I'm currently pursuing Design Verification training at Silicon Craft VLSI Training & Research Institute, Chennai, where I’m enhancing my skills in Verilog, SystemVerilog, and UVM — currently focused on SystemVerilog for functional verification.</p>

        <h3 class="subheading">Areas of Passion</h3>
        <ul>
          <li>RTL Design & Digital Logic</li>
          <li>FPGA System Design (Artix-7, DE2-70)</li>
          <li>Synthesis & Simulation (Vivado, Icarus Verilog)</li>
          <li>Protocol Implementation: UART, SPI, I2C, APB</li>
          <li>Verification with SystemVerilog & UVM</li>
        </ul>

        <h3 class="subheading">Strengths & Approach</h3>
        <p>I believe in precision, optimization, and learning by doing. I'm detail-oriented, enjoy debugging, and always ready to take on digital design challenges that grow my skills and mindset.</p>

        <h3 class="subheading">What Makes Me Unique</h3>
        <ul>
          <li>Ranked 1st on HDLBits – all Verilog solutions shared on GitHub</li>
          <li>Created 46+ FPGA-based image processing filters</li>
          <li>Built and verified complete FSM-based systems</li>
          <li>Internship experience in both Embedded Systems and VLSI RTL Design</li>
          <li>Currently learning SystemVerilog and UVM</li>
        </ul>

        <h3 class="subheading">Career Goal</h3>
        <blockquote>
          "My goal is to contribute to the semiconductor industry by designing reliable, high-performance hardware systems and eventually grow into a Silicon Design Engineer."
        </blockquote>
      </div>
    
  </main>

  <!-- Footer -->
  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>
</body>
</html>
