Analysis & Synthesis report for DE2_115
Fri Nov 16 12:41:28 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|Recorder:recorder|AudioCore:audioCore|state
 11. State Machine - |DE2_115|Recorder:recorder|RecorderCore:recorderCore|state
 12. State Machine - |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 13. State Machine - |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 21. Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 22. Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 23. Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 24. Source assignments for Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 27. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 28. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 29. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 31. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 33. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 34. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 36. Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 37. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 38. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM
 39. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 40. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 41. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 42. Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 43. Parameter Settings for User Entity Instance: Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll
 44. Parameter Settings for User Entity Instance: Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards
 45. Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller
 46. Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db1
 49. Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db2
 50. Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db3
 51. Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db4
 52. Parameter Settings for User Entity Instance: Recorder:recorder|RecorderCore:recorderCore
 53. scfifo Parameter Settings by Entity Instance
 54. altpll Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "Recorder:recorder|AudioCore:audioCore"
 56. Port Connectivity Checks: "Recorder:recorder|RecorderCore:recorderCore"
 57. Port Connectivity Checks: "Recorder:recorder"
 58. Port Connectivity Checks: "InputController:inputController|Debounce:db4"
 59. Port Connectivity Checks: "InputController:inputController|Debounce:db3"
 60. Port Connectivity Checks: "InputController:inputController|Debounce:db2"
 61. Port Connectivity Checks: "InputController:inputController|Debounce:db1"
 62. Port Connectivity Checks: "Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 63. Port Connectivity Checks: "Total:total|altera_reset_controller:rst_controller"
 64. Port Connectivity Checks: "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll"
 65. Port Connectivity Checks: "Total:total|Total_audio_pll_0:audio_pll_0"
 66. Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
 67. Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
 68. Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
 69. Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0"
 70. Port Connectivity Checks: "Total:total|Total_audio_0:audio_0"
 71. Port Connectivity Checks: "Total:total"
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 16 12:41:28 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 316                                         ;
;     Total combinational functions  ; 309                                         ;
;     Dedicated logic registers      ; 181                                         ;
; Total registers                    ; 181                                         ;
; Total pins                         ; 443                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F29C7       ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library ;
+------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; Total/synthesis/Total.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/Total.v                                                ; Total   ;
; Total/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_reset_controller.v                   ; Total   ;
; Total/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_reset_synchronizer.v                 ; Total   ;
; Total/synthesis/submodules/Total_sram_0.v                              ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/Total_sram_0.v                              ; Total   ;
; Total/synthesis/submodules/Total_audio_pll_0.v                         ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/Total_audio_pll_0.v                         ; Total   ;
; Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; Total   ;
; Total/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_altpll.v                          ; Total   ;
; Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v ; Total   ;
; Total/synthesis/submodules/altera_up_slow_clock_generator.v            ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_slow_clock_generator.v            ; Total   ;
; Total/synthesis/submodules/altera_up_av_config_auto_init.v             ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init.v             ; Total   ;
; Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v  ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v  ; Total   ;
; Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v    ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v    ; Total   ;
; Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; Total   ;
; Total/synthesis/submodules/Total_audio_and_video_config_0.v            ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/Total_audio_and_video_config_0.v            ; Total   ;
; Total/synthesis/submodules/altera_up_audio_bit_counter.v               ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_audio_bit_counter.v               ; Total   ;
; Total/synthesis/submodules/altera_up_audio_in_deserializer.v           ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_audio_in_deserializer.v           ; Total   ;
; Total/synthesis/submodules/altera_up_audio_out_serializer.v            ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_audio_out_serializer.v            ; Total   ;
; Total/synthesis/submodules/altera_up_clock_edge.v                      ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_clock_edge.v                      ; Total   ;
; Total/synthesis/submodules/altera_up_sync_fifo.v                       ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/altera_up_sync_fifo.v                       ; Total   ;
; Total/synthesis/submodules/Total_audio_0.v                             ; yes             ; User Verilog HDL File        ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Total/synthesis/submodules/Total_audio_0.v                             ; Total   ;
; RecorderCore.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/RecorderCore.sv                                                        ;         ;
; Recorder.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Recorder.sv                                                            ;         ;
; InputController.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/InputController.sv                                                     ;         ;
; Debounce.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/Debounce.sv                                                            ;         ;
; DE2_115.sv                                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/DE2_115.sv                                                             ;         ;
; AudioCoreInterpolation.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/AudioCoreInterpolation.sv                                              ;         ;
; AudioCore.sv                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/AudioCore.sv                                                           ;         ;
; include/recorderdefine.vh                                              ; yes             ; Auto-Found Unspecified File  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/include/recorderdefine.vh                                              ;         ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                ;         ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                             ;         ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                              ;         ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                              ;         ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                              ;         ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                              ;         ;
; aglobal150.inc                                                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                            ;         ;
; db/scfifo_p441.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/scfifo_p441.tdf                                                     ;         ;
; db/a_dpfifo_cs31.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/a_dpfifo_cs31.tdf                                                   ;         ;
; db/altsyncram_hh81.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/altsyncram_hh81.tdf                                                 ;         ;
; db/cmpr_ks8.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/cmpr_ks8.tdf                                                        ;         ;
; db/cntr_v9b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/cntr_v9b.tdf                                                        ;         ;
; db/cntr_ca7.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/cntr_ca7.tdf                                                        ;         ;
; db/cntr_0ab.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/cntr_0ab.tdf                                                        ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;         ;
; db/altpll_dkb2.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/question_mark/Desktop/lab3_test2/DE2_115/db/altpll_dkb2.tdf                                                     ;         ;
+------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 316            ;
;                                             ;                ;
; Total combinational functions               ; 309            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 192            ;
;     -- 3 input functions                    ; 53             ;
;     -- <=2 input functions                  ; 64             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 268            ;
;     -- arithmetic mode                      ; 41             ;
;                                             ;                ;
; Total registers                             ; 181            ;
;     -- Dedicated logic registers            ; 181            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 443            ;
; Total memory bits                           ; 4096           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 214            ;
; Total fan-out                               ; 2565           ;
; Average fan-out                             ; 1.65           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                     ; 309 (1)           ; 181 (0)      ; 4096        ; 0            ; 0       ; 0         ; 443  ; 0            ; |DE2_115                                                                                                                                                                                                                                 ; work         ;
;    |Total:total|                                                             ; 308 (0)           ; 181 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total                                                                                                                                                                                                                     ; Total        ;
;       |Total_audio_0:audio_0|                                                ; 99 (1)            ; 71 (1)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0                                                                                                                                                                                               ; Total        ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|               ; 98 (26)           ; 66 (18)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                           ; Total        ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                ; 37 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                           ; Total        ;
;                |scfifo:Sync_FIFO|                                            ; 37 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_p441:auto_generated|                               ; 37 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                               ; work         ;
;                      |a_dpfifo_cs31:dpfifo|                                  ; 37 (22)           ; 24 (11)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                          ; work         ;
;                         |altsyncram_hh81:FIFOram|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram  ; work         ;
;                         |cntr_ca7:usedw_counter|                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter   ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb      ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|               ; 35 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                          ; Total        ;
;                |scfifo:Sync_FIFO|                                            ; 35 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_p441:auto_generated|                               ; 35 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                              ; work         ;
;                      |a_dpfifo_cs31:dpfifo|                                  ; 35 (21)           ; 24 (11)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                         ; work         ;
;                         |altsyncram_hh81:FIFOram|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ; work         ;
;                         |cntr_ca7:usedw_counter|                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter  ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb     ; work         ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                          ; Total        ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Total        ;
;       |Total_audio_and_video_config_0:audio_and_video_config_0|              ; 209 (0)           ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                             ; Total        ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                 ; 11 (11)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                           ; Total        ;
;          |altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM| ; 92 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM                                                                                           ; Total        ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|   ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                              ; Total        ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                ; Total        ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|   ; 106 (89)          ; 81 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                             ; Total        ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|   ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                ; Total        ;
;       |Total_audio_pll_0:audio_pll_0|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_pll_0:audio_pll_0                                                                                                                                                                                       ; Total        ;
;          |altera_up_altpll:audio_pll|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll                                                                                                                                                            ; Total        ;
;             |altpll:PLL_for_DE_Series_Boards|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                            ; work         ;
;                |altpll_dkb2:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller|                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|altera_reset_controller:rst_controller                                                                                                                                                                              ; Total        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                   ; Total        ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 15.0    ; N/A          ; N/A          ; |DE2_115|Total:total                                        ; Total.qsys      ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DE2_115|Total:total|altera_reset_controller:rst_controller ; Total.qsys      ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Recorder:recorder|AudioCore:audioCore|state                                                                                                                            ;
+-------------------------------------+-------------------------------------+------------------------------------+--------------------+--------------+------------------+------------+------------+
; Name                                ; state.WRITE_DATALENGTH_BEFORE_PAUSE ; state.WRITE_DATALENGTH_BEFORE_STOP ; state.RECORD_PAUSE ; state.RECORD ; state.PLAY_PAUSE ; state.PLAY ; state.IDLE ;
+-------------------------------------+-------------------------------------+------------------------------------+--------------------+--------------+------------------+------------+------------+
; state.IDLE                          ; 0                                   ; 0                                  ; 0                  ; 0            ; 0                ; 0          ; 0          ;
; state.PLAY                          ; 0                                   ; 0                                  ; 0                  ; 0            ; 0                ; 1          ; 1          ;
; state.PLAY_PAUSE                    ; 0                                   ; 0                                  ; 0                  ; 0            ; 1                ; 0          ; 1          ;
; state.RECORD                        ; 0                                   ; 0                                  ; 0                  ; 1            ; 0                ; 0          ; 1          ;
; state.RECORD_PAUSE                  ; 0                                   ; 0                                  ; 1                  ; 0            ; 0                ; 0          ; 1          ;
; state.WRITE_DATALENGTH_BEFORE_STOP  ; 0                                   ; 1                                  ; 0                  ; 0            ; 0                ; 0          ; 1          ;
; state.WRITE_DATALENGTH_BEFORE_PAUSE ; 1                                   ; 0                                  ; 0                  ; 0            ; 0                ; 0          ; 1          ;
+-------------------------------------+-------------------------------------+------------------------------------+--------------------+--------------+------------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE2_115|Recorder:recorder|RecorderCore:recorderCore|state ;
+--------------+--------------+-------------+------------+-------------------+
; Name         ; state.RECORD ; state.PAUSE ; state.PLAY ; state.IDLE        ;
+--------------+--------------+-------------+------------+-------------------+
; state.IDLE   ; 0            ; 0           ; 0          ; 0                 ;
; state.PLAY   ; 0            ; 0           ; 1          ; 1                 ;
; state.PAUSE  ; 0            ; 1           ; 0          ; 1                 ;
; state.RECORD ; 1            ; 0           ; 0          ; 1                 ;
+--------------+--------------+-------------+------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                                         ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                        ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recorder:recorder|AudioCore:audioCore|interpolLeft_r[0..15]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|interpolRight_r[0..15]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                   ;
; InputController:inputController|control_code[3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|writedata_reg[1..15]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_UB_N                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_prev_r[0..15]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|dacdatRight_prev_r[0..15]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[1..15]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|dacdatRight_r[1..15]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|slow_speed_r[0..3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|slow_counter_r[0..3]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1..15]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..8]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..6]                                                                                                                                                        ; Merged with Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                       ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                            ; Merged with Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                        ;
; InputController:inputController|Debounce:db2|pos_r                                                                                                                                                                                                    ; Merged with InputController:inputController|Debounce:db1|pos_r                                                                                                                                                                ;
; InputController:inputController|Debounce:db3|pos_r                                                                                                                                                                                                    ; Merged with InputController:inputController|Debounce:db1|pos_r                                                                                                                                                                ;
; InputController:inputController|Debounce:db4|pos_r                                                                                                                                                                                                    ; Merged with InputController:inputController|Debounce:db1|pos_r                                                                                                                                                                ;
; InputController:inputController|Debounce:db2|o_debounced_r                                                                                                                                                                                            ; Merged with InputController:inputController|Debounce:db1|o_debounced_r                                                                                                                                                        ;
; InputController:inputController|Debounce:db3|o_debounced_r                                                                                                                                                                                            ; Merged with InputController:inputController|Debounce:db1|o_debounced_r                                                                                                                                                        ;
; InputController:inputController|Debounce:db4|o_debounced_r                                                                                                                                                                                            ; Merged with InputController:inputController|Debounce:db1|o_debounced_r                                                                                                                                                        ;
; InputController:inputController|Debounce:db2|counter_r[2]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[2]                                                                                                                                                         ;
; InputController:inputController|Debounce:db3|counter_r[2]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[2]                                                                                                                                                         ;
; InputController:inputController|Debounce:db4|counter_r[2]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[2]                                                                                                                                                         ;
; InputController:inputController|Debounce:db2|counter_r[1]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[1]                                                                                                                                                         ;
; InputController:inputController|Debounce:db3|counter_r[1]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[1]                                                                                                                                                         ;
; InputController:inputController|Debounce:db4|counter_r[1]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[1]                                                                                                                                                         ;
; InputController:inputController|Debounce:db2|counter_r[0]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[0]                                                                                                                                                         ;
; InputController:inputController|Debounce:db3|counter_r[0]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[0]                                                                                                                                                         ;
; InputController:inputController|Debounce:db4|counter_r[0]                                                                                                                                                                                             ; Merged with InputController:inputController|Debounce:db1|counter_r[0]                                                                                                                                                         ;
; Recorder:recorder|AudioCore:audioCore|play_counter_r[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; InputController:inputController|control_code[0,1]                                                                                                                                                                                                     ; Merged with InputController:inputController|control_code[2]                                                                                                                                                                   ;
; InputController:inputController|Debounce:db1|pos_r                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                   ;
; InputController:inputController|control_code[2]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                   ;
; InputController:inputController|Debounce:db1|o_debounced_r                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                   ;
; InputController:inputController|Debounce:db1|counter_r[0..2]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                     ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0..6]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0..6]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|address_r[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_ADDR[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                 ; Merged with Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|state~4                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|state~5                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|state~6                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state~4                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state~5                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state~6                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|play_counter_r[1..31]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|data_length_r[1..15,17..31]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_sram_0:sram_0|readdata[1..15]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state.IDLE                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state.PLAY                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state.PAUSE                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|RecorderCore:recorderCore|state.RECORD                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|state.PLAY                                                                                                                                                                                                      ; Merged with Recorder:recorder|AudioCore:audioCore|read_r                                                                                                                                                                      ;
; Recorder:recorder|AudioCore:audioCore|state.PLAY_PAUSE                                                                                                                                                                                                ; Merged with Recorder:recorder|AudioCore:audioCore|read_r                                                                                                                                                                      ;
; Recorder:recorder|AudioCore:audioCore|state.RECORD                                                                                                                                                                                                    ; Merged with Recorder:recorder|AudioCore:audioCore|read_r                                                                                                                                                                      ;
; Recorder:recorder|AudioCore:audioCore|read_r                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|state.WRITE_DATALENGTH_BEFORE_PAUSE                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_OE_N                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|is_read                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|data_length_r[0,16]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|to_dac_left_channel_data_r[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|to_dac_right_channel_data_r[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|dacdatRight_r[0]                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Total:total|Total_sram_0:sram_0|readdatavalid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|address_r[1..19]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|state.RECORD_PAUSE                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_ADDR[1..19]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|state.WRITE_DATALENGTH_BEFORE_STOP                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|writedatalength_counter_r                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                   ;
; Recorder:recorder|AudioCore:audioCore|write_r                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_WE_N                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_CE_N                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|SRAM_LB_N                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|is_write                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|state.IDLE                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Recorder:recorder|AudioCore:audioCore|writedata_r                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_sram_0:sram_0|writedata_reg[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                 ; Merged with Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff  ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                ; Merged with Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                                                                                                                                   ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 456                                                                                                                                                                                                               ;                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recorder:recorder|AudioCore:audioCore|address_r[0]                                                                                                                                                                       ; Stuck at GND              ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Recorder:recorder|AudioCore:audioCore|data_length_r[16],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|to_dac_left_channel_data_r[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|to_dac_right_channel_data_r[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[0],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|dacdatRight_r[0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6],   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6],  ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[5],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[13],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                             ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                            ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[5],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[6],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[7],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[8],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[9],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[10],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[11],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[12],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[13],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[14]                                                                                                                                                                                                ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0]  ; Stuck at GND              ; Recorder:recorder|AudioCore:audioCore|writedata_r,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Total:total|Total_sram_0:sram_0|writedata_reg[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                            ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                           ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                             ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk,                                                                                                                                              ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|done_adc_channel_sync,                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0],                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2],  ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting,                                                                                          ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0],                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1],                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2],                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                     ;
; Recorder:recorder|AudioCore:audioCore|read_r                                                                                                                                                                             ; Stuck at GND              ; Total:total|Total_sram_0:sram_0|SRAM_OE_N, Total:total|Total_sram_0:sram_0|is_read,                                                                                                                                                          ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Recorder:recorder|AudioCore:audioCore|data_length_r[0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|readdatavalid,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[16],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[17],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[18],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|address_r[19],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[15],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[16],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[17],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[18],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_ADDR[19],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_CE_N,                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_LB_N                                                                                                                                                                                                    ;
; InputController:inputController|control_code[3]                                                                                                                                                                          ; Stuck at GND              ; InputController:inputController|Debounce:db1|pos_r,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; InputController:inputController|control_code[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                          ;                           ; InputController:inputController|Debounce:db1|o_debounced_r,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                          ;                           ; InputController:inputController|Debounce:db1|counter_r[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                          ;                           ; InputController:inputController|Debounce:db1|counter_r[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                          ;                           ; InputController:inputController|Debounce:db1|counter_r[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[31],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[30],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[6],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[5],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[4],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[1]                                                                                                                                                                                      ;
; Recorder:recorder|AudioCore:audioCore|play_counter_r[0]                                                                                                                                                                  ; Stuck at GND              ; Recorder:recorder|AudioCore:audioCore|play_counter_r[29],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Recorder:recorder|AudioCore:audioCore|play_counter_r[28],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[27],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[26],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[25],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[24],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|AudioCore:audioCore|play_counter_r[23]                                                                                                                                                                                     ;
; Recorder:recorder|AudioCore:audioCore|state.WRITE_DATALENGTH_BEFORE_PAUSE                                                                                                                                                ; Stuck at GND              ; Recorder:recorder|AudioCore:audioCore|writedatalength_counter_r,                                                                                                                                                                             ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Recorder:recorder|AudioCore:audioCore|write_r,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|SRAM_WE_N,                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_sram_0:sram_0|is_write                                                                                                                                                                                                     ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0] ; Stuck at GND              ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0], ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1], ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ;
; Recorder:recorder|RecorderCore:recorderCore|state~4                                                                                                                                                                      ; Lost Fanouts              ; Recorder:recorder|RecorderCore:recorderCore|state.PLAY,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                          ;                           ; Recorder:recorder|RecorderCore:recorderCore|state.RECORD                                                                                                                                                                                     ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                  ; Lost Fanouts              ; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER,                                                                                                                                ;
;                                                                                                                                                                                                                          ;                           ; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[15]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[15]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[14]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[14]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[13]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[13]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[12]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[12]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[11]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[11]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[10]                                                                                                                                                                   ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[10]                                                                                                                                                                                                 ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[9]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[9]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[8]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[8]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[7]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[7]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[6]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[6]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[5]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[5]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[4]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[4]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[3]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[3]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[2]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[2]                                                                                                                                                                                                  ;
; Recorder:recorder|AudioCore:audioCore|dacdatLeft_r[1]                                                                                                                                                                    ; Lost Fanouts              ; Total:total|Total_sram_0:sram_0|readdata[1]                                                                                                                                                                                                  ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                                                                                       ; Stuck at GND              ; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                                                                  ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                              ;
; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                                                                                      ; Stuck at GND              ; Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                   ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                              ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff   ; Lost Fanouts              ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                       ;
; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff  ; Lost Fanouts              ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                      ;
; Recorder:recorder|RecorderCore:recorderCore|state~5                                                                                                                                                                      ; Lost Fanouts              ; Recorder:recorder|RecorderCore:recorderCore|state.PAUSE                                                                                                                                                                                      ;
; Recorder:recorder|AudioCore:audioCore|state.WRITE_DATALENGTH_BEFORE_STOP                                                                                                                                                 ; Stuck at GND              ; Recorder:recorder|AudioCore:audioCore|state.IDLE                                                                                                                                                                                             ;
;                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 181   ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 106   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 167     ;
; Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                                ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2_115|Recorder:recorder|AudioCore:audioCore|data_length_r[29]                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE2_115|Recorder:recorder|AudioCore:audioCore|data_length_r[10]                                                                                                  ;
; 5:1                ; 37 bits   ; 111 LEs       ; 74 LEs               ; 37 LEs                 ; Yes        ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6]     ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                              ;
; 10:1               ; 17 bits   ; 102 LEs       ; 17 LEs               ; 85 LEs                 ; Yes        ; |DE2_115|Recorder:recorder|AudioCore:audioCore|address_r[12]                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115|Recorder:recorder|AudioCore:audioCore|address_r[2]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|Recorder:recorder|AudioCore:audioCore|to_dac_left_channel_valid                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|Recorder:recorder|AudioCore:audioCore|Selector12                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|Recorder:recorder|AudioCore:audioCore|Selector13                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                            ;
; AW             ; 5     ; Signed Integer                                                                                                                            ;
; DW             ; 26    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                 ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                      ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                      ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                      ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                      ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                      ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                      ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                      ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                      ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                      ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                      ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                            ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                                                                                 ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                 ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                 ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                      ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                      ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                      ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                      ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                      ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                      ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                      ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                      ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                      ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                      ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                      ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                      ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                      ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                      ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                      ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                      ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                      ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                      ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                      ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                      ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                      ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                      ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                      ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                      ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                      ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                      ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                      ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                      ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                      ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                      ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                      ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                      ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                      ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                          ;
; CW             ; 4     ; Signed Integer                                                                                                                                          ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll ;
+----------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                ;
+----------------+------------+-------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 73         ; Signed Integer                                                                      ;
; OUTCLK0_DIV    ; 297        ; Signed Integer                                                                      ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                      ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                      ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                      ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                      ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                      ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                          ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                ;
; CLK0_MULTIPLY_BY              ; 73                ; Signed Integer                                                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                ;
; CLK0_DIVIDE_BY                ; 297               ; Signed Integer                                                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                       ;
; M                             ; 0                 ; Untyped                                                                                       ;
; N                             ; 1                 ; Untyped                                                                                       ;
; M2                            ; 1                 ; Untyped                                                                                       ;
; N2                            ; 1                 ; Untyped                                                                                       ;
; SS                            ; 1                 ; Untyped                                                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                                                       ;
; M_PH                          ; 0                 ; Untyped                                                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                       ;
; CBXI_PARAMETER                ; altpll_dkb2       ; Untyped                                                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputController:inputController|Debounce:db4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; CNT_N          ; 7     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Recorder:recorder|RecorderCore:recorderCore ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                 ;
; PLAY           ; 01    ; Unsigned Binary                                                 ;
; PAUSE          ; 10    ; Unsigned Binary                                                 ;
; RECORD         ; 11    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 16                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                ;
+-------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                    ;
; Entity Instance               ; Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                               ;
;     -- PLL_TYPE               ; FAST                                                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Recorder:recorder|AudioCore:audioCore"                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_event ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_event[15..1]" will be connected to GND.                       ;
; o_time  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "o_time[63..32]" have no fanouts                                           ;
; o_time  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; address ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (21 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Recorder:recorder|RecorderCore:recorderCore"                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; o_event ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_event[15..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Recorder:recorder"                                                                                                                     ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; o_event_hold ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; o_time       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; address      ; Output ; Warning  ; Output or bidir port (21 bits) is wider than the port expression (20 bits) it drives; bit(s) "address[20..20]" have no fanouts ;
; byteenable   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "byteenable[1..1]" have no fanouts  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:inputController|Debounce:db4"                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_neg       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:inputController|Debounce:db3"                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_neg       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:inputController|Debounce:db2"                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_neg       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:inputController|Debounce:db1"                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_neg       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll" ;
+---------+--------+----------+--------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                            ;
+---------+--------+----------+--------------------------------------------------------------------+
; outclk1 ; Output ; Info     ; Explicitly unconnected                                             ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                             ;
+---------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+------------------------------+
; Port               ; Type   ; Severity ; Details                      ;
+--------------------+--------+----------+------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected       ;
+--------------------+--------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                        ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                          ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0"                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; byteenable  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; read        ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; write       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; writedata   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; readdata    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; irq         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total|Total_audio_0:audio_0"                                                                                                                                                                      ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; to_dac_left_channel_data   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "to_dac_left_channel_data[15..1]" will be connected to GND.                 ;
; to_dac_left_channel_valid  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; to_dac_right_channel_data  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "to_dac_right_channel_data[15..1]" will be connected to GND.                ;
; to_dac_right_channel_valid ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Total:total"                                                                                                                                                                                            ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; to_dac_left_channel_data   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; to_dac_left_channel_valid  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "to_dac_left_channel_valid[15..1]" will be connected to GND.                ;
; to_dac_right_channel_data  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; to_dac_right_channel_valid ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "to_dac_right_channel_valid[15..1]" will be connected to GND.               ;
; byteenable                 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "byteenable[1..1]" will be connected to GND.                                 ;
+----------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 443                         ;
; cycloneiii_ff         ; 181                         ;
;     CLR               ; 3                           ;
;     ENA               ; 39                          ;
;     ENA SCLR          ; 26                          ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 42                          ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 310                         ;
;     arith             ; 41                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 39                          ;
;     normal            ; 269                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 192                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Nov 16 12:41:14 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/total.v
    Info (12023): Found entity 1: Total
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/total_sram_0.v
    Info (12023): Found entity 1: Total_sram_0
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/total_audio_pll_0.v
    Info (12023): Found entity 1: Total_audio_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/total_audio_and_video_config_0.v
    Info (12023): Found entity 1: Total_audio_and_video_config_0
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo
Info (12021): Found 1 design units, including 1 entities, in source file total/synthesis/submodules/total_audio_0.v
    Info (12023): Found entity 1: Total_audio_0
Info (12021): Found 1 design units, including 1 entities, in source file recordercore.sv
    Info (12023): Found entity 1: RecorderCore
Info (12021): Found 1 design units, including 1 entities, in source file recorder.sv
    Info (12023): Found entity 1: Recorder
Info (12021): Found 1 design units, including 1 entities, in source file inputcontroller.sv
    Info (12023): Found entity 1: InputController
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file de2_115.sv
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 1 design units, including 1 entities, in source file audiocoreinterpolation.sv
    Info (12023): Found entity 1: AudioCoreInterpolation
Info (12021): Found 1 design units, including 1 entities, in source file audiocore.sv
    Info (12023): Found entity 1: AudioCore
Warning (10236): Verilog HDL Implicit Net warning at Recorder.sv(43): created implicit net for "o_output_event"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115.sv(199): object "rst_audio" assigned a value but never read
Warning (10034): Output port "LEDG" at DE2_115.sv(32) has no driver
Warning (10034): Output port "LEDR" at DE2_115.sv(33) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(46) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(47) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(48) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(58) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(77) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115.sv(86) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(140) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(157) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(178) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(179) has no driver
Warning (10034): Output port "VGA_B" at DE2_115.sv(181) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(12) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115.sv(36) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(38) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(49) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(50) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(51) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(52) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(53) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(54) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(59) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(60) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(61) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(62) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(63) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(78) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(79) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(80) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(81) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115.sv(90) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(91) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115.sv(92) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115.sv(93) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115.sv(94) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(99) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(103) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(127) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(130) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(132) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(141) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(142) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(144) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(147) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(149) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(158) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(159) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(170) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(173) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(174) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(175) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(176) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(177) has no driver
Info (12128): Elaborating entity "Total" for hierarchy "Total:total"
Info (12128): Elaborating entity "Total_audio_0" for hierarchy "Total:total|Total_audio_0:audio_0"
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p441.tdf
    Info (12023): Found entity 1: scfifo_p441
Info (12128): Elaborating entity "scfifo_p441" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs31.tdf
    Info (12023): Found entity 1: a_dpfifo_cs31
Info (12128): Elaborating entity "a_dpfifo_cs31" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hh81.tdf
    Info (12023): Found entity 1: altsyncram_hh81
Info (12128): Elaborating entity "altsyncram_hh81" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr"
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Total_audio_and_video_config_0" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0"
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de2_115" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM"
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM"
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM"
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Total_audio_pll_0" for hierarchy "Total:total|Total_audio_pll_0:audio_pll_0"
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"
Info (12130): Elaborated megafunction instantiation "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"
Info (12133): Instantiated megafunction "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "297"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "73"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf
    Info (12023): Found entity 1: altpll_dkb2
Info (12128): Elaborating entity "altpll_dkb2" for hierarchy "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked"
Info (12128): Elaborating entity "Total_sram_0" for hierarchy "Total:total|Total_sram_0:sram_0"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Total:total|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "InputController" for hierarchy "InputController:inputController"
Info (10264): Verilog HDL Case Statement information at InputController.sv(40): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at InputController.sv(47): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at InputController.sv(52): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Debounce" for hierarchy "InputController:inputController|Debounce:db1"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Recorder" for hierarchy "Recorder:recorder"
Warning (10034): Output port "o_time" at Recorder.sv(8) has no driver
Info (12128): Elaborating entity "RecorderCore" for hierarchy "Recorder:recorder|RecorderCore:recorderCore"
Warning (10036): Verilog HDL or VHDL warning at RecorderCore.sv(21): object "control_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RecorderCore.sv(22): object "control_speed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RecorderCore.sv(23): object "control_interpol" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at RecorderCore.sv(46): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "AudioCore" for hierarchy "Recorder:recorder|AudioCore:audioCore"
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(76): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(158): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at AudioCore.sv(158): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(174): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(207): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(218): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(220): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(227): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(230): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(241): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(243): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(250): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(253): truncated value with size 32 to match size of target (20)
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(193): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(281): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(293): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(309): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(310): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(314): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(315): truncated value with size 32 to match size of target (20)
Warning (10270): Verilog HDL Case Statement warning at AudioCore.sv(319): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(335): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(339): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(341): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(348): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(352): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at AudioCore.sv(354): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "AudioCoreInterpolation" for hierarchy "Recorder:recorder|AudioCore:audioCore|AudioCoreInterpolation:interpolLeft"
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "GPIO[0]" has no driver
    Warning (13040): bidirectional pin "GPIO[1]" has no driver
    Warning (13040): bidirectional pin "GPIO[2]" has no driver
    Warning (13040): bidirectional pin "GPIO[3]" has no driver
    Warning (13040): bidirectional pin "GPIO[4]" has no driver
    Warning (13040): bidirectional pin "GPIO[5]" has no driver
    Warning (13040): bidirectional pin "GPIO[6]" has no driver
    Warning (13040): bidirectional pin "GPIO[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[8]" has no driver
    Warning (13040): bidirectional pin "GPIO[9]" has no driver
    Warning (13040): bidirectional pin "GPIO[10]" has no driver
    Warning (13040): bidirectional pin "GPIO[11]" has no driver
    Warning (13040): bidirectional pin "GPIO[12]" has no driver
    Warning (13040): bidirectional pin "GPIO[13]" has no driver
    Warning (13040): bidirectional pin "GPIO[14]" has no driver
    Warning (13040): bidirectional pin "GPIO[15]" has no driver
    Warning (13040): bidirectional pin "GPIO[16]" has no driver
    Warning (13040): bidirectional pin "GPIO[17]" has no driver
    Warning (13040): bidirectional pin "GPIO[18]" has no driver
    Warning (13040): bidirectional pin "GPIO[19]" has no driver
    Warning (13040): bidirectional pin "GPIO[20]" has no driver
    Warning (13040): bidirectional pin "GPIO[21]" has no driver
    Warning (13040): bidirectional pin "GPIO[22]" has no driver
    Warning (13040): bidirectional pin "GPIO[23]" has no driver
    Warning (13040): bidirectional pin "GPIO[24]" has no driver
    Warning (13040): bidirectional pin "GPIO[25]" has no driver
    Warning (13040): bidirectional pin "GPIO[26]" has no driver
    Warning (13040): bidirectional pin "GPIO[27]" has no driver
    Warning (13040): bidirectional pin "GPIO[28]" has no driver
    Warning (13040): bidirectional pin "GPIO[29]" has no driver
    Warning (13040): bidirectional pin "GPIO[30]" has no driver
    Warning (13040): bidirectional pin "GPIO[31]" has no driver
    Warning (13040): bidirectional pin "GPIO[32]" has no driver
    Warning (13040): bidirectional pin "GPIO[33]" has no driver
    Warning (13040): bidirectional pin "GPIO[34]" has no driver
    Warning (13040): bidirectional pin "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 284 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 70 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_DATA[8]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 792 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 230 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 316 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 560 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Fri Nov 16 12:41:28 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:25


