<html>
<head>
<title>The RISC-V Instruction Set Manual, Volume II: Privileged Architecture</title>
</head>
<body>

<table>
<tr><th colspan=2>Metadata Table</th></tr>
<tr><th>Manual Type</th><td> priv</td></tr>
<tr><th>Spec Revision</th><td> 20211203</td></tr>
<tr><th>Spec Release Date</th><td> </td></tr>
<tr><th>Git Revision</th><td> Priv-v1.12</td></tr>
<tr><th>Git URL</th><td><a href=https://github.com/riscv/riscv-isa-manual.git>https://github.com/riscv/riscv-isa-manual.git</a></td></tr>
<tr><th>Source</th><td>src/priv-history.tex</td></tr>
<tr><th>Conversion Date</th><td>2023/09/28</td></tr>
<tr><th>License</th><td><a href=https://creativecommons.org/licenses/by/4.0/>CC-by-4.0</a></td></tr>
</table>


<h1 id="history"><span class="header-section-number">9</span> History</h1>
<h2 id="research-funding-at-uc-berkeley"><span class="header-section-number">9.1</span> Research Funding at UC Berkeley</h2>
<p>Development of the RISC-V architecture and implementations has been
partially funded by the following sponsors.</p>
<ul>
<li><p><span><strong>Par Lab:</strong></span> Research supported by Microsoft (Award #024263)
and Intel (Award #024894) funding and by matching funding by
U.C. Discovery (Award #DIG07-10227). Additional support came from
Par Lab affiliates Nokia, NVIDIA, Oracle, and Samsung.</p></li>
<li><p><span><strong>Project Isis:</strong></span> DoE Award DE-SC0003624.</p></li>
<li><p><span><strong>ASPIRE Lab</strong></span>: DARPA PERFECT program, Award HR0011-12-2-0016.
DARPA POEM program Award HR0011-11-C-0100. The Center for Future
Architectures Research (C-FAR), a STARnet center funded by the
Semiconductor Research Corporation. Additional support from ASPIRE
industrial sponsor, Intel, and ASPIRE affiliates, Google, Huawei,
Nokia, NVIDIA, Oracle, and Samsung.</p></li>
</ul>
<p>The content of this paper does not necessarily reflect the position or the
policy of the US government and no official endorsement should be
inferred.</p>

</body>
</html>
