

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Tue Feb  3 21:10:54 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |                         Modules                        | Issue|      |       Latency       | Iteration|         |  Trip |          |          |         |             |             |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |+ top_kernel                                            |     -|  0.00|    85581|  8.558e+05|         -|    85582|      -|        no|  53 (12%)|  2 (~0%)|  31033 (21%)|  27837 (39%)|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3  |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|         -|        -|     85 (~0%)|    423 (~0%)|    -|
    |  o VITIS_LOOP_42_2_VITIS_LOOP_44_3                     |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_58_4                  |     -|  0.99|     2091|  2.091e+04|         -|     2049|      -|    rewind|         -|        -|  27376 (19%)|  22984 (32%)|    -|
    |  o VITIS_LOOP_58_4                                     |     -|  7.30|     2089|  2.089e+04|        43|        1|   2048|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_77_6                  |     -|  3.31|       10|    100.000|         -|        9|      -|    rewind|         -|        -|    1545 (1%)|    1073 (1%)|    -|
    |  o VITIS_LOOP_77_6                                     |     -|  7.30|        8|     80.000|         1|        1|      8|       yes|         -|        -|            -|            -|    -|
    | o VITIS_LOOP_88_8                                      |     -|  7.30|    67072|  6.707e+05|       262|        -|    256|        no|         -|        -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_92_9                 |     -|  0.58|       67|    670.000|         -|       65|      -|    rewind|         -|  2 (~0%)|     96 (~0%)|    583 (~0%)|    -|
    |   o VITIS_LOOP_92_9                                    |     -|  7.30|       65|    650.000|         3|        1|     64|       yes|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_88_8.1                                   |     -|  7.30|      192|  1.920e+03|         3|        -|     64|        no|         -|        -|            -|            -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_A   | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_C   | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 512       | 16           | 64           | 16          | 16          | BRAM=2            |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_DRAM_1 | 0x10   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | A_DRAM_2 | 0x14   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | C_DRAM_1 | 0x1c   | 32    | W      | Data signal of C_DRAM            |                                                                      |
| s_axi_control | C_DRAM_2 | 0x20   | 32    | W      | Data signal of C_DRAM            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A_DRAM   | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C_DRAM   | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A_DRAM   | m_axi_A       | interface |          | channel=0                          |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_1 offset=0x10 range=32 |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_2 offset=0x14 range=32 |
| C_DRAM   | m_axi_C       | interface |          | channel=0                          |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_1 offset=0x1c range=32 |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location |
+--------------+-----------+--------+-------+-----------------+---------------+
| m_axi_A      | read      | 16384  | 32    | VITIS_LOOP_42_2 | top.cpp:42:22 |
| m_axi_C      | write     | 16384  | 32    | VITIS_LOOP_88_8 | top.cpp:88:22 |
+--------------+-----------+--------+-------+-----------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_A      | A_DRAM   | top.cpp:46:13   | read      | Widen Fail   |        | VITIS_LOOP_44_3 | top.cpp:44:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_A      | A_DRAM   | top.cpp:46:13   | read      | Inferred     | 16384  | VITIS_LOOP_42_2 | top.cpp:42:22 |            |                                                                                                       |
| m_axi_C      | C_DRAM   | top.cpp:88:22   | write     | Widen Fail   |        | anonymous       | top.cpp:98:9  | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 1(bytes)                    |
| m_axi_C      | C_DRAM   | top.cpp:88:22   | write     | Inferred     | 16384  | VITIS_LOOP_88_8 | top.cpp:88:22 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                   | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + top_kernel                                           | 2   |        |                |           |                          |         |
|   icmp_ln88_fu_1714_p2                                 |     |        | icmp_ln88      | seteq     | auto                     | 0       |
|   add_ln88_fu_1720_p2                                  |     |        | add_ln88       | add       | fabric                   | 0       |
|   exitcond9008_fu_1731_p2                              |     |        | exitcond9008   | seteq     | auto                     | 0       |
|   empty_31_fu_1737_p2                                  |     |        | empty_31       | add       | fabric                   | 0       |
|   sparsemux_17_3_24_1_1_U334                           |     |        | tmp_47         | sparsemux | compactencoding_dontcare | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3 | 0   |        |                |           |                          |         |
|    icmp_ln42_fu_295_p2                                 |     |        | icmp_ln42      | seteq     | auto                     | 0       |
|    add_ln42_1_fu_301_p2                                |     |        | add_ln42_1     | add       | fabric                   | 0       |
|    add_ln42_fu_331_p2                                  |     |        | add_ln42       | add       | fabric                   | 0       |
|    icmp_ln44_fu_337_p2                                 |     |        | icmp_ln44      | seteq     | auto                     | 0       |
|    select_ln42_fu_343_p3                               |     |        | select_ln42    | select    | auto_sel                 | 0       |
|    select_ln42_1_fu_351_p3                             |     |        | select_ln42_1  | select    | auto_sel                 | 0       |
|    select_ln42_2_fu_359_p3                             |     |        | select_ln42_2  | select    | auto_sel                 | 0       |
|    add_ln48_fu_435_p2                                  |     |        | add_ln48       | add       | fabric                   | 0       |
|    add_ln48_1_fu_440_p2                                |     |        | add_ln48_1     | add       | fabric                   | 0       |
|    xor_ln48_fu_462_p2                                  |     |        | xor_ln48       | xor       | auto                     | 0       |
|    and_ln48_fu_468_p2                                  |     |        | and_ln48       | and       | auto                     | 0       |
|    xor_ln48_1_fu_474_p2                                |     |        | xor_ln48_1     | xor       | auto                     | 0       |
|    select_ln48_fu_480_p3                               |     |        | select_ln48    | select    | auto_sel                 | 0       |
|    select_ln48_1_fu_488_p3                             |     |        | select_ln48_1  | select    | auto_sel                 | 0       |
|    add_ln44_fu_496_p2                                  |     |        | add_ln44       | add       | fabric                   | 0       |
|    icmp_ln44_1_fu_502_p2                               |     |        | icmp_ln44_1    | seteq     | auto                     | 0       |
|    add_ln50_fu_512_p2                                  |     |        | add_ln50       | add       | fabric                   | 0       |
|    xor_ln50_fu_538_p2                                  |     |        | xor_ln50       | xor       | auto                     | 0       |
|    and_ln50_fu_544_p2                                  |     |        | and_ln50       | and       | auto                     | 0       |
|    xor_ln50_1_fu_550_p2                                |     |        | xor_ln50_1     | xor       | auto                     | 0       |
|    select_ln50_fu_556_p3                               |     |        | select_ln50    | select    | auto_sel                 | 0       |
|    select_ln50_1_fu_564_p3                             |     |        | select_ln50_1  | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_58_4                 | 0   |        |                |           |                          |         |
|    icmp_ln58_fu_1660_p2                                |     |        | icmp_ln58      | seteq     | auto                     | 0       |
|    idx_2_fu_1666_p2                                    |     |        | idx_2          | add       | fabric                   | 0       |
|    icmp_ln64_fu_1715_p2                                |     |        | icmp_ln64      | seteq     | auto                     | 0       |
|    denom_reg_fu_1720_p3                                |     |        | denom_reg      | select    | auto_sel                 | 0       |
|    sdiv_38ns_24s_38_42_1_U12                           |     |        | sdiv_ln70      | sdiv      | auto                     | 41      |
|    icmp_ln70_fu_1879_p2                                |     |        | icmp_ln70      | setne     | auto                     | 0       |
|    icmp_ln70_1_fu_1885_p2                              |     |        | icmp_ln70_1    | setne     | auto                     | 0       |
|    or_ln70_fu_1891_p2                                  |     |        | or_ln70        | or        | auto                     | 0       |
|    xor_ln70_fu_1897_p2                                 |     |        | xor_ln70       | xor       | auto                     | 0       |
|    and_ln70_fu_1903_p2                                 |     |        | and_ln70       | and       | auto                     | 0       |
|    xor_ln70_1_fu_1909_p2                               |     |        | xor_ln70_1     | xor       | auto                     | 0       |
|    or_ln70_1_fu_1915_p2                                |     |        | or_ln70_1      | or        | auto                     | 0       |
|    and_ln70_1_fu_1921_p2                               |     |        | and_ln70_1     | and       | auto                     | 0       |
|    select_ln70_fu_1927_p3                              |     |        | select_ln70    | select    | auto_sel                 | 0       |
|    or_ln70_2_fu_1935_p2                                |     |        | or_ln70_2      | or        | auto                     | 0       |
|    t_1_fu_1941_p3                                      |     |        | t_1            | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U20                           |     |        | tmp_5          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_64_fu_2021_p2                               |     |        | col_sum_64     | add       | fabric                   | 0       |
|    add_ln72_1_fu_2027_p2                               |     |        | add_ln72_1     | add       | fabric                   | 0       |
|    icmp_ln72_fu_2033_p2                                |     |        | icmp_ln72      | seteq     | auto                     | 0       |
|    xor_ln72_fu_2152_p2                                 |     |        | xor_ln72       | xor       | auto                     | 0       |
|    and_ln72_fu_2158_p2                                 |     |        | and_ln72       | and       | auto                     | 0       |
|    xor_ln72_1_fu_2164_p2                               |     |        | xor_ln72_1     | xor       | auto                     | 0       |
|    and_ln72_1_fu_2170_p2                               |     |        | and_ln72_1     | and       | auto                     | 0       |
|    xor_ln72_2_fu_2176_p2                               |     |        | xor_ln72_2     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U13                           |     |        | sdiv_ln70_1    | sdiv      | auto                     | 41      |
|    icmp_ln70_2_fu_2309_p2                              |     |        | icmp_ln70_2    | setne     | auto                     | 0       |
|    icmp_ln70_3_fu_2315_p2                              |     |        | icmp_ln70_3    | setne     | auto                     | 0       |
|    or_ln70_3_fu_2321_p2                                |     |        | or_ln70_3      | or        | auto                     | 0       |
|    xor_ln70_2_fu_2327_p2                               |     |        | xor_ln70_2     | xor       | auto                     | 0       |
|    and_ln70_2_fu_2333_p2                               |     |        | and_ln70_2     | and       | auto                     | 0       |
|    xor_ln70_3_fu_2339_p2                               |     |        | xor_ln70_3     | xor       | auto                     | 0       |
|    or_ln70_4_fu_2345_p2                                |     |        | or_ln70_4      | or        | auto                     | 0       |
|    and_ln70_3_fu_2351_p2                               |     |        | and_ln70_3     | and       | auto                     | 0       |
|    select_ln70_2_fu_2357_p3                            |     |        | select_ln70_2  | select    | auto_sel                 | 0       |
|    or_ln70_5_fu_2365_p2                                |     |        | or_ln70_5      | or        | auto                     | 0       |
|    t_3_fu_2371_p3                                      |     |        | t_3            | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U21                           |     |        | tmp_33         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_65_fu_2451_p2                               |     |        | col_sum_65     | add       | fabric                   | 0       |
|    add_ln72_2_fu_2457_p2                               |     |        | add_ln72_2     | add       | fabric                   | 0       |
|    icmp_ln72_1_fu_2463_p2                              |     |        | icmp_ln72_1    | seteq     | auto                     | 0       |
|    xor_ln72_3_fu_2582_p2                               |     |        | xor_ln72_3     | xor       | auto                     | 0       |
|    and_ln72_2_fu_2588_p2                               |     |        | and_ln72_2     | and       | auto                     | 0       |
|    xor_ln72_4_fu_2594_p2                               |     |        | xor_ln72_4     | xor       | auto                     | 0       |
|    and_ln72_3_fu_2600_p2                               |     |        | and_ln72_3     | and       | auto                     | 0       |
|    xor_ln72_5_fu_2606_p2                               |     |        | xor_ln72_5     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U14                           |     |        | sdiv_ln70_2    | sdiv      | auto                     | 41      |
|    icmp_ln70_4_fu_2739_p2                              |     |        | icmp_ln70_4    | setne     | auto                     | 0       |
|    icmp_ln70_5_fu_2745_p2                              |     |        | icmp_ln70_5    | setne     | auto                     | 0       |
|    or_ln70_6_fu_2751_p2                                |     |        | or_ln70_6      | or        | auto                     | 0       |
|    xor_ln70_4_fu_2757_p2                               |     |        | xor_ln70_4     | xor       | auto                     | 0       |
|    and_ln70_4_fu_2763_p2                               |     |        | and_ln70_4     | and       | auto                     | 0       |
|    xor_ln70_5_fu_2769_p2                               |     |        | xor_ln70_5     | xor       | auto                     | 0       |
|    or_ln70_7_fu_2775_p2                                |     |        | or_ln70_7      | or        | auto                     | 0       |
|    and_ln70_5_fu_2781_p2                               |     |        | and_ln70_5     | and       | auto                     | 0       |
|    select_ln70_4_fu_2787_p3                            |     |        | select_ln70_4  | select    | auto_sel                 | 0       |
|    or_ln70_8_fu_2795_p2                                |     |        | or_ln70_8      | or        | auto                     | 0       |
|    t_5_fu_2801_p3                                      |     |        | t_5            | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U22                           |     |        | tmp_35         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_66_fu_2881_p2                               |     |        | col_sum_66     | add       | fabric                   | 0       |
|    add_ln72_3_fu_2887_p2                               |     |        | add_ln72_3     | add       | fabric                   | 0       |
|    icmp_ln72_2_fu_2893_p2                              |     |        | icmp_ln72_2    | seteq     | auto                     | 0       |
|    xor_ln72_6_fu_3012_p2                               |     |        | xor_ln72_6     | xor       | auto                     | 0       |
|    and_ln72_4_fu_3018_p2                               |     |        | and_ln72_4     | and       | auto                     | 0       |
|    xor_ln72_7_fu_3024_p2                               |     |        | xor_ln72_7     | xor       | auto                     | 0       |
|    and_ln72_5_fu_3030_p2                               |     |        | and_ln72_5     | and       | auto                     | 0       |
|    xor_ln72_8_fu_3036_p2                               |     |        | xor_ln72_8     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U15                           |     |        | sdiv_ln70_3    | sdiv      | auto                     | 41      |
|    icmp_ln70_6_fu_3169_p2                              |     |        | icmp_ln70_6    | setne     | auto                     | 0       |
|    icmp_ln70_7_fu_3175_p2                              |     |        | icmp_ln70_7    | setne     | auto                     | 0       |
|    or_ln70_9_fu_3181_p2                                |     |        | or_ln70_9      | or        | auto                     | 0       |
|    xor_ln70_6_fu_3187_p2                               |     |        | xor_ln70_6     | xor       | auto                     | 0       |
|    and_ln70_6_fu_3193_p2                               |     |        | and_ln70_6     | and       | auto                     | 0       |
|    xor_ln70_7_fu_3199_p2                               |     |        | xor_ln70_7     | xor       | auto                     | 0       |
|    or_ln70_10_fu_3205_p2                               |     |        | or_ln70_10     | or        | auto                     | 0       |
|    and_ln70_7_fu_3211_p2                               |     |        | and_ln70_7     | and       | auto                     | 0       |
|    select_ln70_6_fu_3217_p3                            |     |        | select_ln70_6  | select    | auto_sel                 | 0       |
|    or_ln70_11_fu_3225_p2                               |     |        | or_ln70_11     | or        | auto                     | 0       |
|    t_7_fu_3231_p3                                      |     |        | t_7            | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U23                           |     |        | tmp_50         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_67_fu_3311_p2                               |     |        | col_sum_67     | add       | fabric                   | 0       |
|    add_ln72_4_fu_3317_p2                               |     |        | add_ln72_4     | add       | fabric                   | 0       |
|    icmp_ln72_3_fu_3323_p2                              |     |        | icmp_ln72_3    | seteq     | auto                     | 0       |
|    xor_ln72_9_fu_3442_p2                               |     |        | xor_ln72_9     | xor       | auto                     | 0       |
|    and_ln72_6_fu_3448_p2                               |     |        | and_ln72_6     | and       | auto                     | 0       |
|    xor_ln72_10_fu_3454_p2                              |     |        | xor_ln72_10    | xor       | auto                     | 0       |
|    and_ln72_7_fu_3460_p2                               |     |        | and_ln72_7     | and       | auto                     | 0       |
|    xor_ln72_11_fu_3466_p2                              |     |        | xor_ln72_11    | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U16                           |     |        | sdiv_ln70_4    | sdiv      | auto                     | 41      |
|    icmp_ln70_8_fu_3599_p2                              |     |        | icmp_ln70_8    | setne     | auto                     | 0       |
|    icmp_ln70_9_fu_3605_p2                              |     |        | icmp_ln70_9    | setne     | auto                     | 0       |
|    or_ln70_12_fu_3611_p2                               |     |        | or_ln70_12     | or        | auto                     | 0       |
|    xor_ln70_8_fu_3617_p2                               |     |        | xor_ln70_8     | xor       | auto                     | 0       |
|    and_ln70_8_fu_3623_p2                               |     |        | and_ln70_8     | and       | auto                     | 0       |
|    xor_ln70_9_fu_3629_p2                               |     |        | xor_ln70_9     | xor       | auto                     | 0       |
|    or_ln70_13_fu_3635_p2                               |     |        | or_ln70_13     | or        | auto                     | 0       |
|    and_ln70_9_fu_3641_p2                               |     |        | and_ln70_9     | and       | auto                     | 0       |
|    select_ln70_8_fu_3647_p3                            |     |        | select_ln70_8  | select    | auto_sel                 | 0       |
|    or_ln70_14_fu_3655_p2                               |     |        | or_ln70_14     | or        | auto                     | 0       |
|    t_9_fu_3661_p3                                      |     |        | t_9            | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U24                           |     |        | tmp_56         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_68_fu_3741_p2                               |     |        | col_sum_68     | add       | fabric                   | 0       |
|    add_ln72_5_fu_3747_p2                               |     |        | add_ln72_5     | add       | fabric                   | 0       |
|    icmp_ln72_4_fu_3753_p2                              |     |        | icmp_ln72_4    | seteq     | auto                     | 0       |
|    xor_ln72_12_fu_3872_p2                              |     |        | xor_ln72_12    | xor       | auto                     | 0       |
|    and_ln72_8_fu_3878_p2                               |     |        | and_ln72_8     | and       | auto                     | 0       |
|    xor_ln72_13_fu_3884_p2                              |     |        | xor_ln72_13    | xor       | auto                     | 0       |
|    and_ln72_9_fu_3890_p2                               |     |        | and_ln72_9     | and       | auto                     | 0       |
|    xor_ln72_14_fu_3896_p2                              |     |        | xor_ln72_14    | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U17                           |     |        | sdiv_ln70_5    | sdiv      | auto                     | 41      |
|    icmp_ln70_10_fu_4029_p2                             |     |        | icmp_ln70_10   | setne     | auto                     | 0       |
|    icmp_ln70_11_fu_4035_p2                             |     |        | icmp_ln70_11   | setne     | auto                     | 0       |
|    or_ln70_15_fu_4041_p2                               |     |        | or_ln70_15     | or        | auto                     | 0       |
|    xor_ln70_10_fu_4047_p2                              |     |        | xor_ln70_10    | xor       | auto                     | 0       |
|    and_ln70_10_fu_4053_p2                              |     |        | and_ln70_10    | and       | auto                     | 0       |
|    xor_ln70_11_fu_4059_p2                              |     |        | xor_ln70_11    | xor       | auto                     | 0       |
|    or_ln70_16_fu_4065_p2                               |     |        | or_ln70_16     | or        | auto                     | 0       |
|    and_ln70_11_fu_4071_p2                              |     |        | and_ln70_11    | and       | auto                     | 0       |
|    select_ln70_10_fu_4077_p3                           |     |        | select_ln70_10 | select    | auto_sel                 | 0       |
|    or_ln70_17_fu_4085_p2                               |     |        | or_ln70_17     | or        | auto                     | 0       |
|    t_11_fu_4091_p3                                     |     |        | t_11           | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U25                           |     |        | tmp_62         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_69_fu_4171_p2                               |     |        | col_sum_69     | add       | fabric                   | 0       |
|    add_ln72_6_fu_4177_p2                               |     |        | add_ln72_6     | add       | fabric                   | 0       |
|    icmp_ln72_5_fu_4183_p2                              |     |        | icmp_ln72_5    | seteq     | auto                     | 0       |
|    xor_ln72_15_fu_4302_p2                              |     |        | xor_ln72_15    | xor       | auto                     | 0       |
|    and_ln72_10_fu_4308_p2                              |     |        | and_ln72_10    | and       | auto                     | 0       |
|    xor_ln72_16_fu_4314_p2                              |     |        | xor_ln72_16    | xor       | auto                     | 0       |
|    and_ln72_11_fu_4320_p2                              |     |        | and_ln72_11    | and       | auto                     | 0       |
|    xor_ln72_17_fu_4326_p2                              |     |        | xor_ln72_17    | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U18                           |     |        | sdiv_ln70_6    | sdiv      | auto                     | 41      |
|    icmp_ln70_12_fu_4459_p2                             |     |        | icmp_ln70_12   | setne     | auto                     | 0       |
|    icmp_ln70_13_fu_4465_p2                             |     |        | icmp_ln70_13   | setne     | auto                     | 0       |
|    or_ln70_18_fu_4471_p2                               |     |        | or_ln70_18     | or        | auto                     | 0       |
|    xor_ln70_12_fu_4477_p2                              |     |        | xor_ln70_12    | xor       | auto                     | 0       |
|    and_ln70_12_fu_4483_p2                              |     |        | and_ln70_12    | and       | auto                     | 0       |
|    xor_ln70_13_fu_4489_p2                              |     |        | xor_ln70_13    | xor       | auto                     | 0       |
|    or_ln70_19_fu_4495_p2                               |     |        | or_ln70_19     | or        | auto                     | 0       |
|    and_ln70_13_fu_4501_p2                              |     |        | and_ln70_13    | and       | auto                     | 0       |
|    select_ln70_12_fu_4507_p3                           |     |        | select_ln70_12 | select    | auto_sel                 | 0       |
|    or_ln70_20_fu_4515_p2                               |     |        | or_ln70_20     | or        | auto                     | 0       |
|    t_13_fu_4521_p3                                     |     |        | t_13           | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U26                           |     |        | tmp_68         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_70_fu_4601_p2                               |     |        | col_sum_70     | add       | fabric                   | 0       |
|    add_ln72_7_fu_4607_p2                               |     |        | add_ln72_7     | add       | fabric                   | 0       |
|    icmp_ln72_6_fu_4613_p2                              |     |        | icmp_ln72_6    | seteq     | auto                     | 0       |
|    xor_ln72_18_fu_4732_p2                              |     |        | xor_ln72_18    | xor       | auto                     | 0       |
|    and_ln72_12_fu_4738_p2                              |     |        | and_ln72_12    | and       | auto                     | 0       |
|    xor_ln72_19_fu_4744_p2                              |     |        | xor_ln72_19    | xor       | auto                     | 0       |
|    and_ln72_13_fu_4750_p2                              |     |        | and_ln72_13    | and       | auto                     | 0       |
|    xor_ln72_20_fu_4756_p2                              |     |        | xor_ln72_20    | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U19                           |     |        | sdiv_ln70_7    | sdiv      | auto                     | 41      |
|    icmp_ln70_14_fu_4889_p2                             |     |        | icmp_ln70_14   | setne     | auto                     | 0       |
|    icmp_ln70_15_fu_4895_p2                             |     |        | icmp_ln70_15   | setne     | auto                     | 0       |
|    or_ln70_21_fu_4901_p2                               |     |        | or_ln70_21     | or        | auto                     | 0       |
|    xor_ln70_14_fu_4907_p2                              |     |        | xor_ln70_14    | xor       | auto                     | 0       |
|    and_ln70_14_fu_4913_p2                              |     |        | and_ln70_14    | and       | auto                     | 0       |
|    xor_ln70_15_fu_4919_p2                              |     |        | xor_ln70_15    | xor       | auto                     | 0       |
|    or_ln70_22_fu_4925_p2                               |     |        | or_ln70_22     | or        | auto                     | 0       |
|    and_ln70_15_fu_4931_p2                              |     |        | and_ln70_15    | and       | auto                     | 0       |
|    select_ln70_14_fu_4937_p3                           |     |        | select_ln70_14 | select    | auto_sel                 | 0       |
|    or_ln70_23_fu_4945_p2                               |     |        | or_ln70_23     | or        | auto                     | 0       |
|    t_15_fu_4951_p3                                     |     |        | t_15           | select    | auto_sel                 | 0       |
|    sparsemux_17_3_24_1_1_U27                           |     |        | tmp_74         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_71_fu_5031_p2                               |     |        | col_sum_71     | add       | fabric                   | 0       |
|    add_ln72_8_fu_5037_p2                               |     |        | add_ln72_8     | add       | fabric                   | 0       |
|    icmp_ln72_7_fu_5043_p2                              |     |        | icmp_ln72_7    | seteq     | auto                     | 0       |
|    xor_ln72_21_fu_5162_p2                              |     |        | xor_ln72_21    | xor       | auto                     | 0       |
|    and_ln72_14_fu_5168_p2                              |     |        | and_ln72_14    | and       | auto                     | 0       |
|    xor_ln72_22_fu_5174_p2                              |     |        | xor_ln72_22    | xor       | auto                     | 0       |
|    and_ln72_15_fu_5180_p2                              |     |        | and_ln72_15    | and       | auto                     | 0       |
|    xor_ln72_23_fu_5186_p2                              |     |        | xor_ln72_23    | xor       | auto                     | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_77_6                 | 0   |        |                |           |                          |         |
|    sparsemux_17_6_24_1_1_U111                          |     |        | tmp_6          | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_fu_1494_p2                                 |     |        | sub_ln82       | sub       | fabric                   | 0       |
|    sub_ln82_1_fu_1514_p2                               |     |        | sub_ln82_1     | sub       | fabric                   | 0       |
|    scale_64_fu_1534_p3                                 |     |        | scale_64       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U112                          |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_2_fu_1602_p2                               |     |        | sub_ln82_2     | sub       | fabric                   | 0       |
|    sub_ln82_3_fu_1622_p2                               |     |        | sub_ln82_3     | sub       | fabric                   | 0       |
|    scale_65_fu_1642_p3                                 |     |        | scale_65       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U113                          |     |        | tmp_13         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_4_fu_1710_p2                               |     |        | sub_ln82_4     | sub       | fabric                   | 0       |
|    sub_ln82_5_fu_1730_p2                               |     |        | sub_ln82_5     | sub       | fabric                   | 0       |
|    scale_66_fu_1750_p3                                 |     |        | scale_66       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U114                          |     |        | tmp_17         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_6_fu_1818_p2                               |     |        | sub_ln82_6     | sub       | fabric                   | 0       |
|    sub_ln82_7_fu_1838_p2                               |     |        | sub_ln82_7     | sub       | fabric                   | 0       |
|    scale_67_fu_1858_p3                                 |     |        | scale_67       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U115                          |     |        | tmp_21         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_8_fu_1926_p2                               |     |        | sub_ln82_8     | sub       | fabric                   | 0       |
|    sub_ln82_9_fu_1946_p2                               |     |        | sub_ln82_9     | sub       | fabric                   | 0       |
|    scale_68_fu_1966_p3                                 |     |        | scale_68       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U116                          |     |        | tmp_24         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_10_fu_2034_p2                              |     |        | sub_ln82_10    | sub       | fabric                   | 0       |
|    sub_ln82_11_fu_2054_p2                              |     |        | sub_ln82_11    | sub       | fabric                   | 0       |
|    scale_69_fu_2074_p3                                 |     |        | scale_69       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U117                          |     |        | tmp_27         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_12_fu_2142_p2                              |     |        | sub_ln82_12    | sub       | fabric                   | 0       |
|    sub_ln82_13_fu_2162_p2                              |     |        | sub_ln82_13    | sub       | fabric                   | 0       |
|    scale_70_fu_2182_p3                                 |     |        | scale_70       | select    | auto_sel                 | 0       |
|    sparsemux_17_6_24_1_1_U118                          |     |        | tmp_30         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln82_14_fu_2250_p2                              |     |        | sub_ln82_14    | sub       | fabric                   | 0       |
|    sub_ln82_15_fu_2270_p2                              |     |        | sub_ln82_15    | sub       | fabric                   | 0       |
|    scale_71_fu_2290_p3                                 |     |        | scale_71       | select    | auto_sel                 | 0       |
|    add_ln77_fu_2640_p2                                 |     |        | add_ln77       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_92_9                 | 2   |        |                |           |                          |         |
|    icmp_ln92_fu_1006_p2                                |     |        | icmp_ln92      | seteq     | auto                     | 0       |
|    add_ln92_fu_1012_p2                                 |     |        | add_ln92       | add       | fabric                   | 0       |
|    sparsemux_17_3_24_1_1_U250                          |     |        | tmp_1          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_129_6_24_1_1_U249                         |     |        | tmp_2          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_24s_48_1_1_U248                             | 2   |        | mul_ln94       | mul       | auto                     | 0       |
|    add_ln94_fu_1439_p2                                 |     |        | add_ln94       | add       | fabric                   | 0       |
|    xor_ln94_fu_1453_p2                                 |     |        | xor_ln94       | xor       | auto                     | 0       |
|    and_ln94_fu_1459_p2                                 |     |        | and_ln94       | and       | auto                     | 0       |
|    icmp_ln94_fu_1481_p2                                |     |        | icmp_ln94      | seteq     | auto                     | 0       |
|    icmp_ln94_1_fu_1495_p2                              |     |        | icmp_ln94_1    | seteq     | auto                     | 0       |
|    icmp_ln94_2_fu_1501_p2                              |     |        | icmp_ln94_2    | seteq     | auto                     | 0       |
|    select_ln94_fu_1507_p3                              |     |        | select_ln94    | select    | auto_sel                 | 0       |
|    xor_ln94_1_fu_1515_p2                               |     |        | xor_ln94_1     | xor       | auto                     | 0       |
|    and_ln94_1_fu_1521_p2                               |     |        | and_ln94_1     | and       | auto                     | 0       |
|    select_ln94_1_fu_1527_p3                            |     |        | select_ln94_1  | select    | auto_sel                 | 0       |
|    and_ln94_2_fu_1535_p2                               |     |        | and_ln94_2     | and       | auto                     | 0       |
|    xor_ln94_2_fu_1541_p2                               |     |        | xor_ln94_2     | xor       | auto                     | 0       |
|    or_ln94_fu_1547_p2                                  |     |        | or_ln94        | or        | auto                     | 0       |
|    xor_ln94_3_fu_1553_p2                               |     |        | xor_ln94_3     | xor       | auto                     | 0       |
|    and_ln94_3_fu_1559_p2                               |     |        | and_ln94_3     | and       | auto                     | 0       |
|    and_ln94_4_fu_1565_p2                               |     |        | and_ln94_4     | and       | auto                     | 0       |
|    or_ln94_2_fu_1571_p2                                |     |        | or_ln94_2      | or        | auto                     | 0       |
|    xor_ln94_4_fu_1577_p2                               |     |        | xor_ln94_4     | xor       | auto                     | 0       |
|    and_ln94_5_fu_1583_p2                               |     |        | and_ln94_5     | and       | auto                     | 0       |
|    select_ln94_2_fu_1589_p3                            |     |        | select_ln94_2  | select    | auto_sel                 | 0       |
|    or_ln94_1_fu_1597_p2                                |     |        | or_ln94_1      | or        | auto                     | 0       |
|    select_ln94_3_fu_1603_p3                            |     |        | select_ln94_3  | select    | auto_sel                 | 0       |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------+--------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| Name                                                     | Usage        | Type      | BRAM | URAM | Pragma | Variable                                             | Impl | Latency | Bitwidth, Depth, |
|                                                          |              |           |      |      |        |                                                      |      |         | Banks            |
+----------------------------------------------------------+--------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| + top_kernel                                             |              |           | 53   | 0    |        |                                                      |      |         |                  |
|   control_s_axi_U                                        | interface    | s_axilite |      |      |        |                                                      |      |         |                  |
|   A_m_axi_U                                              | interface    | m_axi     | 2    |      |        |                                                      |      |         |                  |
|   C_m_axi_U                                              | interface    | m_axi     | 2    |      |        |                                                      |      |         |                  |
|   rowC_U                                                 | ram_1p array |           |      |      |        | rowC                                                 | auto | 1       | 24, 8, 1         |
|   rowC_1_U                                               | ram_1p array |           |      |      |        | rowC_1                                               | auto | 1       | 24, 8, 1         |
|   rowC_2_U                                               | ram_1p array |           |      |      |        | rowC_2                                               | auto | 1       | 24, 8, 1         |
|   rowC_3_U                                               | ram_1p array |           |      |      |        | rowC_3                                               | auto | 1       | 24, 8, 1         |
|   rowC_4_U                                               | ram_1p array |           |      |      |        | rowC_4                                               | auto | 1       | 24, 8, 1         |
|   rowC_5_U                                               | ram_1p array |           |      |      |        | rowC_5                                               | auto | 1       | 24, 8, 1         |
|   rowC_6_U                                               | ram_1p array |           |      |      |        | rowC_6                                               | auto | 1       | 24, 8, 1         |
|   rowC_7_U                                               | ram_1p array |           |      |      |        | rowC_7                                               | auto | 1       | 24, 8, 1         |
|   denom_row_U                                            | ram_1p       |           | 1    |      | pragma | denom_row                                            | bram | 1       | 24, 256, 1       |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U     | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A     | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U   | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp   | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | bram | 1       | 24, 2048, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U | ram_t2p      |           | 3    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | bram | 1       | 24, 2048, 1      |
+----------------------------------------------------------+--------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| Type            | Options                                                                                                           | Location                            |
+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------+
| INTERFACE       | m_axi port=A_DRAM offset=slave bundle=A                                                                           | top.cpp:14 in top_kernel, A_DRAM    |
| INTERFACE       | m_axi port=C_DRAM offset=slave bundle=C num_write_outstanding=16 max_write_burst_length=64 max_widen_bitwidth=512 | top.cpp:15 in top_kernel, C_DRAM    |
| INTERFACE       | s_axilite port=return                                                                                             | top.cpp:16 in top_kernel, return    |
| BIND_STORAGE    | variable=A type=ram_t2p impl=bram                                                                                 | top.cpp:23 in top_kernel, A         |
| BIND_STORAGE    | variable=tmp type=ram_t2p impl=bram                                                                               | top.cpp:24 in top_kernel, tmp       |
| BIND_STORAGE    | variable=denom_row type=ram_1p impl=bram                                                                          | top.cpp:25 in top_kernel, denom_row |
| ARRAY_PARTITION | variable=A cyclic factor=UF_NORM dim=2                                                                            | top.cpp:27 in top_kernel, A         |
| ARRAY_PARTITION | variable=tmp cyclic factor=UF_NORM dim=2                                                                          | top.cpp:28 in top_kernel, tmp       |
| ARRAY_PARTITION | variable=col_sum complete dim=1                                                                                   | top.cpp:32 in top_kernel, col_sum   |
| ARRAY_PARTITION | variable=scale complete dim=1                                                                                     | top.cpp:33 in top_kernel, scale     |
| PIPELINE        | ii=1                                                                                                              | top.cpp:37 in top_kernel            |
| PIPELINE        | ii=1                                                                                                              | top.cpp:45 in top_kernel            |
| PIPELINE        | ii=1                                                                                                              | top.cpp:59 in top_kernel            |
| DEPENDENCE      | variable=col_sum inter false                                                                                      | top.cpp:66 in top_kernel, col_sum   |
| UNROLL          |                                                                                                                   | top.cpp:68 in top_kernel            |
| PIPELINE        | ii=1                                                                                                              | top.cpp:78 in top_kernel            |
| UNROLL          |                                                                                                                   | top.cpp:80 in top_kernel            |
| ARRAY_PARTITION | variable=rowC cyclic factor=UF_NORM dim=1                                                                         | top.cpp:90 in top_kernel, rowC      |
| PIPELINE        | ii=1                                                                                                              | top.cpp:93 in top_kernel            |
+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------+


