#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 23 22:12:32 2026
# Process ID: 1235145
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :2900.088 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :96600 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.023 ; gain = 40.836 ; free physical = 67634 ; free virtual = 90924
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1252053
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.613 ; gain = 425.629 ; free physical = 66719 ; free virtual = 90033
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:2813]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:2854]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:2929]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:182]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_232' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3098]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3107]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:29]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3123]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:279]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_376' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3389]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_384' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3407]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:282]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3676]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:215]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_656' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:3878]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:151]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_724' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:4016]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:114]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_792' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:4117]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:85]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_827' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:4189]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_128/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2818.543 ; gain = 1138.559 ; free physical = 65429 ; free virtual = 88789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2818.543 ; gain = 1138.559 ; free physical = 64318 ; free virtual = 87679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.547 ; gain = 1146.562 ; free physical = 64317 ; free virtual = 87678
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2952.117 ; gain = 1272.133 ; free physical = 63493 ; free virtual = 86974
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 267   
	   2 Input   19 Bit       Adders := 27    
	   2 Input   16 Bit       Adders := 1501  
	   3 Input   16 Bit       Adders := 2323  
	   4 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1512  
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 732   
	   3 Input   14 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 73    
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 106   
	   3 Input   12 Bit       Adders := 59    
	   4 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 165   
	   3 Input   11 Bit       Adders := 162   
	   4 Input   11 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 154   
	   2 Input   10 Bit       Adders := 195   
	   4 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 151   
	   3 Input    9 Bit       Adders := 63    
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 251   
	   3 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 459   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 17    
	               16 Bit    Registers := 5189  
	               15 Bit    Registers := 1411  
	               14 Bit    Registers := 876   
	               13 Bit    Registers := 257   
	               12 Bit    Registers := 123   
	               11 Bit    Registers := 269   
	               10 Bit    Registers := 371   
	                9 Bit    Registers := 283   
	                8 Bit    Registers := 678   
	                7 Bit    Registers := 30    
	                1 Bit    Registers := 742   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 226   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 908   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 238   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_117_reg_29127_reg[14]' (FDE) to 'sext_ln42_117_reg_29127_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_90_reg_28720_reg[15]' (FDE) to 'sext_ln42_90_reg_28720_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_90_reg_28720_reg[13]' (FDE) to 'sext_ln42_90_reg_28720_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_138_reg_29482_reg[14]' (FDE) to 'sext_ln42_138_reg_29482_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_99_reg_28883_reg[13]' (FDE) to 'sext_ln42_99_reg_28883_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_99_reg_28883_reg[14]' (FDE) to 'sext_ln42_99_reg_28883_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_29695_reg[13]' (FDE) to 'sext_ln42_150_reg_29695_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_150_reg_29695_reg[14]' (FDE) to 'sext_ln42_150_reg_29695_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_68_reg_28362_reg[14]' (FDE) to 'sext_ln42_68_reg_28362_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_84_reg_28603_reg[13]' (FDE) to 'sext_ln42_84_reg_28603_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_84_reg_28603_reg[14]' (FDE) to 'sext_ln42_84_reg_28603_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_103_reg_28905_reg[14]' (FDE) to 'sext_ln42_103_reg_28905_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_122_reg_29176_reg[14]' (FDE) to 'sext_ln42_122_reg_29176_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_85_reg_28682_reg[14]' (FDE) to 'sext_ln42_85_reg_28682_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_110_reg_28984_reg[14]' (FDE) to 'sext_ln42_110_reg_28984_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_336_reg_27384_reg[0]' (FDE) to 'data_18_val_read_reg_26755_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_24_val_read_reg_26708_reg[1]' (FDE) to 'mult_387_reg_27559_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[2]' (FDE) to 'data_9_val_read_reg_26830_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[3]' (FDE) to 'data_9_val_read_reg_26830_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[4]' (FDE) to 'mult_230_reg_27143_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[5]' (FDE) to 'mult_230_reg_27143_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[6]' (FDE) to 'mult_230_reg_27143_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[7]' (FDE) to 'mult_230_reg_27143_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[8]' (FDE) to 'mult_230_reg_27143_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[9]' (FDE) to 'mult_230_reg_27143_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[10]' (FDE) to 'mult_230_reg_27143_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[11]' (FDE) to 'mult_230_reg_27143_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[12]' (FDE) to 'mult_230_reg_27143_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[13]' (FDE) to 'mult_230_reg_27143_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[14]' (FDE) to 'mult_230_reg_27143_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[15]' (FDE) to 'mult_230_reg_27143_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[16]' (FDE) to 'mult_230_reg_27143_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[17]' (FDE) to 'mult_230_reg_27143_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_27122_reg[18]' (FDE) to 'mult_230_reg_27143_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[2]' (FDE) to 'mult_230_reg_27143_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[3]' (FDE) to 'mult_230_reg_27143_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[4]' (FDE) to 'mult_230_reg_27143_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[5]' (FDE) to 'mult_230_reg_27143_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[6]' (FDE) to 'mult_230_reg_27143_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[7]' (FDE) to 'mult_230_reg_27143_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[8]' (FDE) to 'mult_230_reg_27143_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[9]' (FDE) to 'mult_230_reg_27143_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[10]' (FDE) to 'mult_230_reg_27143_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[11]' (FDE) to 'mult_230_reg_27143_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[12]' (FDE) to 'mult_230_reg_27143_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[13]' (FDE) to 'mult_230_reg_27143_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[14]' (FDE) to 'mult_230_reg_27143_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_9_val_read_reg_26830_reg[15]' (FDE) to 'mult_230_reg_27143_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_182_reg_30698_reg[13]' (FDE) to 'sext_ln42_182_reg_30698_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_182_reg_30698_reg[14]' (FDE) to 'sext_ln42_182_reg_30698_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[0]' (FDE) to 'data_23_val_read_reg_26716_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[1]' (FDE) to 'data_23_val_read_reg_26716_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[2]' (FDE) to 'data_23_val_read_reg_26716_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[3]' (FDE) to 'data_23_val_read_reg_26716_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[4]' (FDE) to 'data_23_val_read_reg_26716_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[5]' (FDE) to 'data_23_val_read_reg_26716_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[6]' (FDE) to 'data_23_val_read_reg_26716_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[7]' (FDE) to 'data_23_val_read_reg_26716_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[8]' (FDE) to 'data_23_val_read_reg_26716_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[9]' (FDE) to 'data_23_val_read_reg_26716_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[10]' (FDE) to 'data_23_val_read_reg_26716_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[11]' (FDE) to 'data_23_val_read_reg_26716_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[12]' (FDE) to 'data_23_val_read_reg_26716_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[13]' (FDE) to 'data_23_val_read_reg_26716_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_378_reg_27515_reg[14]' (FDE) to 'data_23_val_read_reg_26716_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[1]' (FDE) to 'data_24_val_read_reg_26708_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[2]' (FDE) to 'data_24_val_read_reg_26708_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[3]' (FDE) to 'data_24_val_read_reg_26708_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[4]' (FDE) to 'data_24_val_read_reg_26708_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[5]' (FDE) to 'data_24_val_read_reg_26708_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[6]' (FDE) to 'data_24_val_read_reg_26708_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[7]' (FDE) to 'data_24_val_read_reg_26708_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[8]' (FDE) to 'data_24_val_read_reg_26708_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[9]' (FDE) to 'data_24_val_read_reg_26708_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[10]' (FDE) to 'data_24_val_read_reg_26708_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[11]' (FDE) to 'data_24_val_read_reg_26708_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[12]' (FDE) to 'data_24_val_read_reg_26708_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[13]' (FDE) to 'data_24_val_read_reg_26708_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_387_reg_27559_reg[14]' (FDE) to 'data_24_val_read_reg_26708_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[18]' (FDE) to 'sext_ln73_160_reg_27346_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[2]' (FDE) to 'data_17_val_read_reg_26763_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[3]' (FDE) to 'data_17_val_read_reg_26763_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[4]' (FDE) to 'data_17_val_read_reg_26763_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[5]' (FDE) to 'data_17_val_read_reg_26763_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[6]' (FDE) to 'data_17_val_read_reg_26763_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[7]' (FDE) to 'data_17_val_read_reg_26763_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[8]' (FDE) to 'data_17_val_read_reg_26763_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[9]' (FDE) to 'data_17_val_read_reg_26763_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[10]' (FDE) to 'data_17_val_read_reg_26763_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[11]' (FDE) to 'data_17_val_read_reg_26763_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[12]' (FDE) to 'data_17_val_read_reg_26763_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[13]' (FDE) to 'data_17_val_read_reg_26763_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[14]' (FDE) to 'data_17_val_read_reg_26763_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[15]' (FDE) to 'data_17_val_read_reg_26763_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[16]' (FDE) to 'data_17_val_read_reg_26763_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_160_reg_27346_reg[17]' (FDE) to 'data_17_val_read_reg_26763_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_170_reg_30283_reg[13]' (FDE) to 'sext_ln42_170_reg_30283_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_170_reg_30283_reg[14]' (FDE) to 'sext_ln42_170_reg_30283_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_18_val_read_reg_26755_reg[2]' (FDE) to 'mult_336_reg_27384_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_18_val_read_reg_26755_reg[3]' (FDE) to 'mult_336_reg_27384_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_reg_24801_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_12_reg_23107_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_137_reg_25893_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_155_reg_24372_reg[0] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_656/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_792/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_376/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:52 . Memory (MB): peak = 3081.379 ; gain = 1401.395 ; free physical = 53218 ; free virtual = 76989
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 3086.879 ; gain = 1406.895 ; free physical = 52950 ; free virtual = 71394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 3141.969 ; gain = 1461.984 ; free physical = 53168 ; free virtual = 69240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:03 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53265 ; free virtual = 68690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:04 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53285 ; free virtual = 68669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:45 ; elapsed = 00:03:14 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53378 ; free virtual = 68676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:14 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53369 ; free virtual = 68659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:03:17 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53390 ; free virtual = 68628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53380 ; free virtual = 68481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | nModule_read_reg_4095_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_4100_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |BUFG   |      1|
|2     |CARRY4 |  31813|
|3     |LUT1   |   7140|
|4     |LUT2   |  60138|
|5     |LUT3   |  43469|
|6     |LUT4   |  37875|
|7     |LUT5   |   2387|
|8     |LUT6   |   2862|
|9     |SRL16E |     32|
|10    |FDRE   | 126363|
|11    |IBUF   |    600|
|12    |OBUF   |     12|
+------+-------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 312692|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    266|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 154045|
|4     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 105674|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_724 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  34009|
|6     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_827 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |   1028|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   6147|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_376     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    192|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_656     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   3072|
|10    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_792     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |   1416|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 3427.391 ; gain = 1747.406 ; free physical = 53390 ; free virtual = 68495
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:03:21 . Memory (MB): peak = 3431.301 ; gain = 1751.316 ; free physical = 59137 ; free virtual = 74565
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:03:21 . Memory (MB): peak = 3431.301 ; gain = 1751.316 ; free physical = 59135 ; free virtual = 74565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3431.301 ; gain = 0.000 ; free physical = 64454 ; free virtual = 80386
INFO: [Netlist 29-17] Analyzing 31813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.414 ; gain = 0.000 ; free physical = 69188 ; free virtual = 86180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a889dc2e
INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:04:08 . Memory (MB): peak = 3475.414 ; gain = 1801.391 ; free physical = 69910 ; free virtual = 86908
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8240.756; main = 2353.683; forked = 6038.302
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17146.586; main = 3475.418; forked = 13719.191
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 22:16:50 2026...
