{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552306884543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552306884543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 15:21:24 2019 " "Processing started: Mon Mar 11 15:21:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552306884543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552306884543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off master_serial -c master_serial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off master_serial -c master_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552306884543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552306886765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552306886765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 15:21:26 2019 " "Processing started: Mon Mar 11 15:21:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552306886765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552306886765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552306886765 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib " "Quartus(args): master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1552306886765 ""}
{ "Info" "0" "" "Using the specified user compiled library directory C:/modelsim_lib" {  } {  } 0 0 "Using the specified user compiled library directory C:/modelsim_lib" 0 0 "Quartus II" 0 0 1552306886895 ""}
{ "Info" "0" "" "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1552306886915 ""}
{ "Warning" "0" "" "Warning: File master_serial_run_msim_rtl_verilog.do already exists - backing up current file as master_serial_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File master_serial_run_msim_rtl_verilog.do already exists - backing up current file as master_serial_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1552306886915 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_rtl_verilog.do" {  } { { "E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_rtl_verilog.do" "0" { Text "E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1552306886935 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1552306886935 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1552306886935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552306886935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 15:21:26 2019 " "Processing ended: Mon Mar 11 15:21:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552306886935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552306886935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552306886935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552306886935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_6_1200mv_85c_slow.vo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_6_1200mv_85c_slow.vo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306887585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_6_1200mv_0c_slow.vo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_6_1200mv_0c_slow.vo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306887685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_min_1200mv_0c_fast.vo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_min_1200mv_0c_fast.vo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306887785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial.vo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial.vo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306887875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_6_1200mv_85c_v_slow.sdo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_6_1200mv_85c_v_slow.sdo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306888005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_6_1200mv_0c_v_slow.sdo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_6_1200mv_0c_v_slow.sdo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306888135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_min_1200mv_0c_v_fast.sdo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_min_1200mv_0c_v_fast.sdo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306888265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_serial_v.sdo E:/git_hub/fpga_serial/master_prj/simulation/modelsim/ simulation " "Generated file master_serial_v.sdo in folder \"E:/git_hub/fpga_serial/master_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552306888395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552306888685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552306888685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 15:21:28 2019 " "Processing started: Mon Mar 11 15:21:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552306888685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552306888685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" -gate_netlist master_serial.vo -gate_timing_file master_serial_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (Verilog)\" -gate_netlist master_serial.vo -gate_timing_file master_serial_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552306888685 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} -gate_netlist master_serial.vo -gate_timing_file master_serial_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib " "Quartus(args): master_serial master_serial --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (Verilog)\} -gate_netlist master_serial.vo -gate_timing_file master_serial_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory C:/modelsim_lib" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1552306888685 ""}
{ "Info" "0" "" "Using the specified user compiled library directory C:/modelsim_lib" {  } {  } 0 0 "Using the specified user compiled library directory C:/modelsim_lib" 0 0 "Quartus II" 0 0 1552306888815 ""}
{ "Warning" "0" "" "Warning: File master_serial_run_msim_gate_verilog.do already exists - backing up current file as master_serial_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File master_serial_run_msim_gate_verilog.do already exists - backing up current file as master_serial_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1552306888815 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_gate_verilog.do" {  } { { "E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_gate_verilog.do" "0" { Text "E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file E:/git_hub/fpga_serial/master_prj/simulation/modelsim/master_serial_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1552306888825 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1552306888825 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1552306888825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552306888825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 15:21:28 2019 " "Processing ended: Mon Mar 11 15:21:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552306888825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552306888825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552306888825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552306888825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552306889575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 15:21:29 2019 " "Processing ended: Mon Mar 11 15:21:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552306889575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552306889575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552306889575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552306889575 ""}
