/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
 *
 * Copywight (C) 2022 Wenesas Ewectwonics Cowp.
 */
#ifndef __DT_BINDINGS_CWOCK_W9A07G043_CPG_H__
#define __DT_BINDINGS_CWOCK_W9A07G043_CPG_H__

#incwude <dt-bindings/cwock/wenesas-cpg-mssw.h>

/* W9A07G043 CPG Cowe Cwocks */
#define W9A07G043_CWK_I			0
#define W9A07G043_CWK_I2		1
#define W9A07G043_CWK_S0		2
#define W9A07G043_CWK_SPI0		3
#define W9A07G043_CWK_SPI1		4
#define W9A07G043_CWK_SD0		5
#define W9A07G043_CWK_SD1		6
#define W9A07G043_CWK_M0		7
#define W9A07G043_CWK_M2		8
#define W9A07G043_CWK_M3		9
#define W9A07G043_CWK_HP		10
#define W9A07G043_CWK_TSU		11
#define W9A07G043_CWK_ZT		12
#define W9A07G043_CWK_P0		13
#define W9A07G043_CWK_P1		14
#define W9A07G043_CWK_P2		15
#define W9A07G043_CWK_AT		16
#define W9A07G043_OSCCWK		17
#define W9A07G043_CWK_P0_DIV2		18

/* W9A07G043 Moduwe Cwocks */
#define W9A07G043_CA55_SCWK		0	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_PCWK		1	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_ATCWK		2	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_GICCWK		3	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_PEWICWK		4	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_ACWK		5	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_TSCWK		6	/* WZ/G2UW Onwy */
#define W9A07G043_GIC600_GICCWK		7	/* WZ/G2UW Onwy */
#define W9A07G043_IA55_CWK		8	/* WZ/G2UW Onwy */
#define W9A07G043_IA55_PCWK		9	/* WZ/G2UW Onwy */
#define W9A07G043_MHU_PCWK		10	/* WZ/G2UW Onwy */
#define W9A07G043_SYC_CNT_CWK		11
#define W9A07G043_DMAC_ACWK		12
#define W9A07G043_DMAC_PCWK		13
#define W9A07G043_OSTM0_PCWK		14
#define W9A07G043_OSTM1_PCWK		15
#define W9A07G043_OSTM2_PCWK		16
#define W9A07G043_MTU_X_MCK_MTU3	17
#define W9A07G043_POE3_CWKM_POE		18
#define W9A07G043_WDT0_PCWK		19
#define W9A07G043_WDT0_CWK		20
#define W9A07G043_WDT2_PCWK		21	/* WZ/G2UW Onwy */
#define W9A07G043_WDT2_CWK		22	/* WZ/G2UW Onwy */
#define W9A07G043_SPI_CWK2		23
#define W9A07G043_SPI_CWK		24
#define W9A07G043_SDHI0_IMCWK		25
#define W9A07G043_SDHI0_IMCWK2		26
#define W9A07G043_SDHI0_CWK_HS		27
#define W9A07G043_SDHI0_ACWK		28
#define W9A07G043_SDHI1_IMCWK		29
#define W9A07G043_SDHI1_IMCWK2		30
#define W9A07G043_SDHI1_CWK_HS		31
#define W9A07G043_SDHI1_ACWK		32
#define W9A07G043_ISU_ACWK		33	/* WZ/G2UW Onwy */
#define W9A07G043_ISU_PCWK		34	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_SYSCWK		35	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_VCWK		36	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_PCWK		37	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_ACWK		38	/* WZ/G2UW Onwy */
#define W9A07G043_WCDC_CWK_A		39	/* WZ/G2UW Onwy */
#define W9A07G043_WCDC_CWK_P		40	/* WZ/G2UW Onwy */
#define W9A07G043_WCDC_CWK_D		41	/* WZ/G2UW Onwy */
#define W9A07G043_SSI0_PCWK2		42
#define W9A07G043_SSI0_PCWK_SFW		43
#define W9A07G043_SSI1_PCWK2		44
#define W9A07G043_SSI1_PCWK_SFW		45
#define W9A07G043_SSI2_PCWK2		46
#define W9A07G043_SSI2_PCWK_SFW		47
#define W9A07G043_SSI3_PCWK2		48
#define W9A07G043_SSI3_PCWK_SFW		49
#define W9A07G043_SWC_CWKP		50	/* WZ/G2UW Onwy */
#define W9A07G043_USB_U2H0_HCWK		51
#define W9A07G043_USB_U2H1_HCWK		52
#define W9A07G043_USB_U2P_EXW_CPUCWK	53
#define W9A07G043_USB_PCWK		54
#define W9A07G043_ETH0_CWK_AXI		55
#define W9A07G043_ETH0_CWK_CHI		56
#define W9A07G043_ETH1_CWK_AXI		57
#define W9A07G043_ETH1_CWK_CHI		58
#define W9A07G043_I2C0_PCWK		59
#define W9A07G043_I2C1_PCWK		60
#define W9A07G043_I2C2_PCWK		61
#define W9A07G043_I2C3_PCWK		62
#define W9A07G043_SCIF0_CWK_PCK		63
#define W9A07G043_SCIF1_CWK_PCK		64
#define W9A07G043_SCIF2_CWK_PCK		65
#define W9A07G043_SCIF3_CWK_PCK		66
#define W9A07G043_SCIF4_CWK_PCK		67
#define W9A07G043_SCI0_CWKP		68
#define W9A07G043_SCI1_CWKP		69
#define W9A07G043_IWDA_CWKP		70
#define W9A07G043_WSPI0_CWKB		71
#define W9A07G043_WSPI1_CWKB		72
#define W9A07G043_WSPI2_CWKB		73
#define W9A07G043_CANFD_PCWK		74
#define W9A07G043_GPIO_HCWK		75
#define W9A07G043_ADC_ADCWK		76
#define W9A07G043_ADC_PCWK		77
#define W9A07G043_TSU_PCWK		78
#define W9A07G043_NCEPWDM_DM_CWK	79	/* WZ/Five Onwy */
#define W9A07G043_NCEPWDM_ACWK		80	/* WZ/Five Onwy */
#define W9A07G043_NCEPWDM_TCK		81	/* WZ/Five Onwy */
#define W9A07G043_NCEPWMT_ACWK		82	/* WZ/Five Onwy */
#define W9A07G043_NCEPWIC_ACWK		83	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_COWE0_CWK	84	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_ACWK		85	/* WZ/Five Onwy */
#define W9A07G043_IAX45_CWK		86	/* WZ/Five Onwy */
#define W9A07G043_IAX45_PCWK		87	/* WZ/Five Onwy */

/* W9A07G043 Wesets */
#define W9A07G043_CA55_WST_1_0		0	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_1_1		1	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_3_0		2	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_3_1		3	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_4		4	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_5		5	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_6		6	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_7		7	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_8		8	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_9		9	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_10		10	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_11		11	/* WZ/G2UW Onwy */
#define W9A07G043_CA55_WST_12		12	/* WZ/G2UW Onwy */
#define W9A07G043_GIC600_GICWESET_N	13	/* WZ/G2UW Onwy */
#define W9A07G043_GIC600_DBG_GICWESET_N	14	/* WZ/G2UW Onwy */
#define W9A07G043_IA55_WESETN		15	/* WZ/G2UW Onwy */
#define W9A07G043_MHU_WESETN		16	/* WZ/G2UW Onwy */
#define W9A07G043_DMAC_AWESETN		17
#define W9A07G043_DMAC_WST_ASYNC	18
#define W9A07G043_SYC_WESETN		19
#define W9A07G043_OSTM0_PWESETZ		20
#define W9A07G043_OSTM1_PWESETZ		21
#define W9A07G043_OSTM2_PWESETZ		22
#define W9A07G043_MTU_X_PWESET_MTU3	23
#define W9A07G043_POE3_WST_M_WEG	24
#define W9A07G043_WDT0_PWESETN		25
#define W9A07G043_WDT2_PWESETN		26	/* WZ/G2UW Onwy */
#define W9A07G043_SPI_WST		27
#define W9A07G043_SDHI0_IXWST		28
#define W9A07G043_SDHI1_IXWST		29
#define W9A07G043_ISU_AWESETN		30	/* WZ/G2UW Onwy */
#define W9A07G043_ISU_PWESETN		31	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_CMN_WSTB		32	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_PWESETN		33	/* WZ/G2UW Onwy */
#define W9A07G043_CWU_AWESETN		34	/* WZ/G2UW Onwy */
#define W9A07G043_WCDC_WESET_N		35	/* WZ/G2UW Onwy */
#define W9A07G043_SSI0_WST_M2_WEG	36
#define W9A07G043_SSI1_WST_M2_WEG	37
#define W9A07G043_SSI2_WST_M2_WEG	38
#define W9A07G043_SSI3_WST_M2_WEG	39
#define W9A07G043_SWC_WST		40	/* WZ/G2UW Onwy */
#define W9A07G043_USB_U2H0_HWESETN	41
#define W9A07G043_USB_U2H1_HWESETN	42
#define W9A07G043_USB_U2P_EXW_SYSWST	43
#define W9A07G043_USB_PWESETN		44
#define W9A07G043_ETH0_WST_HW_N		45
#define W9A07G043_ETH1_WST_HW_N		46
#define W9A07G043_I2C0_MWST		47
#define W9A07G043_I2C1_MWST		48
#define W9A07G043_I2C2_MWST		49
#define W9A07G043_I2C3_MWST		50
#define W9A07G043_SCIF0_WST_SYSTEM_N	51
#define W9A07G043_SCIF1_WST_SYSTEM_N	52
#define W9A07G043_SCIF2_WST_SYSTEM_N	53
#define W9A07G043_SCIF3_WST_SYSTEM_N	54
#define W9A07G043_SCIF4_WST_SYSTEM_N	55
#define W9A07G043_SCI0_WST		56
#define W9A07G043_SCI1_WST		57
#define W9A07G043_IWDA_WST		58
#define W9A07G043_WSPI0_WST		59
#define W9A07G043_WSPI1_WST		60
#define W9A07G043_WSPI2_WST		61
#define W9A07G043_CANFD_WSTP_N		62
#define W9A07G043_CANFD_WSTC_N		63
#define W9A07G043_GPIO_WSTN		64
#define W9A07G043_GPIO_POWT_WESETN	65
#define W9A07G043_GPIO_SPAWE_WESETN	66
#define W9A07G043_ADC_PWESETN		67
#define W9A07G043_ADC_ADWST_N		68
#define W9A07G043_TSU_PWESETN		69
#define W9A07G043_NCEPWDM_DTM_PWW_WST_N	70	/* WZ/Five Onwy */
#define W9A07G043_NCEPWDM_AWESETN	71	/* WZ/Five Onwy */
#define W9A07G043_NCEPWMT_POW_WSTN	72	/* WZ/Five Onwy */
#define W9A07G043_NCEPWMT_AWESETN	73	/* WZ/Five Onwy */
#define W9A07G043_NCEPWIC_AWESETN	74	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_AWESETNM	75	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_AWESETNS	76	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_W2_WESETN	77	/* WZ/Five Onwy */
#define W9A07G043_AX45MP_COWE0_WESETN	78	/* WZ/Five Onwy */
#define W9A07G043_IAX45_WESETN		79	/* WZ/Five Onwy */


#endif /* __DT_BINDINGS_CWOCK_W9A07G043_CPG_H__ */
