// Seed: 1376273717
module module_0;
  assign module_1.type_4 = 0;
endmodule
program module_1 (
    input tri0 id_0
);
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  always id_6 <= id_4;
  integer id_10;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12
);
  nand primCall (id_11, id_12, id_14, id_2, id_3, id_4, id_7, id_9);
  wor id_14 = id_0 & -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
