Timing Analyzer report for ZUOLAN_FPGA_OBJECT
Sat Jul 19 01:17:15 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 13. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'FPGA_CS_NEL'
 15. Slow 1200mV 85C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 16. Slow 1200mV 85C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 17. Slow 1200mV 85C Model Setup: 'AD1_INPUT_CLK'
 18. Slow 1200mV 85C Model Setup: 'AD2_INPUT_CLK'
 19. Slow 1200mV 85C Model Hold: 'FPGA_CS_NEL'
 20. Slow 1200mV 85C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 21. Slow 1200mV 85C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 22. Slow 1200mV 85C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 23. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'AD1_INPUT_CLK'
 25. Slow 1200mV 85C Model Hold: 'AD2_INPUT_CLK'
 26. Slow 1200mV 85C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Recovery: 'AD1_INPUT_CLK'
 28. Slow 1200mV 85C Model Recovery: 'AD2_INPUT_CLK'
 29. Slow 1200mV 85C Model Removal: 'AD2_INPUT_CLK'
 30. Slow 1200mV 85C Model Removal: 'AD1_INPUT_CLK'
 31. Slow 1200mV 85C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 40. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'FPGA_CS_NEL'
 42. Slow 1200mV 0C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 43. Slow 1200mV 0C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 44. Slow 1200mV 0C Model Setup: 'AD1_INPUT_CLK'
 45. Slow 1200mV 0C Model Setup: 'AD2_INPUT_CLK'
 46. Slow 1200mV 0C Model Hold: 'FPGA_CS_NEL'
 47. Slow 1200mV 0C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 48. Slow 1200mV 0C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 49. Slow 1200mV 0C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 50. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'AD1_INPUT_CLK'
 52. Slow 1200mV 0C Model Hold: 'AD2_INPUT_CLK'
 53. Slow 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'AD1_INPUT_CLK'
 55. Slow 1200mV 0C Model Recovery: 'AD2_INPUT_CLK'
 56. Slow 1200mV 0C Model Removal: 'AD2_INPUT_CLK'
 57. Slow 1200mV 0C Model Removal: 'AD1_INPUT_CLK'
 58. Slow 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Metastability Summary
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 66. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'FPGA_CS_NEL'
 68. Fast 1200mV 0C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 69. Fast 1200mV 0C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 70. Fast 1200mV 0C Model Setup: 'AD1_INPUT_CLK'
 71. Fast 1200mV 0C Model Setup: 'AD2_INPUT_CLK'
 72. Fast 1200mV 0C Model Hold: 'FPGA_CS_NEL'
 73. Fast 1200mV 0C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'
 74. Fast 1200mV 0C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'
 75. Fast 1200mV 0C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'
 76. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'AD1_INPUT_CLK'
 78. Fast 1200mV 0C Model Hold: 'AD2_INPUT_CLK'
 79. Fast 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'AD1_INPUT_CLK'
 81. Fast 1200mV 0C Model Recovery: 'AD2_INPUT_CLK'
 82. Fast 1200mV 0C Model Removal: 'AD2_INPUT_CLK'
 83. Fast 1200mV 0C Model Removal: 'AD1_INPUT_CLK'
 84. Fast 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Metastability Summary
 86. Multicorner Timing Analysis Summary
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths Summary
 99. Clock Status Summary
100. Unconstrained Input Ports
101. Unconstrained Output Ports
102. Unconstrained Input Ports
103. Unconstrained Output Ports
104. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ZUOLAN_FPGA_OBJECT                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.36        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  46.4%      ;
;     Processor 3            ;  41.4%      ;
;     Processor 4            ;  25.0%      ;
;     Processors 5-16        ;   1.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; AD1_INPUT_CLK                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { AD1_INPUT_CLK }                                     ;
; AD2_INPUT_CLK                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { AD2_INPUT_CLK }                                     ;
; CLK                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                               ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { DA_PARAMETER_CTRL:inst7|FREQ_OUT_A }                ;
; FPGA_CS_NEL                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_CS_NEL }                                       ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FREQ_DEV:u_AD1_DEV|FREQ_OUT }                       ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FREQ_DEV:u_AD2_DEV|FREQ_OUT }                       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; CLK    ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 10.26 MHz  ; 10.26 MHz       ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ;      ;
; 102.25 MHz ; 102.25 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 124.72 MHz ; 124.72 MHz      ; FPGA_CS_NEL                                       ;      ;
; 197.36 MHz ; 197.36 MHz      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ;      ;
; 202.8 MHz  ; 202.8 MHz       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ;      ;
; 236.13 MHz ; 236.13 MHz      ; AD1_INPUT_CLK                                     ;      ;
; 237.53 MHz ; 237.53 MHz      ; AD2_INPUT_CLK                                     ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -96.419 ; -3108.888     ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.405 ; -3938.254     ;
; FPGA_CS_NEL                                       ; -7.140  ; -1708.623     ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -4.340  ; -144.973      ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -3.931  ; -131.074      ;
; AD1_INPUT_CLK                                     ; -3.235  ; -70.344       ;
; AD2_INPUT_CLK                                     ; -3.210  ; -75.704       ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                       ; -4.768 ; -223.526      ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; 0.351  ; 0.000         ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 0.416  ; 0.000         ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 0.433  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.464  ; 0.000         ;
; AD1_INPUT_CLK                                     ; 0.497  ; 0.000         ;
; AD2_INPUT_CLK                                     ; 0.497  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -6.525 ; -402.255      ;
; AD1_INPUT_CLK                                     ; -2.492 ; -79.616       ;
; AD2_INPUT_CLK                                     ; -1.962 ; -62.144       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; AD2_INPUT_CLK                                     ; 2.194 ; 0.000         ;
; AD1_INPUT_CLK                                     ; 2.740 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 4.919 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -4.000 ; -341.202      ;
; FPGA_CS_NEL                                       ; -3.201 ; -531.445      ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -3.201 ; -106.939      ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -3.201 ; -106.939      ;
; AD1_INPUT_CLK                                     ; -3.000 ; -52.071       ;
; AD2_INPUT_CLK                                     ; -3.000 ; -52.071       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3.048  ; 0.000         ;
; CLK                                               ; 9.934  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                   ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -96.419 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.765     ;
; -96.320 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.666     ;
; -96.303 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.649     ;
; -96.274 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.620     ;
; -96.273 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.619     ;
; -96.204 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.550     ;
; -96.183 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.529     ;
; -96.174 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.520     ;
; -96.158 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.504     ;
; -96.157 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.503     ;
; -96.128 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.474     ;
; -96.127 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.473     ;
; -96.125 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.471     ;
; -96.067 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.413     ;
; -96.058 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.404     ;
; -96.038 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.384     ;
; -96.037 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.383     ;
; -96.028 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.374     ;
; -96.012 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.358     ;
; -96.011 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.357     ;
; -96.009 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.355     ;
; -95.994 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.340     ;
; -95.982 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.328     ;
; -95.981 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.327     ;
; -95.979 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.325     ;
; -95.922 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.268     ;
; -95.921 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.267     ;
; -95.912 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.258     ;
; -95.892 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.238     ;
; -95.891 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.237     ;
; -95.885 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.231     ;
; -95.882 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.228     ;
; -95.878 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.224     ;
; -95.866 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.212     ;
; -95.865 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.211     ;
; -95.863 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.209     ;
; -95.848 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.194     ;
; -95.836 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.182     ;
; -95.836 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.182     ;
; -95.835 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.181     ;
; -95.833 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.179     ;
; -95.776 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.122     ;
; -95.775 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.121     ;
; -95.769 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.115     ;
; -95.766 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.112     ;
; -95.746 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.092     ;
; -95.745 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.091     ;
; -95.739 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.085     ;
; -95.738 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.084     ;
; -95.736 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.082     ;
; -95.732 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.078     ;
; -95.720 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.066     ;
; -95.720 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.066     ;
; -95.719 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.065     ;
; -95.717 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.063     ;
; -95.702 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.048     ;
; -95.690 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.036     ;
; -95.690 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.036     ;
; -95.690 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.036     ;
; -95.689 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.035     ;
; -95.687 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 97.033     ;
; -95.630 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.976     ;
; -95.629 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.975     ;
; -95.623 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.969     ;
; -95.622 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.968     ;
; -95.620 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.966     ;
; -95.600 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.946     ;
; -95.600 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.946     ;
; -95.599 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.945     ;
; -95.593 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.939     ;
; -95.592 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.938     ;
; -95.590 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.936     ;
; -95.586 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.932     ;
; -95.574 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.920     ;
; -95.574 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.920     ;
; -95.574 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.920     ;
; -95.573 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.919     ;
; -95.571 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.917     ;
; -95.556 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.902     ;
; -95.544 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.890     ;
; -95.544 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.890     ;
; -95.544 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.890     ;
; -95.543 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[1]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.889     ;
; -95.543 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[13]~_Duplicate_14 ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.889     ;
; -95.541 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.887     ;
; -95.484 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.830     ;
; -95.484 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.830     ;
; -95.483 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.829     ;
; -95.477 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.823     ;
; -95.476 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.822     ;
; -95.474 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.820     ;
; -95.454 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[12]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.800     ;
; -95.454 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.800     ;
; -95.454 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.800     ;
; -95.453 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.799     ;
; -95.447 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.793     ;
; -95.446 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.792     ;
; -95.444 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[1]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.790     ;
; -95.440 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.786     ;
; -95.428 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.345      ; 96.774     ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -11.405 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 7.477      ;
; -11.377 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.858     ; 7.462      ;
; -11.373 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 7.445      ;
; -11.355 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.563     ; 6.735      ;
; -11.289 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.870     ; 7.362      ;
; -11.253 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.873     ; 7.323      ;
; -11.252 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.847     ; 7.348      ;
; -11.172 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.788     ; 7.327      ;
; -11.157 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.869     ; 7.231      ;
; -11.144 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.775     ; 7.312      ;
; -11.140 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.788     ; 7.295      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.093 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 7.139      ;
; -11.090 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.878     ; 7.155      ;
; -11.068 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.574     ; 6.437      ;
; -11.056 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.787     ; 7.212      ;
; -11.043 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 7.115      ;
; -11.020 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.790     ; 7.173      ;
; -11.019 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.764     ; 7.198      ;
; -11.015 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.858     ; 7.100      ;
; -11.011 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 7.083      ;
; -10.997 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.847     ; 7.093      ;
; -10.992 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0] ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -7.566     ; 3.369      ;
; -10.977 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.550     ; 6.370      ;
; -10.976 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[15]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.556     ; 6.363      ;
; -10.972 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.539     ; 6.376      ;
; -10.957 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.230     ; 7.670      ;
; -10.953 ; FMC_CONTROL:inst|addr[13]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.232     ; 7.664      ;
; -10.927 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.870     ; 7.000      ;
; -10.924 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.786     ; 7.081      ;
; -10.894 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 6.966      ;
; -10.893 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.562     ; 6.274      ;
; -10.891 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.873     ; 6.961      ;
; -10.890 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.847     ; 6.986      ;
; -10.866 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.858     ; 6.951      ;
; -10.862 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.871     ; 6.934      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.860 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.814     ; 6.989      ;
; -10.857 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.795     ; 7.005      ;
; -10.851 ; FMC_CONTROL:inst|addr[3]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.230     ; 7.564      ;
; -10.808 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_1__reg[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.570     ; 6.181      ;
; -10.802 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[14]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.556     ; 6.189      ;
; -10.795 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.869     ; 6.869      ;
; -10.791 ; FMC_CONTROL:inst|addr[10]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.352     ; 7.382      ;
; -10.778 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.870     ; 6.851      ;
; -10.770 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.570     ; 6.143      ;
; -10.764 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.764     ; 6.943      ;
; -10.760 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.565     ; 6.138      ;
; -10.755 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[5] ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -7.392     ; 3.306      ;
; -10.755 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.882     ; 6.816      ;
; -10.752 ; FMC_CONTROL:inst|addr[15]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.233     ; 7.462      ;
; -10.742 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.873     ; 6.812      ;
; -10.741 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.847     ; 6.837      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.737 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.856     ; 6.824      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.731 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.589     ; 6.085      ;
; -10.731 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.897     ; 6.777      ;
; -10.728 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.878     ; 6.793      ;
; -10.720 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[3]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.859     ; 6.804      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.652 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.236     ; 7.359      ;
; -10.648 ; FMC_CONTROL:inst|addr[13]                        ; FMC_CONTROL:inst|read_data_9__reg[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.238     ; 7.353      ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CS_NEL'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -7.140 ; CNT32:u_AD2_CNT32|Q1BASE[3]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.524      ; 7.198      ;
; -6.520 ; CNT32:u_AD1_CNT32|Q1BASE[3]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.299      ; 9.731      ;
; -6.502 ; FMC_CONTROL:inst|read_data_3__reg[5]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[5]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.126      ; 7.723      ;
; -6.403 ; FMC_CONTROL:inst|read_data_6__reg[1]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[1]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.884      ; 7.415      ;
; -6.330 ; CNT32:u_AD2_CNT32|Q1BASE[15]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.077      ; 8.178      ;
; -6.224 ; CNT32:u_AD2_CNT32|Q1BASE[5]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.147      ; 8.487      ;
; -6.223 ; CNT32:u_AD1_CNT32|Q1BASE[25]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.875      ; 8.005      ;
; -6.157 ; CNT32:u_AD1_CNT32|Q1BASE[11]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.322      ; 9.403      ;
; -6.133 ; CNT32:u_AD1_CNT32|Q1BASE[8]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.927      ; 8.829      ;
; -6.119 ; CNT32:u_AD1_CNT32|Q1BASE[31]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.362      ; 8.393      ;
; -6.119 ; CNT32:u_AD1_CNT32|Q1BASE[4]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.949      ; 9.178      ;
; -6.087 ; CNT32:u_AD2_CNT32|Q1BASE[8]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.939      ; 7.940      ;
; -6.058 ; CNT32:u_AD1_CNT32|Q1BASE[14]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.779      ; 8.441      ;
; -6.055 ; CNT32:u_AD1_CNT32|Q1BASE[15]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.151      ; 9.321      ;
; -6.051 ; CNT32:u_AD1_CNT32|Q1BASE[12]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.926      ; 8.743      ;
; -6.049 ; CNT32:u_AD1_CNT32|Q1BASE[6]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.295      ; 9.265      ;
; -5.994 ; CNT32:u_AD2_CNT32|Q1BASE[14]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.073      ; 7.830      ;
; -5.974 ; CNT32:u_AD2_CNT32|Q1BASE[10]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.850      ; 7.503      ;
; -5.966 ; CNT32:u_AD2_CNT32|Q1BASE[2]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.625      ; 7.509      ;
; -5.965 ; FMC_CONTROL:inst|read_data_3__reg[7]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[7]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.862      ; 7.962      ;
; -5.959 ; FMC_CONTROL:inst|read_data_9__reg[6]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[6]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.838      ; 9.584      ;
; -5.916 ; CNT32:u_AD2_CNT32|Q1BASE[4]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.523      ; 7.347      ;
; -5.903 ; CNT32:u_AD1_CNT32|Q1BASE[7]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.682      ; 8.343      ;
; -5.899 ; FMC_CONTROL:inst|read_data_8__reg[3]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[3]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.613      ; 8.117      ;
; -5.881 ; CNT32:u_AD1_CNT32|Q1BASE[18]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.807      ; 7.457      ;
; -5.871 ; CNT32:u_AD1_CNT32|Q1BASE[10]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.939      ; 8.731      ;
; -5.846 ; CNT32:u_AD1_CNT32|Q1BASE[1]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.009      ; 8.779      ;
; -5.845 ; CNT32:u_AD1_CNT32|Q1BASE[20]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.811      ; 7.426      ;
; -5.819 ; CNT32:u_AD1_CNT32|Q1BASE[26]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.806      ; 7.386      ;
; -5.817 ; CNT32:u_AD1_CNT32|Q1BASE[22]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.809      ; 7.386      ;
; -5.815 ; CNT32:u_AD1_CNT32|Q1BASE[0]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.150      ; 8.727      ;
; -5.804 ; CNT32:u_AD2_CNT32|Q1BASE[7]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.519      ; 7.230      ;
; -5.728 ; CNT32:u_AD1_CNT32|Q1BASE[13]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.686      ; 8.190      ;
; -5.727 ; CNT32:u_AD1_CNT32|Q1BASE[17]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.052      ; 7.696      ;
; -5.726 ; CNT32:u_AD2_CNT32|Q1BASE[11]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.521      ; 7.163      ;
; -5.723 ; CNT32:u_AD2_CNT32|Q1BASE[13]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.520      ; 7.159      ;
; -5.695 ; CNT32:u_AD2_CNT32|Q1BASE[9]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.519      ; 7.130      ;
; -5.671 ; CNT32:u_AD2_CNT32|Q1BASE[0]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.522      ; 7.100      ;
; -5.667 ; FMC_CONTROL:inst|read_data_8__reg[8]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[8]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.489      ; 9.099      ;
; -5.664 ; CNT32:u_AD1_CNT32|Q1BASE[9]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.916      ; 9.569      ;
; -5.664 ; FMC_CONTROL:inst|read_data_2__reg[14]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[14]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.446      ; 7.905      ;
; -5.654 ; CNT32:u_AD2_CNT32|Q1BASE[1]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.518      ; 7.080      ;
; -5.630 ; FMC_CONTROL:inst|read_data_2__reg[2]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[2]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.391      ; 7.954      ;
; -5.626 ; CNT32:u_AD1_CNT32|Q1BASE[19]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.807      ; 7.202      ;
; -5.614 ; CNT32:u_AD2_CNT32|Q1BASE[22]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.058      ; 7.589      ;
; -5.609 ; FMC_CONTROL:inst|read_data_5__reg[13]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[13]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.360      ; 7.349      ;
; -5.606 ; CNT32:u_AD1_CNT32|Q1BASE[29]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.691      ; 7.213      ;
; -5.606 ; CNT32:u_AD1_CNT32|Q1BASE[28]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.812      ; 7.189      ;
; -5.602 ; CNT32:u_AD1_CNT32|Q1BASE[24]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.805      ; 7.169      ;
; -5.599 ; CNT32:u_AD1_CNT32|Q1BASE[27]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.809      ; 7.515      ;
; -5.592 ; CNT32:u_AD2_CNT32|Q1BASE[12]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.522      ; 7.026      ;
; -5.589 ; CNT32:u_AD2_CNT32|Q1BASE[17]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.150      ; 7.505      ;
; -5.584 ; FMC_CONTROL:inst|read_data_6__reg[11]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[11]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.578      ; 8.104      ;
; -5.583 ; FMC_CONTROL:inst|read_data_5__reg[11]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[11]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.086      ; 7.612      ;
; -5.581 ; CNT32:u_AD1_CNT32|Q1BASE[16]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.807      ; 7.154      ;
; -5.567 ; CNT32:u_AD1_CNT32|Q1BASE[30]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.692      ; 7.360      ;
; -5.561 ; FMC_CONTROL:inst|read_data_5__reg[15]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.267      ; 7.614      ;
; -5.546 ; FMC_CONTROL:inst|read_data_7__reg[15]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[15]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.937      ; 8.274      ;
; -5.543 ; CNT32:u_AD2_CNT32|Q1BASE[18]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[2]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.150      ; 7.470      ;
; -5.542 ; FMC_CONTROL:inst|read_data_6__reg[8]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[8]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.512      ; 7.989      ;
; -5.530 ; FMC_CONTROL:inst|read_data_3__reg[15]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.002      ; 8.474      ;
; -5.526 ; FMC_CONTROL:inst|read_data_6__reg[0]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[0]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.879      ; 7.339      ;
; -5.514 ; FMC_CONTROL:inst|read_data_8__reg[14]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[14]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.345      ; 8.794      ;
; -5.509 ; FMC_CONTROL:inst|read_data_7__reg[12]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[12]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.812      ; 8.263      ;
; -5.501 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.414      ;
; -5.500 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.413      ;
; -5.489 ; FMC_CONTROL:inst|read_data_4__reg[1]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[1]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.564      ; 7.995      ;
; -5.486 ; FMC_CONTROL:inst|read_data_4__reg[12]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[12]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.567      ; 7.986      ;
; -5.486 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.399      ;
; -5.485 ; CNT32:u_AD2_CNT32|Q1BASE[27]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[11]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.833      ; 7.076      ;
; -5.480 ; CNT32:u_AD1_CNT32|Q1BASE[23]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.804      ; 7.393      ;
; -5.464 ; FMC_CONTROL:inst|read_data_4__reg[9]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[9]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.565      ; 7.970      ;
; -5.462 ; FMC_CONTROL:inst|read_data_4__reg[8]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[8]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.669      ; 8.074      ;
; -5.454 ; FMC_CONTROL:inst|read_data_8__reg[7]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[7]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.340      ; 8.736      ;
; -5.447 ; FMC_CONTROL:inst|read_data_8__reg[1]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[1]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.332      ; 8.722      ;
; -5.440 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.353      ;
; -5.437 ; FMC_CONTROL:inst|read_data_4__reg[4]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[4]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.099      ; 8.319      ;
; -5.433 ; FMC_CONTROL:inst|read_data_5__reg[2]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[2]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.156      ; 7.523      ;
; -5.430 ; CNT32:u_AD2_CNT32|Q1BASE[21]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[5]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.077      ; 7.420      ;
; -5.428 ; FMC_CONTROL:inst|read_data_4__reg[3]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[3]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.100      ; 8.320      ;
; -5.418 ; FMC_CONTROL:inst|read_data_2__reg[0]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[0]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.449      ; 7.663      ;
; -5.417 ; CNT32:u_AD1_CNT32|Q1BASE[21]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.805      ; 7.330      ;
; -5.417 ; FMC_CONTROL:inst|read_data_2__reg[13]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[13]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.390      ; 7.740      ;
; -5.411 ; FMC_CONTROL:inst|read_data_8__reg[15]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[15]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.330      ; 8.685      ;
; -5.405 ; FMC_CONTROL:inst|read_data_6__reg[15]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.577      ; 7.915      ;
; -5.404 ; CNT32:u_AD1_CNT32|Q1BASE[2]                                                     ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2]                                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.206      ; 8.717      ;
; -5.404 ; FMC_CONTROL:inst|read_data_8__reg[9]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[9]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.344      ; 8.691      ;
; -5.403 ; CNT32:u_AD2_CNT32|Q1BASE[26]                                                    ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[10]                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.838      ; 6.999      ;
; -5.402 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.315      ;
; -5.397 ; FMC_CONTROL:inst|read_data_6__reg[13]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[13]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.581      ; 7.921      ;
; -5.391 ; FMC_CONTROL:inst|read_data_4__reg[6]                                            ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[6]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.100      ; 8.286      ;
; -5.387 ; FMC_CONTROL:inst|read_data_9__reg[3]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[3]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.837      ; 9.019      ;
; -5.386 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[8] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 1.000        ; -0.088     ; 6.299      ;
; -5.377 ; FMC_CONTROL:inst|read_data_9__reg[0]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[0]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.460      ; 8.780      ;
; -5.376 ; FMC_CONTROL:inst|read_data_2__reg[10]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[10]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.454      ; 7.773      ;
; -5.368 ; FMC_CONTROL:inst|read_data_8__reg[5]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[5]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.340      ; 8.650      ;
; -5.366 ; FMC_CONTROL:inst|read_data_5__reg[12]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[12]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.268      ; 7.428      ;
; -5.365 ; FMC_CONTROL:inst|read_data_8__reg[13]                                           ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[13]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.333      ; 8.825      ;
; -5.361 ; FMC_CONTROL:inst|read_data_8__reg[2]                                            ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[2]                                                                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.343      ; 8.638      ;
; -5.354 ; FMC_CONTROL:inst|read_data_5__reg[14]                                           ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[14]                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.268      ; 7.413      ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.340 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.532     ; 2.799      ;
; -4.340 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.532     ; 2.799      ;
; -4.251 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.110     ; 3.179      ;
; -4.251 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.110     ; 3.179      ;
; -4.250 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.103     ; 3.185      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.143 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.518     ; 2.616      ;
; -4.099 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.093     ; 3.044      ;
; -4.099 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.093     ; 3.044      ;
; -4.098 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.086     ; 3.050      ;
; -4.067 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.974      ;
; -4.067 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.974      ;
; -4.039 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.946      ;
; -4.039 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.946      ;
; -3.935 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.841      ;
; -3.935 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.841      ;
; -3.918 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.532     ; 2.377      ;
; -3.893 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.365      ;
; -3.879 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 5.255      ;
; -3.879 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 5.255      ;
; -3.878 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.335      ; 5.261      ;
; -3.862 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.062     ; 2.791      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.860 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.332      ;
; -3.851 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 5.227      ;
; -3.851 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 5.227      ;
; -3.850 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.335      ; 5.233      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.771 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.692      ;
; -3.747 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.327      ; 5.122      ;
; -3.747 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.327      ; 5.122      ;
; -3.746 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.334      ; 5.128      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.743 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.664      ;
; -3.727 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.345      ; 5.120      ;
; -3.727 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.345      ; 5.120      ;
; -3.726 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.352      ; 5.126      ;
; -3.708 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.519     ; 2.180      ;
; -3.699 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.606      ;
; -3.699 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.606      ;
; -3.699 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.345      ; 5.092      ;
; -3.699 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.345      ; 5.092      ;
; -3.698 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.352      ; 5.098      ;
; -3.664 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.570      ;
; -3.664 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.570      ;
; -3.645 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.552      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.559      ;
; -3.617 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.524      ;
; -3.603 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.510      ;
; -3.603 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.094     ; 4.510      ;
; -3.595 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.344      ; 4.987      ;
; -3.595 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.344      ; 4.987      ;
; -3.594 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.351      ; 4.993      ;
; -3.589 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.376      ; 4.966      ;
; -3.578 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.484      ;
; -3.578 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.484      ;
; -3.576 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.482      ;
; -3.576 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.482      ;
; -3.561 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.376      ; 4.938      ;
; -3.555 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.327      ; 4.930      ;
; -3.555 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.327      ; 4.930      ;
; -3.554 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.334      ; 4.936      ;
; -3.532 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.438      ;
; -3.532 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.438      ;
; -3.521 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.441      ;
; -3.513 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.419      ;
; -3.511 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 4.887      ;
; -3.511 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.328      ; 4.887      ;
; -3.510 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.335      ; 4.893      ;
; -3.493 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.413      ;
; -3.490 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.396      ;
; -3.490 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.095     ; 4.396      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.931 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 5.292      ;
; -3.931 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 5.292      ;
; -3.930 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 5.298      ;
; -3.845 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.766      ;
; -3.842 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.763      ;
; -3.842 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.763      ;
; -3.726 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 5.086      ;
; -3.726 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 5.086      ;
; -3.725 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.319      ; 5.092      ;
; -3.664 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.813     ; 2.889      ;
; -3.664 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.813     ; 2.889      ;
; -3.663 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.806     ; 2.895      ;
; -3.640 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.560      ;
; -3.637 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.558      ;
; -3.637 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.557      ;
; -3.637 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.557      ;
; -3.617 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.978      ;
; -3.617 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.978      ;
; -3.616 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.984      ;
; -3.607 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.967      ;
; -3.607 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.967      ;
; -3.606 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.319      ; 4.973      ;
; -3.578 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.206     ; 2.363      ;
; -3.575 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.206     ; 2.360      ;
; -3.575 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.206     ; 2.360      ;
; -3.531 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.452      ;
; -3.528 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.449      ;
; -3.528 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.449      ;
; -3.522 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.883      ;
; -3.522 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.883      ;
; -3.521 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.889      ;
; -3.481 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.842      ;
; -3.481 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.842      ;
; -3.480 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.848      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.381      ;
; -3.444 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.805      ;
; -3.444 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.805      ;
; -3.443 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.811      ;
; -3.436 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.357      ;
; -3.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.354      ;
; -3.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.354      ;
; -3.432 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.352      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.344      ;
; -3.402 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.311      ; 4.761      ;
; -3.402 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.311      ; 4.761      ;
; -3.401 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.318      ; 4.767      ;
; -3.395 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.316      ;
; -3.392 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.313      ;
; -3.392 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.313      ;
; -3.387 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.747      ;
; -3.387 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.747      ;
; -3.386 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.319      ; 4.753      ;
; -3.378 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.731     ; 2.638      ;
; -3.378 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.731     ; 2.638      ;
; -3.371 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.731     ; 2.631      ;
; -3.370 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.206     ; 2.155      ;
; -3.358 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.279      ;
; -3.355 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.276      ;
; -3.355 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.276      ;
; -3.340 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.814     ; 2.564      ;
; -3.340 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.814     ; 2.564      ;
; -3.339 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.807     ; 2.570      ;
; -3.323 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.244      ;
; -3.302 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.395      ; 4.698      ;
; -3.302 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.395      ; 4.698      ;
; -3.302 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.663      ;
; -3.302 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.663      ;
; -3.301 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.221      ;
; -3.301 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.669      ;
; -3.298 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.218      ;
; -3.298 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.081     ; 4.218      ;
; -3.295 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.395      ; 4.691      ;
; -3.293 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.653      ;
; -3.293 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.312      ; 4.653      ;
; -3.292 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.319      ; 4.659      ;
; -3.278 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.639      ;
; -3.278 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.313      ; 4.639      ;
; -3.277 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.320      ; 4.645      ;
; -3.274 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.206     ; 2.059      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.082     ; 4.175      ;
; -3.228 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.080     ; 4.149      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AD1_INPUT_CLK'                                                                                          ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -3.235 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 4.163      ;
; -3.205 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 4.133      ;
; -3.089 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 4.017      ;
; -3.082 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 4.010      ;
; -3.059 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.987      ;
; -2.983 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.911      ;
; -2.967 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.895      ;
; -2.943 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.871      ;
; -2.940 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.868      ;
; -2.937 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.865      ;
; -2.936 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.864      ;
; -2.913 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.841      ;
; -2.906 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.834      ;
; -2.846 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.774      ;
; -2.837 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.765      ;
; -2.821 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.749      ;
; -2.819 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.747      ;
; -2.797 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.725      ;
; -2.794 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.722      ;
; -2.791 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.719      ;
; -2.790 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.718      ;
; -2.767 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.695      ;
; -2.764 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.692      ;
; -2.761 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.689      ;
; -2.760 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.688      ;
; -2.701 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.629      ;
; -2.700 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.628      ;
; -2.691 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.619      ;
; -2.675 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.603      ;
; -2.673 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.601      ;
; -2.673 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.601      ;
; -2.651 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.579      ;
; -2.648 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.576      ;
; -2.646 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.574      ;
; -2.645 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.573      ;
; -2.644 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.572      ;
; -2.621 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.549      ;
; -2.618 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.546      ;
; -2.615 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.543      ;
; -2.614 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.542      ;
; -2.555 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.483      ;
; -2.554 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.482      ;
; -2.548 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.476      ;
; -2.545 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.473      ;
; -2.531 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.459      ;
; -2.529 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.457      ;
; -2.527 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.455      ;
; -2.527 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.455      ;
; -2.505 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.433      ;
; -2.502 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.430      ;
; -2.500 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.428      ;
; -2.499 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.427      ;
; -2.499 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.427      ;
; -2.498 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.426      ;
; -2.475 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.403      ;
; -2.472 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.400      ;
; -2.470 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.398      ;
; -2.469 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.397      ;
; -2.468 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.396      ;
; -2.409 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.337      ;
; -2.408 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.336      ;
; -2.402 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.330      ;
; -2.401 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.329      ;
; -2.399 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.327      ;
; -2.385 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.313      ;
; -2.385 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.313      ;
; -2.383 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.311      ;
; -2.381 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.309      ;
; -2.381 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.309      ;
; -2.359 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.287      ;
; -2.356 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.284      ;
; -2.354 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.282      ;
; -2.353 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.281      ;
; -2.353 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.281      ;
; -2.353 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.281      ;
; -2.352 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.280      ;
; -2.329 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.257      ;
; -2.326 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.254      ;
; -2.324 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.252      ;
; -2.323 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.251      ;
; -2.323 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.251      ;
; -2.322 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.250      ;
; -2.263 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.191      ;
; -2.263 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.191      ;
; -2.262 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.190      ;
; -2.256 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.184      ;
; -2.255 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.183      ;
; -2.253 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.181      ;
; -2.239 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.167      ;
; -2.239 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.167      ;
; -2.237 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.165      ;
; -2.236 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.164      ;
; -2.235 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.163      ;
; -2.235 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.163      ;
; -2.213 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.141      ;
; -2.210 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.138      ;
; -2.208 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.136      ;
; -2.207 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.135      ;
; -2.207 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.135      ;
; -2.207 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.093     ; 3.135      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AD2_INPUT_CLK'                                                                                          ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -3.210 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 4.140      ;
; -3.180 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 4.110      ;
; -3.080 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 4.010      ;
; -3.064 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.994      ;
; -3.034 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.964      ;
; -2.981 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.911      ;
; -2.965 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.895      ;
; -2.936 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.866      ;
; -2.935 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.865      ;
; -2.934 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.864      ;
; -2.918 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.848      ;
; -2.904 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.834      ;
; -2.888 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.818      ;
; -2.844 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.774      ;
; -2.835 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.765      ;
; -2.819 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.749      ;
; -2.817 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.747      ;
; -2.790 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.720      ;
; -2.789 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.719      ;
; -2.788 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.718      ;
; -2.772 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.702      ;
; -2.760 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.690      ;
; -2.759 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.689      ;
; -2.758 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.688      ;
; -2.742 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.672      ;
; -2.699 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.629      ;
; -2.698 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.628      ;
; -2.689 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.619      ;
; -2.673 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.603      ;
; -2.671 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.601      ;
; -2.671 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.601      ;
; -2.644 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.574      ;
; -2.644 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.574      ;
; -2.643 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.573      ;
; -2.642 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.572      ;
; -2.626 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.556      ;
; -2.614 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.544      ;
; -2.613 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.543      ;
; -2.612 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.542      ;
; -2.596 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.526      ;
; -2.553 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.483      ;
; -2.552 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.482      ;
; -2.546 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.476      ;
; -2.543 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.473      ;
; -2.529 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.459      ;
; -2.527 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.457      ;
; -2.525 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.455      ;
; -2.525 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.455      ;
; -2.498 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.428      ;
; -2.498 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.428      ;
; -2.497 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.427      ;
; -2.497 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.427      ;
; -2.496 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.426      ;
; -2.480 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.410      ;
; -2.468 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.398      ;
; -2.468 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.398      ;
; -2.467 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.397      ;
; -2.466 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.396      ;
; -2.450 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.380      ;
; -2.407 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.337      ;
; -2.406 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.336      ;
; -2.400 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.330      ;
; -2.399 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.329      ;
; -2.397 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.327      ;
; -2.383 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.313      ;
; -2.383 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.313      ;
; -2.381 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.311      ;
; -2.379 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.309      ;
; -2.379 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.309      ;
; -2.352 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.282      ;
; -2.352 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.282      ;
; -2.351 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.281      ;
; -2.351 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.281      ;
; -2.351 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.281      ;
; -2.350 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.280      ;
; -2.334 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.264      ;
; -2.322 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.252      ;
; -2.322 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.252      ;
; -2.321 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.251      ;
; -2.321 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.251      ;
; -2.320 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.250      ;
; -2.304 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.234      ;
; -2.261 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.191      ;
; -2.261 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.191      ;
; -2.260 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.190      ;
; -2.254 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.184      ;
; -2.253 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.183      ;
; -2.251 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.181      ;
; -2.237 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.167      ;
; -2.237 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.167      ;
; -2.235 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.165      ;
; -2.234 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.164      ;
; -2.233 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.163      ;
; -2.233 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.163      ;
; -2.206 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.136      ;
; -2.206 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.136      ;
; -2.205 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.135      ;
; -2.205 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.135      ;
; -2.205 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.135      ;
; -2.204 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.091     ; 3.134      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CS_NEL'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.768 ; FMC_CONTROL:inst|read_data_15__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.351      ; 0.663      ;
; -4.768 ; FMC_CONTROL:inst|read_data_15__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.351      ; 0.663      ;
; -4.767 ; FMC_CONTROL:inst|read_data_15__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.350      ; 0.663      ;
; -4.767 ; FMC_CONTROL:inst|read_data_15__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.350      ; 0.663      ;
; -4.767 ; FMC_CONTROL:inst|read_data_15__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.350      ; 0.663      ;
; -4.766 ; FMC_CONTROL:inst|read_data_15__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.349      ; 0.663      ;
; -4.766 ; FMC_CONTROL:inst|read_data_15__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.349      ; 0.663      ;
; -4.765 ; FMC_CONTROL:inst|read_data_15__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.348      ; 0.663      ;
; -4.765 ; FMC_CONTROL:inst|read_data_15__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.348      ; 0.663      ;
; -4.764 ; FMC_CONTROL:inst|read_data_15__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.347      ; 0.663      ;
; -4.764 ; FMC_CONTROL:inst|read_data_15__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.347      ; 0.663      ;
; -4.763 ; FMC_CONTROL:inst|read_data_15__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 5.346      ; 0.663      ;
; -4.368 ; FMC_CONTROL:inst|read_data_14__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.951      ; 0.663      ;
; -4.368 ; FMC_CONTROL:inst|read_data_14__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.951      ; 0.663      ;
; -4.367 ; FMC_CONTROL:inst|read_data_14__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.950      ; 0.663      ;
; -4.366 ; FMC_CONTROL:inst|read_data_14__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.949      ; 0.663      ;
; -4.366 ; FMC_CONTROL:inst|read_data_14__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.949      ; 0.663      ;
; -4.366 ; FMC_CONTROL:inst|read_data_14__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.949      ; 0.663      ;
; -4.365 ; FMC_CONTROL:inst|read_data_14__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.948      ; 0.663      ;
; -4.364 ; FMC_CONTROL:inst|read_data_14__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.947      ; 0.663      ;
; -4.363 ; FMC_CONTROL:inst|read_data_14__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.946      ; 0.663      ;
; -4.363 ; FMC_CONTROL:inst|read_data_14__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.946      ; 0.663      ;
; -4.362 ; FMC_CONTROL:inst|read_data_14__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.945      ; 0.663      ;
; -4.362 ; FMC_CONTROL:inst|read_data_14__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.945      ; 0.663      ;
; -4.257 ; FMC_CONTROL:inst|read_data_1__reg[6]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.840      ; 0.663      ;
; -4.253 ; FMC_CONTROL:inst|read_data_1__reg[15]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[15]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.836      ; 0.663      ;
; -4.222 ; FMC_CONTROL:inst|read_data_12__reg[3]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.805      ; 0.663      ;
; -4.221 ; FMC_CONTROL:inst|read_data_12__reg[2]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.804      ; 0.663      ;
; -4.220 ; FMC_CONTROL:inst|read_data_12__reg[6]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.803      ; 0.663      ;
; -4.217 ; FMC_CONTROL:inst|read_data_12__reg[5]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.800      ; 0.663      ;
; -4.217 ; FMC_CONTROL:inst|read_data_12__reg[1]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.800      ; 0.663      ;
; -4.216 ; FMC_CONTROL:inst|read_data_12__reg[7]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.799      ; 0.663      ;
; -4.215 ; FMC_CONTROL:inst|read_data_12__reg[4]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.798      ; 0.663      ;
; -4.213 ; FMC_CONTROL:inst|read_data_12__reg[0]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.796      ; 0.663      ;
; -3.928 ; FMC_CONTROL:inst|read_data_1__reg[4]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.511      ; 0.663      ;
; -3.926 ; FMC_CONTROL:inst|read_data_1__reg[8]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[8]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.509      ; 0.663      ;
; -3.525 ; FMC_CONTROL:inst|read_data_1__reg[11]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[11]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.108      ; 0.663      ;
; -3.524 ; FMC_CONTROL:inst|read_data_1__reg[9]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[9]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.107      ; 0.663      ;
; -3.523 ; FMC_CONTROL:inst|read_data_1__reg[0]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[0]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.106      ; 0.663      ;
; -3.522 ; FMC_CONTROL:inst|read_data_1__reg[7]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[7]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.105      ; 0.663      ;
; -3.522 ; FMC_CONTROL:inst|read_data_1__reg[3]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[3]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.105      ; 0.663      ;
; -3.521 ; FMC_CONTROL:inst|read_data_1__reg[1]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[1]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.104      ; 0.663      ;
; -3.519 ; FMC_CONTROL:inst|read_data_1__reg[2]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[2]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.102      ; 0.663      ;
; -3.518 ; FMC_CONTROL:inst|read_data_1__reg[13]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[13]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.101      ; 0.663      ;
; -3.516 ; FMC_CONTROL:inst|read_data_1__reg[14]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[14]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.099      ; 0.663      ;
; -3.515 ; FMC_CONTROL:inst|read_data_1__reg[12]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[12]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.098      ; 0.663      ;
; -3.514 ; FMC_CONTROL:inst|read_data_1__reg[5]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[5]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.097      ; 0.663      ;
; -3.514 ; FMC_CONTROL:inst|read_data_1__reg[10]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[10]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.097      ; 0.663      ;
; -2.703 ; FMC_CONTROL:inst|read_data_12__reg[9]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.286      ; 0.663      ;
; -2.703 ; FMC_CONTROL:inst|read_data_12__reg[10]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.286      ; 0.663      ;
; -2.703 ; FMC_CONTROL:inst|read_data_12__reg[15]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.286      ; 0.663      ;
; -2.703 ; FMC_CONTROL:inst|read_data_12__reg[12]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.286      ; 0.663      ;
; -2.703 ; FMC_CONTROL:inst|read_data_12__reg[13]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.286      ; 0.663      ;
; -2.702 ; FMC_CONTROL:inst|read_data_12__reg[14]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.285      ; 0.663      ;
; -2.701 ; FMC_CONTROL:inst|read_data_12__reg[8]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.284      ; 0.663      ;
; -2.700 ; FMC_CONTROL:inst|read_data_12__reg[11]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.283      ; 0.663      ;
; 0.452  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.746      ;
; 0.500  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[6]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[5]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.539      ; 1.559      ;
; 0.500  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.794      ;
; 0.501  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.794      ;
; 0.502  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.796      ;
; 0.503  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.796      ;
; 0.507  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.801      ;
; 0.526  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.819      ;
; 0.533  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.827      ;
; 0.533  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.827      ;
; 0.550  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.843      ;
; 0.557  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.416      ; 1.227      ;
; 0.562  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[3]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[8]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.487      ; 1.569      ;
; 0.581  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[5]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.494      ; 1.595      ;
; 0.581  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.415      ; 1.250      ;
; 0.589  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[4]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[7]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.493      ; 1.602      ;
; 0.610  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.416      ; 1.280      ;
; 0.611  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FLAG_SHOW[0]                                                                                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FPGA_CS_NEL ; 0.000        ; 2.352      ; 2.993      ;
; 0.612  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[10]                             ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[1]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.485      ; 1.617      ;
; 0.624  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.082      ; 0.918      ;
; 0.625  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.081      ; 0.918      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                             ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.351 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.472      ; 1.077      ;
; 0.429 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.157      ;
; 0.461 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.189      ;
; 0.480 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.208      ;
; 0.496 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.473      ; 1.223      ;
; 0.497 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.225      ;
; 0.499 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[7] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.227      ;
; 0.504 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.232      ;
; 0.506 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.473      ; 1.233      ;
; 0.513 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.486      ; 1.253      ;
; 0.536 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.488      ; 1.278      ;
; 0.551 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.475      ; 1.280      ;
; 0.581 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.477      ; 1.312      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_A[9]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.002      ;
; 0.716 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.472      ; 1.442      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; DA_PARAMETER_CTRL:inst7|CNT_B[9]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.059      ;
; 0.781 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.074      ;
; 0.788 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.082      ;
; 0.792 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.520      ;
; 0.823 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.564      ;
; 0.829 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.557      ;
; 0.835 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.576      ;
; 0.855 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.478      ; 1.587      ;
; 0.863 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.489      ; 1.606      ;
; 0.866 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.607      ;
; 0.871 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.599      ;
; 0.871 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.612      ;
; 0.873 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.489      ; 1.616      ;
; 0.878 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.619      ;
; 0.878 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.489      ; 1.621      ;
; 0.885 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.478      ; 1.617      ;
; 0.890 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.478      ; 1.622      ;
; 0.903 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.489      ; 1.646      ;
; 0.909 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.478      ; 1.641      ;
; 0.952 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.476      ; 1.682      ;
; 1.054 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.485      ; 1.793      ;
; 1.059 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.800      ;
; 1.065 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.806      ;
; 1.067 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.472      ; 1.793      ;
; 1.077 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.476      ; 1.807      ;
; 1.088 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.472      ; 1.814      ;
; 1.117 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.476      ; 1.856      ;
; 1.126 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.429      ;
; 1.140 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.474      ; 1.868      ;
; 1.150 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.443      ;
; 1.159 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.485      ; 1.899      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[0]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.170 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 4.024      ; 5.436      ;
; 1.171 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.475      ; 1.900      ;
; 1.175 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.487      ; 1.916      ;
; 1.181 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.476      ; 1.911      ;
; 1.187 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.475      ; 1.916      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.416 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.176      ;
; 0.434 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.801      ;
; 0.535 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.507      ; 1.296      ;
; 0.560 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.507      ; 1.321      ;
; 0.604 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.488      ; 1.346      ;
; 0.624 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.917      ;
; 0.647 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 1.388      ;
; 0.661 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.954      ;
; 0.674 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.967      ;
; 0.674 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.967      ;
; 0.685 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.467      ;
; 0.687 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.507      ; 1.448      ;
; 0.690 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.983      ;
; 0.724 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.078      ; 1.015      ;
; 0.727 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.509      ;
; 0.741 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.034      ;
; 0.752 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.534      ;
; 0.755 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.515      ;
; 0.770 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 1.082      ;
; 0.772 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.532      ;
; 0.785 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.078      ;
; 0.792 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.085      ;
; 0.812 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.105      ;
; 0.891 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.488      ; 1.633      ;
; 0.896 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 1.637      ;
; 0.896 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.678      ;
; 0.926 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.708      ;
; 0.929 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.488      ; 1.671      ;
; 0.956 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.242      ;
; 0.960 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.087      ; 1.259      ;
; 0.963 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.094      ; 1.269      ;
; 0.991 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 1.732      ;
; 0.992 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.284      ;
; 1.020 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.780      ;
; 1.028 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.095      ; 1.335      ;
; 1.029 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 1.770      ;
; 1.033 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.095      ; 1.340      ;
; 1.039 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.799      ;
; 1.103 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 1.885      ;
; 1.115 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.557      ; 1.884      ;
; 1.137 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.557      ; 1.906      ;
; 1.139 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 1.899      ;
; 1.150 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.488      ; 1.892      ;
; 1.158 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[5]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.092      ; 1.462      ;
; 1.161 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 1.473      ;
; 1.169 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.462      ;
; 1.176 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.100      ; 1.488      ;
; 1.188 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.474      ;
; 1.190 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.483      ;
; 1.194 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.481      ;
; 1.201 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.095      ; 1.508      ;
; 1.203 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.094      ; 1.509      ;
; 1.215 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.507      ;
; 1.220 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[7]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.523      ;
; 1.224 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.094      ; 1.530      ;
; 1.232 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.089      ; 1.533      ;
; 1.236 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.528      ;
; 1.236 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.528      ;
; 1.263 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.390     ; 1.085      ;
; 1.268 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.095      ; 1.575      ;
; 1.269 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.506      ; 2.029      ;
; 1.270 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.390     ; 1.092      ;
; 1.271 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.390     ; 1.093      ;
; 1.272 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.390     ; 1.094      ;
; 1.280 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.567      ;
; 1.280 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.566      ;
; 1.302 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.570      ; 2.084      ;
; 1.313 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 2.054      ;
; 1.338 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.067      ; 1.617      ;
; 1.352 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.067      ; 1.631      ;
; 1.365 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[2]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.092      ; 1.669      ;
; 1.414 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.706      ;
; 1.429 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.722      ;
; 1.440 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.507      ; 2.201      ;
; 1.475 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.086      ; 1.773      ;
; 1.491 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.778      ;
; 1.525 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.087      ; 1.824      ;
; 1.530 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.087      ; 1.829      ;
; 1.532 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.557      ; 2.301      ;
; 1.548 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.835      ;
; 1.562 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 2.303      ;
; 1.603 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.895      ;
; 1.603 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.895      ;
; 1.625 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.067      ; 1.904      ;
; 1.664 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.487      ; 2.405      ;
; 1.670 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.390     ; 1.492      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 0.746      ;
; 0.444 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.473      ; 1.171      ;
; 0.452 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.746      ;
; 0.467 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.473      ; 1.194      ;
; 0.487 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 1.216      ;
; 0.502 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.795      ;
; 0.510 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 0.803      ;
; 0.547 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.275      ;
; 0.577 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.305      ;
; 0.683 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.471      ;
; 0.716 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.504      ;
; 0.721 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.509      ;
; 0.730 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.023      ;
; 0.749 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.477      ;
; 0.772 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.085      ;
; 0.794 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.522      ;
; 0.801 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.529      ;
; 0.812 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.105      ;
; 0.868 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 1.597      ;
; 0.878 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.171      ;
; 0.956 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.269      ;
; 0.962 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.275      ;
; 0.972 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.285      ;
; 0.974 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.266      ;
; 0.996 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.724      ;
; 1.000 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.294      ;
; 1.013 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.307      ;
; 1.042 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.355      ;
; 1.043 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.771      ;
; 1.054 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.367      ;
; 1.054 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.367      ;
; 1.060 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.084      ; 1.356      ;
; 1.067 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.361      ;
; 1.070 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.362      ;
; 1.084 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.376      ;
; 1.093 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 1.822      ;
; 1.096 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.391      ;
; 1.099 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.887      ;
; 1.110 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.898      ;
; 1.110 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.898      ;
; 1.116 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.413      ;
; 1.126 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 1.914      ;
; 1.151 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.445      ;
; 1.155 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.468      ;
; 1.156 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.884      ;
; 1.172 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.485      ;
; 1.172 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.485      ;
; 1.177 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.470      ;
; 1.188 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.481      ;
; 1.200 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.513      ;
; 1.207 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.393     ; 1.026      ;
; 1.212 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.089      ; 1.513      ;
; 1.216 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.529      ;
; 1.219 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.514      ;
; 1.221 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.534      ;
; 1.224 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.537      ;
; 1.246 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.538      ;
; 1.257 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.549      ;
; 1.261 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 1.989      ;
; 1.284 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.576      ;
; 1.285 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.577      ;
; 1.295 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.589      ;
; 1.338 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.630      ;
; 1.345 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.578      ; 2.135      ;
; 1.362 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.657      ;
; 1.373 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.686      ;
; 1.374 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.687      ;
; 1.374 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.101      ; 1.687      ;
; 1.382 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.674      ;
; 1.395 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 2.183      ;
; 1.400 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.217      ;
; 1.412 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 2.200      ;
; 1.414 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 2.142      ;
; 1.415 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.089      ; 1.716      ;
; 1.417 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.576      ; 2.205      ;
; 1.423 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.474      ; 2.151      ;
; 1.432 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[4]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.077      ; 1.721      ;
; 1.446 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.263      ;
; 1.450 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.267      ;
; 1.450 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.267      ;
; 1.460 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.277      ;
; 1.464 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 2.193      ;
; 1.465 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.282      ;
; 1.476 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 2.205      ;
; 1.479 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.089      ; 1.780      ;
; 1.553 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.578      ; 2.343      ;
; 1.557 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.374      ;
; 1.560 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.475      ; 2.289      ;
; 1.571 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.395     ; 1.388      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.464 ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.503 ; DA_PARAMETER_CTRL:inst7|flag      ; DA_PARAMETER_CTRL:inst7|flag_reg  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.718 ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.012      ;
; 0.734 ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.734 ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.735 ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.031      ;
; 0.736 ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.031      ;
; 0.736 ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.031      ;
; 0.736 ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.031      ;
; 0.737 ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.755 ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.760 ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[12]      ; CNT32:u_AD1_CNT32|Q1BASE[12]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[4]       ; CNT32:u_AD1_CNT32|Q1BASE[4]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[18]      ; CNT32:u_AD2_CNT32|Q1BASE[18]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[12]      ; CNT32:u_AD2_CNT32|Q1BASE[12]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[4]       ; CNT32:u_AD2_CNT32|Q1BASE[4]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; DA_PARAMETER_CTRL:inst7|ACC_B[30] ; DA_PARAMETER_CTRL:inst7|ACC_B[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; DA_PARAMETER_CTRL:inst7|ACC_A[12] ; DA_PARAMETER_CTRL:inst7|ACC_A[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; DA_PARAMETER_CTRL:inst7|ACC_A[4]  ; DA_PARAMETER_CTRL:inst7|ACC_A[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[30]      ; CNT32:u_AD1_CNT32|Q1BASE[30]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[20]      ; CNT32:u_AD1_CNT32|Q1BASE[20]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[11]      ; CNT32:u_AD1_CNT32|Q1BASE[11]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[10]      ; CNT32:u_AD1_CNT32|Q1BASE[10]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[8]       ; CNT32:u_AD1_CNT32|Q1BASE[8]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[11]      ; CNT32:u_AD2_CNT32|Q1BASE[11]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[10]      ; CNT32:u_AD2_CNT32|Q1BASE[10]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[8]       ; CNT32:u_AD2_CNT32|Q1BASE[8]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|ACC_B[29] ; DA_PARAMETER_CTRL:inst7|ACC_B[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|ACC_A[11] ; DA_PARAMETER_CTRL:inst7|ACC_A[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AD1_INPUT_CLK'                                                                                          ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.497 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[0]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 0.758      ;
; 0.793 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; CNT32:u_AD1_CNT32|Q1[31] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.059      ;
; 0.806 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.074      ;
; 0.977 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.238      ;
; 1.044 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.049      ; 1.305      ;
; 1.133 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.416      ;
; 1.139 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.408      ;
; 1.140 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.408      ;
; 1.140 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.409      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.409      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.409      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.409      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.410      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.410      ;
; 1.141 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.410      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.425      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.411      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.411      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.411      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.416      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.417      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.418      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.418      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.418      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.418      ;
; 1.151 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.419      ;
; 1.151 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.419      ;
; 1.151 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.420      ;
; 1.151 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.420      ;
; 1.157 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.425      ;
; 1.157 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.426      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.426      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.426      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.426      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.426      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.427      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.427      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.427      ;
; 1.158 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.427      ;
; 1.160 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.428      ;
; 1.160 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.428      ;
; 1.160 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.429      ;
; 1.160 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.429      ;
; 1.257 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.540      ;
; 1.266 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.549      ;
; 1.270 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.539      ;
; 1.271 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.539      ;
; 1.271 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.540      ;
; 1.272 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.540      ;
; 1.272 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.540      ;
; 1.272 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.541      ;
; 1.272 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.541      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.556      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.542      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.542      ;
; 1.273 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.542      ;
; 1.274 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.071      ; 1.557      ;
; 1.279 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.548      ;
; 1.280 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.548      ;
; 1.280 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.549      ;
; 1.281 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.549      ;
; 1.281 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.056      ; 1.549      ;
; 1.281 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.550      ;
; 1.281 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.057      ; 1.550      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AD2_INPUT_CLK'                                                                                          ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.497 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[0]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 0.758      ;
; 0.793 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; CNT32:u_AD2_CNT32|Q1[31] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.059      ;
; 0.807 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.074      ;
; 0.974 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.235      ;
; 1.029 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.049      ; 1.290      ;
; 1.132 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.416      ;
; 1.140 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.408      ;
; 1.141 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.408      ;
; 1.141 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.425      ;
; 1.141 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.409      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.409      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.409      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.409      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.410      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.410      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.410      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.411      ;
; 1.149 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.416      ;
; 1.149 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.417      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.417      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.418      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.418      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.418      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.418      ;
; 1.152 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.419      ;
; 1.152 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.419      ;
; 1.152 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.420      ;
; 1.158 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.425      ;
; 1.158 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.426      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.426      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.426      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.426      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.426      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.427      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.427      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.427      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.427      ;
; 1.161 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.428      ;
; 1.161 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.428      ;
; 1.161 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.429      ;
; 1.256 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.540      ;
; 1.265 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.549      ;
; 1.271 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.539      ;
; 1.272 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.539      ;
; 1.272 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.556      ;
; 1.272 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.540      ;
; 1.273 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.540      ;
; 1.273 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.557      ;
; 1.273 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.540      ;
; 1.273 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.541      ;
; 1.274 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.541      ;
; 1.274 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.541      ;
; 1.274 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.542      ;
; 1.274 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.542      ;
; 1.274 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.542      ;
; 1.280 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.548      ;
; 1.281 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.548      ;
; 1.281 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.565      ;
; 1.281 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.056      ; 1.549      ;
; 1.282 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.549      ;
; 1.282 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.072      ; 1.566      ;
; 1.282 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.055      ; 1.549      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -6.525 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.523     ; 1.945      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.522     ; 1.911      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.490 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.514     ; 1.919      ;
; -6.133 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.110     ; 1.966      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.097 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.100     ; 1.940      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
; -6.057 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.109     ; 1.891      ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'AD1_INPUT_CLK'                                                                                            ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.492 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.579     ; 1.904      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
; -2.484 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.590     ; 1.885      ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'AD2_INPUT_CLK'                                                                                             ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.962 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.151     ; 1.802      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
; -1.922 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.142     ; 1.771      ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'AD2_INPUT_CLK'                                                                                             ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.194 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.882     ; 1.554      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
; 2.250 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.892     ; 1.600      ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'AD1_INPUT_CLK'                                                                                            ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.740 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.292     ; 1.690      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
; 2.743 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.281     ; 1.704      ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.919 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.542     ; 1.699      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.954 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.533     ; 1.743      ;
; 4.987 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.543     ; 1.766      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.299 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.908     ; 1.713      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.301 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.916     ; 1.707      ;
; 5.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.917     ; 1.737      ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 11.27 MHz  ; 11.27 MHz       ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ;                                                               ;
; 109.42 MHz ; 109.42 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 136.35 MHz ; 136.35 MHz      ; FPGA_CS_NEL                                       ;                                                               ;
; 209.56 MHz ; 209.56 MHz      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ;                                                               ;
; 216.31 MHz ; 216.31 MHz      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ;                                                               ;
; 263.78 MHz ; 250.0 MHz       ; AD1_INPUT_CLK                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 265.18 MHz ; 250.0 MHz       ; AD2_INPUT_CLK                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -87.765 ; -2843.257     ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -10.778 ; -3658.115     ;
; FPGA_CS_NEL                                       ; -7.015  ; -1687.381     ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -4.053  ; -134.776      ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -3.623  ; -120.686      ;
; AD1_INPUT_CLK                                     ; -2.791  ; -60.873       ;
; AD2_INPUT_CLK                                     ; -2.771  ; -67.184       ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                       ; -4.285 ; -201.808      ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; 0.337  ; 0.000         ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 0.383  ; 0.000         ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 0.383  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.415  ; 0.000         ;
; AD1_INPUT_CLK                                     ; 0.445  ; 0.000         ;
; AD2_INPUT_CLK                                     ; 0.445  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -5.954 ; -367.214      ;
; AD1_INPUT_CLK                                     ; -2.196 ; -70.144       ;
; AD2_INPUT_CLK                                     ; -1.736 ; -54.800       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; AD2_INPUT_CLK                                     ; 1.929 ; 0.000         ;
; AD1_INPUT_CLK                                     ; 2.425 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 4.414 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -4.000 ; -341.734      ;
; FPGA_CS_NEL                                       ; -3.201 ; -493.834      ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -3.201 ; -106.939      ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -3.201 ; -106.939      ;
; AD1_INPUT_CLK                                     ; -3.000 ; -52.071       ;
; AD2_INPUT_CLK                                     ; -3.000 ; -52.071       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3.047  ; 0.000         ;
; CLK                                               ; 9.943  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                    ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -87.765 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 89.092     ;
; -87.717 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 89.044     ;
; -87.675 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 89.002     ;
; -87.640 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.967     ;
; -87.639 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.966     ;
; -87.627 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.954     ;
; -87.592 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.919     ;
; -87.591 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.918     ;
; -87.557 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.884     ;
; -87.549 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.876     ;
; -87.514 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.841     ;
; -87.513 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.840     ;
; -87.511 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.838     ;
; -87.509 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.836     ;
; -87.501 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.828     ;
; -87.466 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.793     ;
; -87.465 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.792     ;
; -87.463 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.790     ;
; -87.432 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.759     ;
; -87.431 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.758     ;
; -87.423 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.750     ;
; -87.399 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.726     ;
; -87.388 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.715     ;
; -87.387 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.714     ;
; -87.385 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.712     ;
; -87.384 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.711     ;
; -87.383 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.710     ;
; -87.375 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.702     ;
; -87.351 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.678     ;
; -87.340 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.667     ;
; -87.339 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.666     ;
; -87.337 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.664     ;
; -87.306 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.633     ;
; -87.305 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.632     ;
; -87.299 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.626     ;
; -87.297 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.624     ;
; -87.273 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.600     ;
; -87.263 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.590     ;
; -87.262 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.589     ;
; -87.261 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.588     ;
; -87.259 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.586     ;
; -87.258 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.585     ;
; -87.257 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.584     ;
; -87.251 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.578     ;
; -87.249 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.576     ;
; -87.225 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.552     ;
; -87.215 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.542     ;
; -87.214 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.541     ;
; -87.213 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.540     ;
; -87.211 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.538     ;
; -87.180 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.507     ;
; -87.179 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.506     ;
; -87.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.500     ;
; -87.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.500     ;
; -87.171 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.498     ;
; -87.147 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.474     ;
; -87.137 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.464     ;
; -87.137 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.464     ;
; -87.136 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.463     ;
; -87.135 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.462     ;
; -87.133 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.460     ;
; -87.132 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.459     ;
; -87.131 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.458     ;
; -87.125 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.452     ;
; -87.125 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.452     ;
; -87.123 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.450     ;
; -87.099 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.426     ;
; -87.089 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.416     ;
; -87.089 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.416     ;
; -87.088 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.415     ;
; -87.087 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.414     ;
; -87.085 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.412     ;
; -87.054 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.381     ;
; -87.054 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.381     ;
; -87.053 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.380     ;
; -87.047 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.374     ;
; -87.047 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.374     ;
; -87.045 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.372     ;
; -87.021 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.348     ;
; -87.011 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.338     ;
; -87.011 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.338     ;
; -87.010 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[13]~_Duplicate_14 ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.337     ;
; -87.010 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.337     ;
; -87.009 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[1]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.336     ;
; -87.007 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.334     ;
; -87.006 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.333     ;
; -87.006 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.333     ;
; -87.005 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.332     ;
; -86.999 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.326     ;
; -86.999 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.326     ;
; -86.997 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.324     ;
; -86.973 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.300     ;
; -86.963 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.290     ;
; -86.963 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.290     ;
; -86.962 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[13]~_Duplicate_14 ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.289     ;
; -86.962 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.289     ;
; -86.959 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.286     ;
; -86.928 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.255     ;
; -86.928 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.255     ;
; -86.927 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[12]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.325      ; 88.254     ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -10.778 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.238     ; 6.484      ;
; -10.754 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.583     ; 7.115      ;
; -10.703 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.573     ; 7.074      ;
; -10.696 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.584     ; 7.056      ;
; -10.633 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.562     ; 7.015      ;
; -10.627 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.582     ; 6.989      ;
; -10.607 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.588     ; 6.963      ;
; -10.554 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.512     ; 6.986      ;
; -10.503 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.502     ; 6.945      ;
; -10.496 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.513     ; 6.927      ;
; -10.470 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.581     ; 6.833      ;
; -10.449 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.592     ; 6.801      ;
; -10.447 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.583     ; 6.808      ;
; -10.433 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.491     ; 6.886      ;
; -10.427 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.511     ; 6.860      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.420 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.755      ;
; -10.407 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.517     ; 6.834      ;
; -10.406 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[15]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.231     ; 6.119      ;
; -10.396 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.573     ; 6.767      ;
; -10.393 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.216     ; 6.121      ;
; -10.389 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.584     ; 6.749      ;
; -10.366 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.960     ; 7.350      ;
; -10.366 ; FMC_CONTROL:inst|addr[13]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.963     ; 7.347      ;
; -10.329 ; FMC_CONTROL:inst|addr[3]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.960     ; 7.313      ;
; -10.326 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.562     ; 6.708      ;
; -10.320 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.582     ; 6.682      ;
; -10.313 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.236     ; 6.021      ;
; -10.308 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.583     ; 6.669      ;
; -10.300 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.588     ; 6.656      ;
; -10.294 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.562     ; 6.676      ;
; -10.270 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.510     ; 6.704      ;
; -10.269 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.250     ; 5.963      ;
; -10.257 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.573     ; 6.628      ;
; -10.250 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.584     ; 6.610      ;
; -10.249 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.521     ; 6.672      ;
; -10.233 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_1__reg[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.245     ; 5.932      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.220 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.538     ; 6.626      ;
; -10.211 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.227     ; 5.928      ;
; -10.209 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.246     ; 5.907      ;
; -10.195 ; FMC_CONTROL:inst|addr[15]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.963     ; 7.176      ;
; -10.187 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.562     ; 6.569      ;
; -10.182 ; FMC_CONTROL:inst|addr[10]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.075     ; 7.051      ;
; -10.181 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.582     ; 6.543      ;
; -10.163 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.581     ; 6.526      ;
; -10.161 ; FMC_CONTROL:inst|addr[6]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.588     ; 6.517      ;
; -10.142 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.592     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.120 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|read_data_4__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.570     ; 6.494      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.117 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|read_data_3__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.228     ; 5.833      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.113 ; FMC_CONTROL:inst|addr[4]                         ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.609     ; 6.448      ;
; -10.094 ; FMC_CONTROL:inst|addr[7]                         ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.491     ; 6.547      ;
; -10.085 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.596     ; 6.433      ;
; -10.082 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.242     ; 5.784      ;
; -10.079 ; FMC_CONTROL:inst|addr[5]                         ; FMC_CONTROL:inst|rd_data_reg[3]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.574     ; 6.449      ;
; -10.076 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[12]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.231     ; 5.789      ;
; -10.067 ; FMC_CONTROL:inst|addr[14]                        ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.962     ; 7.049      ;
; -10.046 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[14]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.231     ; 5.759      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; FMC_CONTROL:inst|addr[12]                        ; FMC_CONTROL:inst|read_data_9__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.966     ; 7.018      ;
; -10.040 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0] ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -6.772     ; 3.212      ;
; -10.040 ; FMC_CONTROL:inst|addr[0]                         ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.216     ; 5.768      ;
; -10.040 ; FMC_CONTROL:inst|addr[13]                        ; FMC_CONTROL:inst|read_data_9__reg[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.969     ; 7.015      ;
+---------+--------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CS_NEL'                                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -7.015 ; CNT32:u_AD2_CNT32|Q1BASE[3]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.290      ; 6.931      ;
; -6.617 ; FMC_CONTROL:inst|read_data_3__reg[5]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.704      ; 7.495      ;
; -6.570 ; CNT32:u_AD1_CNT32|Q1BASE[3]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.882      ; 9.443      ;
; -6.387 ; FMC_CONTROL:inst|read_data_6__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.608      ; 7.182      ;
; -6.272 ; CNT32:u_AD2_CNT32|Q1BASE[15]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.790      ; 7.921      ;
; -6.228 ; CNT32:u_AD2_CNT32|Q1BASE[5]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.849      ; 8.248      ;
; -6.154 ; CNT32:u_AD1_CNT32|Q1BASE[4]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.568      ; 8.888      ;
; -6.144 ; CNT32:u_AD1_CNT32|Q1BASE[11]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.906      ; 9.051      ;
; -6.104 ; CNT32:u_AD1_CNT32|Q1BASE[31]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.035      ; 8.130      ;
; -6.090 ; CNT32:u_AD1_CNT32|Q1BASE[6]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.879      ; 8.967      ;
; -6.087 ; CNT32:u_AD1_CNT32|Q1BASE[15]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.751      ; 9.010      ;
; -6.070 ; CNT32:u_AD1_CNT32|Q1BASE[25]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.597      ; 7.654      ;
; -6.063 ; CNT32:u_AD1_CNT32|Q1BASE[14]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.418      ; 8.192      ;
; -6.062 ; CNT32:u_AD1_CNT32|Q1BASE[8]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.554      ; 8.474      ;
; -6.061 ; FMC_CONTROL:inst|read_data_3__reg[7]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.463      ; 7.713      ;
; -6.048 ; CNT32:u_AD1_CNT32|Q1BASE[12]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.552      ; 8.454      ;
; -6.029 ; FMC_CONTROL:inst|read_data_8__reg[3]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.139      ; 7.859      ;
; -6.028 ; CNT32:u_AD2_CNT32|Q1BASE[8]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.660      ; 7.681      ;
; -6.014 ; FMC_CONTROL:inst|read_data_9__reg[6]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.346      ; 9.237      ;
; -5.958 ; CNT32:u_AD2_CNT32|Q1BASE[10]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.569      ; 7.256      ;
; -5.932 ; CNT32:u_AD1_CNT32|Q1BASE[1]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.620      ; 8.553      ;
; -5.932 ; CNT32:u_AD2_CNT32|Q1BASE[14]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.785      ; 7.571      ;
; -5.919 ; CNT32:u_AD1_CNT32|Q1BASE[7]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.338      ; 8.106      ;
; -5.919 ; CNT32:u_AD2_CNT32|Q1BASE[2]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.373      ; 7.286      ;
; -5.882 ; CNT32:u_AD1_CNT32|Q1BASE[10]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.550      ; 8.430      ;
; -5.834 ; CNT32:u_AD2_CNT32|Q1BASE[4]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.289      ; 7.110      ;
; -5.809 ; CNT32:u_AD1_CNT32|Q1BASE[9]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.427      ; 9.293      ;
; -5.803 ; CNT32:u_AD1_CNT32|Q1BASE[20]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.551      ; 7.213      ;
; -5.792 ; CNT32:u_AD1_CNT32|Q1BASE[13]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.343      ; 8.000      ;
; -5.781 ; CNT32:u_AD1_CNT32|Q1BASE[0]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.749      ; 8.383      ;
; -5.773 ; CNT32:u_AD1_CNT32|Q1BASE[26]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.547      ; 7.174      ;
; -5.761 ; CNT32:u_AD1_CNT32|Q1BASE[18]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.548      ; 7.167      ;
; -5.761 ; FMC_CONTROL:inst|read_data_8__reg[8]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.034      ; 8.811      ;
; -5.702 ; CNT32:u_AD2_CNT32|Q1BASE[7]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.285      ; 6.974      ;
; -5.701 ; CNT32:u_AD1_CNT32|Q1BASE[22]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.550      ; 7.104      ;
; -5.700 ; CNT32:u_AD1_CNT32|Q1BASE[17]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.761      ; 7.454      ;
; -5.694 ; FMC_CONTROL:inst|read_data_2__reg[14] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.100      ; 7.675      ;
; -5.648 ; FMC_CONTROL:inst|read_data_8__reg[14] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.902      ; 8.561      ;
; -5.648 ; FMC_CONTROL:inst|read_data_5__reg[13] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.025      ; 7.119      ;
; -5.632 ; CNT32:u_AD2_CNT32|Q1BASE[13]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.286      ; 6.909      ;
; -5.618 ; CNT32:u_AD2_CNT32|Q1BASE[11]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.287      ; 6.896      ;
; -5.611 ; FMC_CONTROL:inst|read_data_2__reg[2]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.051      ; 7.672      ;
; -5.611 ; FMC_CONTROL:inst|read_data_3__reg[15] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.587      ; 8.213      ;
; -5.607 ; FMC_CONTROL:inst|read_data_7__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.536      ; 8.019      ;
; -5.604 ; FMC_CONTROL:inst|read_data_6__reg[11] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.229      ; 7.848      ;
; -5.597 ; FMC_CONTROL:inst|read_data_5__reg[11] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.785      ; 7.398      ;
; -5.593 ; CNT32:u_AD2_CNT32|Q1BASE[9]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.286      ; 6.870      ;
; -5.572 ; FMC_CONTROL:inst|read_data_7__reg[12] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.417      ; 8.004      ;
; -5.565 ; CNT32:u_AD2_CNT32|Q1BASE[0]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.290      ; 6.842      ;
; -5.554 ; CNT32:u_AD2_CNT32|Q1BASE[22]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.764      ; 7.311      ;
; -5.550 ; CNT32:u_AD2_CNT32|Q1BASE[18]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.850      ; 7.266      ;
; -5.544 ; CNT32:u_AD1_CNT32|Q1BASE[19]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.548      ; 6.949      ;
; -5.538 ; CNT32:u_AD2_CNT32|Q1BASE[1]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.284      ; 6.810      ;
; -5.536 ; CNT32:u_AD1_CNT32|Q1BASE[24]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.546      ; 6.936      ;
; -5.535 ; CNT32:u_AD2_CNT32|Q1BASE[17]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.849      ; 7.237      ;
; -5.531 ; CNT32:u_AD1_CNT32|Q1BASE[27]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.548      ; 7.243      ;
; -5.529 ; FMC_CONTROL:inst|read_data_8__reg[7]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.898      ; 8.442      ;
; -5.529 ; FMC_CONTROL:inst|read_data_5__reg[15] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.950      ; 7.354      ;
; -5.528 ; FMC_CONTROL:inst|read_data_8__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.890      ; 8.434      ;
; -5.528 ; FMC_CONTROL:inst|read_data_4__reg[8]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.286      ; 7.830      ;
; -5.528 ; FMC_CONTROL:inst|read_data_4__reg[4]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.669      ; 8.069      ;
; -5.525 ; FMC_CONTROL:inst|read_data_6__reg[8]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.168      ; 7.704      ;
; -5.511 ; CNT32:u_AD1_CNT32|Q1BASE[29]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.438      ; 6.940      ;
; -5.510 ; FMC_CONTROL:inst|read_data_8__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.888      ; 8.415      ;
; -5.507 ; FMC_CONTROL:inst|read_data_6__reg[0]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.602      ; 7.119      ;
; -5.507 ; FMC_CONTROL:inst|read_data_4__reg[9]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.201      ; 7.722      ;
; -5.506 ; CNT32:u_AD1_CNT32|Q1BASE[30]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.439      ; 7.103      ;
; -5.506 ; FMC_CONTROL:inst|read_data_4__reg[1]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.200      ; 7.721      ;
; -5.502 ; FMC_CONTROL:inst|read_data_9__reg[3]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.346      ; 8.729      ;
; -5.500 ; CNT32:u_AD1_CNT32|Q1BASE[28]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.552      ; 6.912      ;
; -5.497 ; CNT32:u_AD2_CNT32|Q1BASE[12]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.288      ; 6.776      ;
; -5.497 ; FMC_CONTROL:inst|read_data_4__reg[3]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.671      ; 8.045      ;
; -5.491 ; FMC_CONTROL:inst|read_data_8__reg[5]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.899      ; 8.405      ;
; -5.484 ; CNT32:u_AD1_CNT32|Q1BASE[16]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.547      ; 6.884      ;
; -5.480 ; FMC_CONTROL:inst|read_data_9__reg[4]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.344      ; 8.700      ;
; -5.476 ; CNT32:u_AD1_CNT32|Q1BASE[2]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.796      ; 8.435      ;
; -5.469 ; FMC_CONTROL:inst|read_data_4__reg[12] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.203      ; 7.681      ;
; -5.458 ; FMC_CONTROL:inst|read_data_8__reg[12] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.183      ; 8.713      ;
; -5.457 ; FMC_CONTROL:inst|read_data_2__reg[0]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.102      ; 7.441      ;
; -5.447 ; FMC_CONTROL:inst|read_data_4__reg[6]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.671      ; 7.999      ;
; -5.446 ; FMC_CONTROL:inst|read_data_2__reg[13] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.050      ; 7.506      ;
; -5.439 ; FMC_CONTROL:inst|read_data_8__reg[9]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.903      ; 8.358      ;
; -5.438 ; FMC_CONTROL:inst|read_data_8__reg[2]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.902      ; 8.350      ;
; -5.425 ; CNT32:u_AD2_CNT32|Q1BASE[21]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.780      ; 7.197      ;
; -5.422 ; FMC_CONTROL:inst|read_data_5__reg[2]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.852      ; 7.285      ;
; -5.421 ; FMC_CONTROL:inst|read_data_9__reg[0]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 4.004      ; 8.441      ;
; -5.418 ; FMC_CONTROL:inst|read_data_8__reg[13] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.892      ; 8.491      ;
; -5.408 ; CNT32:u_AD1_CNT32|Q1BASE[23]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.544      ; 7.117      ;
; -5.398 ; FMC_CONTROL:inst|read_data_3__reg[6]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.459      ; 7.871      ;
; -5.397 ; FMC_CONTROL:inst|read_data_6__reg[13] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.233      ; 7.646      ;
; -5.396 ; CNT32:u_AD1_CNT32|Q1BASE[21]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.545      ; 7.105      ;
; -5.389 ; FMC_CONTROL:inst|read_data_6__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.228      ; 7.626      ;
; -5.384 ; FMC_CONTROL:inst|read_data_2__reg[10] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.110      ; 7.510      ;
; -5.379 ; FMC_CONTROL:inst|read_data_9__reg[9]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.750      ; 8.144      ;
; -5.374 ; CNT32:u_AD2_CNT32|Q1BASE[26]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.572      ; 6.796      ;
; -5.369 ; CNT32:u_AD1_CNT32|Q1BASE[5]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.682      ; 8.110      ;
; -5.369 ; FMC_CONTROL:inst|read_data_8__reg[10] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.900      ; 8.279      ;
; -5.360 ; FMC_CONTROL:inst|read_data_4__reg[10] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.204      ; 7.580      ;
; -5.350 ; FMC_CONTROL:inst|read_data_5__reg[12] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.950      ; 7.180      ;
; -5.349 ; FMC_CONTROL:inst|read_data_9__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 3.997      ; 8.356      ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.053 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.387     ; 2.658      ;
; -4.053 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.387     ; 2.658      ;
; -3.976 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.008     ; 2.997      ;
; -3.975 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.013     ; 2.991      ;
; -3.975 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.013     ; 2.991      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.883 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.374     ; 2.501      ;
; -3.826 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.993     ; 2.862      ;
; -3.825 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.998     ; 2.856      ;
; -3.825 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.998     ; 2.856      ;
; -3.772 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.691      ;
; -3.772 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.691      ;
; -3.747 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.666      ;
; -3.747 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.666      ;
; -3.653 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.387     ; 2.258      ;
; -3.650 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.266      ;
; -3.637 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.553      ;
; -3.637 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.553      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.612 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.228      ;
; -3.598 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.939     ; 2.651      ;
; -3.573 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.296      ; 4.908      ;
; -3.572 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.902      ;
; -3.572 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.902      ;
; -3.548 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.296      ; 4.883      ;
; -3.547 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.877      ;
; -3.547 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.877      ;
; -3.483 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.376     ; 2.099      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.480 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.412      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.455 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.070     ; 4.387      ;
; -3.447 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.366      ;
; -3.447 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.366      ;
; -3.438 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.293      ; 4.770      ;
; -3.437 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.288      ; 4.764      ;
; -3.437 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.288      ; 4.764      ;
; -3.423 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.311      ; 4.773      ;
; -3.422 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.306      ; 4.767      ;
; -3.422 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.306      ; 4.767      ;
; -3.398 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.311      ; 4.748      ;
; -3.397 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.306      ; 4.742      ;
; -3.397 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.306      ; 4.742      ;
; -3.372 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.291      ;
; -3.370 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.286      ;
; -3.370 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.286      ;
; -3.358 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.277      ;
; -3.358 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.277      ;
; -3.347 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.083     ; 4.266      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.345 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.274      ;
; -3.317 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.365      ; 4.684      ;
; -3.292 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.365      ; 4.659      ;
; -3.288 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.308      ; 4.635      ;
; -3.287 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.303      ; 4.629      ;
; -3.287 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.303      ; 4.629      ;
; -3.281 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.197      ;
; -3.281 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.197      ;
; -3.278 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.194      ;
; -3.278 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.194      ;
; -3.253 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.089     ; 4.166      ;
; -3.253 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.089     ; 4.166      ;
; -3.248 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.296      ; 4.583      ;
; -3.247 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.177      ;
; -3.247 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.577      ;
; -3.247 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.291      ; 4.577      ;
; -3.240 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.293      ; 4.572      ;
; -3.240 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.156      ;
; -3.240 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.156      ;
; -3.239 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.288      ; 4.566      ;
; -3.239 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.288      ; 4.566      ;
; -3.237 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.086     ; 4.153      ;
; -3.236 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -2.387     ; 1.841      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.623 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.282      ; 4.944      ;
; -3.622 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.938      ;
; -3.622 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.938      ;
; -3.576 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.506      ;
; -3.567 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.497      ;
; -3.567 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.497      ;
; -3.453 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.282      ; 4.774      ;
; -3.452 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.768      ;
; -3.452 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.768      ;
; -3.408 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.737     ; 2.700      ;
; -3.407 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.742     ; 2.694      ;
; -3.407 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.742     ; 2.694      ;
; -3.406 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.336      ;
; -3.397 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.327      ;
; -3.397 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.327      ;
; -3.375 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.305      ;
; -3.361 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.091     ; 2.262      ;
; -3.352 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.091     ; 2.253      ;
; -3.352 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.091     ; 2.253      ;
; -3.332 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.282      ; 4.653      ;
; -3.331 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.647      ;
; -3.331 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.647      ;
; -3.314 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.280      ; 4.633      ;
; -3.313 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.627      ;
; -3.313 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.627      ;
; -3.285 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.215      ;
; -3.276 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.206      ;
; -3.276 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.206      ;
; -3.205 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.135      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.202 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 4.131      ;
; -3.194 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.283      ; 4.516      ;
; -3.193 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.510      ;
; -3.193 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.510      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 4.090      ;
; -3.161 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.644     ; 2.509      ;
; -3.161 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.644     ; 2.509      ;
; -3.160 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.091     ; 2.061      ;
; -3.154 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.644     ; 2.502      ;
; -3.154 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.283      ; 4.476      ;
; -3.153 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.470      ;
; -3.153 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.470      ;
; -3.147 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.078      ;
; -3.144 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.280      ; 4.463      ;
; -3.143 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.457      ;
; -3.143 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.457      ;
; -3.138 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.282      ; 4.459      ;
; -3.138 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.069      ;
; -3.138 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.069      ;
; -3.137 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.453      ;
; -3.137 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.453      ;
; -3.123 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.283      ; 4.445      ;
; -3.122 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.439      ;
; -3.122 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.278      ; 4.439      ;
; -3.107 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.038      ;
; -3.099 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.739     ; 2.389      ;
; -3.098 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.744     ; 2.383      ;
; -3.098 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -1.744     ; 2.383      ;
; -3.098 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.029      ;
; -3.091 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.021      ;
; -3.084 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.014      ;
; -3.082 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.012      ;
; -3.082 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.072     ; 4.012      ;
; -3.079 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.375      ; 4.456      ;
; -3.079 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.375      ; 4.456      ;
; -3.076 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 4.007      ;
; -3.072 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.375      ; 4.449      ;
; -3.067 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.071     ; 3.998      ;
; -3.053 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -2.091     ; 1.954      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.032 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.073     ; 3.961      ;
; -3.023 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.280      ; 4.342      ;
; -3.022 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.336      ;
; -3.022 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.275      ; 4.336      ;
; -3.020 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.282      ; 4.341      ;
; -3.019 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.335      ;
; -3.019 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.277      ; 4.335      ;
; -2.992 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 3.920      ;
; -2.992 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 3.920      ;
; -2.992 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 3.920      ;
; -2.992 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.074     ; 3.920      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AD1_INPUT_CLK'                                                                                           ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -2.791 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.726      ;
; -2.752 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.687      ;
; -2.665 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.600      ;
; -2.626 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.561      ;
; -2.598 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.533      ;
; -2.539 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.474      ;
; -2.518 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.453      ;
; -2.507 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.442      ;
; -2.500 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.435      ;
; -2.476 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.411      ;
; -2.472 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.407      ;
; -2.472 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.407      ;
; -2.433 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.368      ;
; -2.413 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.348      ;
; -2.392 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.327      ;
; -2.389 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.324      ;
; -2.389 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.324      ;
; -2.381 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.316      ;
; -2.374 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.309      ;
; -2.350 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.285      ;
; -2.346 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.281      ;
; -2.346 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.281      ;
; -2.311 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.246      ;
; -2.307 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.242      ;
; -2.307 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.242      ;
; -2.287 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.222      ;
; -2.266 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.201      ;
; -2.264 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.199      ;
; -2.263 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.198      ;
; -2.263 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.198      ;
; -2.263 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.198      ;
; -2.255 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.190      ;
; -2.248 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.183      ;
; -2.224 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.159      ;
; -2.221 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.156      ;
; -2.220 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.155      ;
; -2.220 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.155      ;
; -2.185 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.120      ;
; -2.181 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.116      ;
; -2.181 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.116      ;
; -2.161 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.096      ;
; -2.142 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.077      ;
; -2.140 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.075      ;
; -2.138 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.073      ;
; -2.137 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.072      ;
; -2.137 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.072      ;
; -2.137 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.072      ;
; -2.131 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.066      ;
; -2.129 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.064      ;
; -2.122 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.057      ;
; -2.098 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.033      ;
; -2.095 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.030      ;
; -2.095 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.030      ;
; -2.094 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.029      ;
; -2.094 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 3.029      ;
; -2.059 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.994      ;
; -2.056 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.991      ;
; -2.055 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.990      ;
; -2.055 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.990      ;
; -2.035 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.970      ;
; -2.016 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.951      ;
; -2.016 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.951      ;
; -2.014 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.949      ;
; -2.012 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.947      ;
; -2.011 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.946      ;
; -2.011 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.946      ;
; -2.011 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.946      ;
; -2.005 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.940      ;
; -2.005 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.940      ;
; -2.003 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.938      ;
; -1.996 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.931      ;
; -1.972 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.907      ;
; -1.969 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.904      ;
; -1.969 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.904      ;
; -1.969 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.904      ;
; -1.968 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.903      ;
; -1.968 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.903      ;
; -1.933 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.868      ;
; -1.930 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.865      ;
; -1.930 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.865      ;
; -1.929 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.864      ;
; -1.929 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.864      ;
; -1.909 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.844      ;
; -1.890 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.825      ;
; -1.890 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.825      ;
; -1.888 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.823      ;
; -1.886 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.821      ;
; -1.886 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.821      ;
; -1.885 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.820      ;
; -1.885 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.820      ;
; -1.885 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.820      ;
; -1.885 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.820      ;
; -1.879 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.814      ;
; -1.879 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.814      ;
; -1.877 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.812      ;
; -1.870 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.805      ;
; -1.846 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.781      ;
; -1.843 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.778      ;
; -1.843 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.778      ;
; -1.843 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.087     ; 2.778      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AD2_INPUT_CLK'                                                                                           ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -2.771 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.707      ;
; -2.732 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.668      ;
; -2.645 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.581      ;
; -2.606 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.542      ;
; -2.597 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.533      ;
; -2.519 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.455      ;
; -2.517 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.453      ;
; -2.506 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.442      ;
; -2.480 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.416      ;
; -2.474 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.410      ;
; -2.471 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.407      ;
; -2.471 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.407      ;
; -2.432 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.368      ;
; -2.393 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.329      ;
; -2.391 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.327      ;
; -2.388 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.324      ;
; -2.388 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.324      ;
; -2.380 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.316      ;
; -2.354 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.290      ;
; -2.348 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.284      ;
; -2.345 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.281      ;
; -2.345 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.281      ;
; -2.309 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.245      ;
; -2.306 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.242      ;
; -2.306 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.242      ;
; -2.267 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.203      ;
; -2.265 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.201      ;
; -2.263 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.199      ;
; -2.262 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.198      ;
; -2.262 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.198      ;
; -2.262 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.198      ;
; -2.254 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.190      ;
; -2.228 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.164      ;
; -2.222 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.158      ;
; -2.220 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.156      ;
; -2.219 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.155      ;
; -2.219 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.155      ;
; -2.183 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.119      ;
; -2.180 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.116      ;
; -2.180 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.116      ;
; -2.141 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.077      ;
; -2.141 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.077      ;
; -2.139 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.075      ;
; -2.137 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.073      ;
; -2.136 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.072      ;
; -2.136 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.072      ;
; -2.136 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.072      ;
; -2.130 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.066      ;
; -2.128 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.064      ;
; -2.102 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.038      ;
; -2.096 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.032      ;
; -2.094 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.030      ;
; -2.094 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.030      ;
; -2.093 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.029      ;
; -2.093 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 3.029      ;
; -2.057 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.993      ;
; -2.055 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.991      ;
; -2.054 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.990      ;
; -2.054 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.990      ;
; -2.015 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.951      ;
; -2.015 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.951      ;
; -2.015 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.951      ;
; -2.013 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.949      ;
; -2.011 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.947      ;
; -2.010 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.946      ;
; -2.010 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.946      ;
; -2.010 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.946      ;
; -2.004 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.940      ;
; -2.004 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.940      ;
; -2.002 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.938      ;
; -1.976 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.912      ;
; -1.970 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.906      ;
; -1.968 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.904      ;
; -1.968 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.904      ;
; -1.968 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.904      ;
; -1.967 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.903      ;
; -1.967 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.903      ;
; -1.931 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.867      ;
; -1.929 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.865      ;
; -1.929 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.865      ;
; -1.928 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.864      ;
; -1.928 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.864      ;
; -1.889 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.825      ;
; -1.889 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.825      ;
; -1.889 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.825      ;
; -1.887 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.823      ;
; -1.885 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.821      ;
; -1.885 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.821      ;
; -1.884 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.820      ;
; -1.884 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.820      ;
; -1.884 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.820      ;
; -1.884 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.820      ;
; -1.878 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.814      ;
; -1.878 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.814      ;
; -1.876 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.812      ;
; -1.850 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.786      ;
; -1.844 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.780      ;
; -1.842 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.778      ;
; -1.842 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.778      ;
; -1.842 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.086     ; 2.778      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CS_NEL'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.285 ; FMC_CONTROL:inst|read_data_15__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.802      ; 0.597      ;
; -4.285 ; FMC_CONTROL:inst|read_data_15__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.802      ; 0.597      ;
; -4.284 ; FMC_CONTROL:inst|read_data_15__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.801      ; 0.597      ;
; -4.283 ; FMC_CONTROL:inst|read_data_15__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.800      ; 0.597      ;
; -4.283 ; FMC_CONTROL:inst|read_data_15__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.800      ; 0.597      ;
; -4.283 ; FMC_CONTROL:inst|read_data_15__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.800      ; 0.597      ;
; -4.282 ; FMC_CONTROL:inst|read_data_15__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.799      ; 0.597      ;
; -4.282 ; FMC_CONTROL:inst|read_data_15__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.799      ; 0.597      ;
; -4.281 ; FMC_CONTROL:inst|read_data_15__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.798      ; 0.597      ;
; -4.281 ; FMC_CONTROL:inst|read_data_15__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.798      ; 0.597      ;
; -4.280 ; FMC_CONTROL:inst|read_data_15__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.797      ; 0.597      ;
; -4.280 ; FMC_CONTROL:inst|read_data_15__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.797      ; 0.597      ;
; -3.936 ; FMC_CONTROL:inst|read_data_14__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.453      ; 0.597      ;
; -3.936 ; FMC_CONTROL:inst|read_data_14__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.453      ; 0.597      ;
; -3.935 ; FMC_CONTROL:inst|read_data_14__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.452      ; 0.597      ;
; -3.935 ; FMC_CONTROL:inst|read_data_14__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.452      ; 0.597      ;
; -3.934 ; FMC_CONTROL:inst|read_data_14__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.451      ; 0.597      ;
; -3.934 ; FMC_CONTROL:inst|read_data_14__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.451      ; 0.597      ;
; -3.934 ; FMC_CONTROL:inst|read_data_14__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.451      ; 0.597      ;
; -3.933 ; FMC_CONTROL:inst|read_data_14__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.450      ; 0.597      ;
; -3.932 ; FMC_CONTROL:inst|read_data_14__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.449      ; 0.597      ;
; -3.931 ; FMC_CONTROL:inst|read_data_14__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.448      ; 0.597      ;
; -3.931 ; FMC_CONTROL:inst|read_data_14__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.448      ; 0.597      ;
; -3.930 ; FMC_CONTROL:inst|read_data_14__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.447      ; 0.597      ;
; -3.838 ; FMC_CONTROL:inst|read_data_1__reg[15]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[15]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.355      ; 0.597      ;
; -3.838 ; FMC_CONTROL:inst|read_data_1__reg[6]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.355      ; 0.597      ;
; -3.821 ; FMC_CONTROL:inst|read_data_12__reg[3]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.338      ; 0.597      ;
; -3.820 ; FMC_CONTROL:inst|read_data_12__reg[2]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.337      ; 0.597      ;
; -3.819 ; FMC_CONTROL:inst|read_data_12__reg[6]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.336      ; 0.597      ;
; -3.816 ; FMC_CONTROL:inst|read_data_12__reg[5]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.333      ; 0.597      ;
; -3.815 ; FMC_CONTROL:inst|read_data_12__reg[7]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.332      ; 0.597      ;
; -3.815 ; FMC_CONTROL:inst|read_data_12__reg[1]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.332      ; 0.597      ;
; -3.814 ; FMC_CONTROL:inst|read_data_12__reg[4]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.331      ; 0.597      ;
; -3.812 ; FMC_CONTROL:inst|read_data_12__reg[0]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.329      ; 0.597      ;
; -3.543 ; FMC_CONTROL:inst|read_data_1__reg[4]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.060      ; 0.597      ;
; -3.541 ; FMC_CONTROL:inst|read_data_1__reg[8]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[8]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 4.058      ; 0.597      ;
; -3.185 ; FMC_CONTROL:inst|read_data_1__reg[11]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[11]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.702      ; 0.597      ;
; -3.184 ; FMC_CONTROL:inst|read_data_1__reg[9]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[9]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.701      ; 0.597      ;
; -3.183 ; FMC_CONTROL:inst|read_data_1__reg[0]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[0]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.700      ; 0.597      ;
; -3.182 ; FMC_CONTROL:inst|read_data_1__reg[7]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[7]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.699      ; 0.597      ;
; -3.182 ; FMC_CONTROL:inst|read_data_1__reg[3]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[3]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.699      ; 0.597      ;
; -3.181 ; FMC_CONTROL:inst|read_data_1__reg[1]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[1]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.698      ; 0.597      ;
; -3.179 ; FMC_CONTROL:inst|read_data_1__reg[2]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[2]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.696      ; 0.597      ;
; -3.178 ; FMC_CONTROL:inst|read_data_1__reg[13]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[13]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.695      ; 0.597      ;
; -3.177 ; FMC_CONTROL:inst|read_data_1__reg[14]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[14]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.694      ; 0.597      ;
; -3.175 ; FMC_CONTROL:inst|read_data_1__reg[12]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[12]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.692      ; 0.597      ;
; -3.175 ; FMC_CONTROL:inst|read_data_1__reg[5]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[5]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.692      ; 0.597      ;
; -3.174 ; FMC_CONTROL:inst|read_data_1__reg[10]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[10]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 3.691      ; 0.597      ;
; -2.473 ; FMC_CONTROL:inst|read_data_12__reg[9]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.990      ; 0.597      ;
; -2.473 ; FMC_CONTROL:inst|read_data_12__reg[10]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.990      ; 0.597      ;
; -2.473 ; FMC_CONTROL:inst|read_data_12__reg[12]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.990      ; 0.597      ;
; -2.472 ; FMC_CONTROL:inst|read_data_12__reg[14]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.989      ; 0.597      ;
; -2.471 ; FMC_CONTROL:inst|read_data_12__reg[8]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.988      ; 0.597      ;
; -2.470 ; FMC_CONTROL:inst|read_data_12__reg[11]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.987      ; 0.597      ;
; -2.470 ; FMC_CONTROL:inst|read_data_12__reg[13]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.987      ; 0.597      ;
; -2.469 ; FMC_CONTROL:inst|read_data_12__reg[15]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.986      ; 0.597      ;
; 0.400  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.669      ;
; 0.431  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FLAG_SHOW[0]                                                                                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FPGA_CS_NEL ; 0.000        ; 2.212      ; 2.673      ;
; 0.469  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.737      ;
; 0.470  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FLAG_SHOW[0]                                                                                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FPGA_CS_NEL ; 0.000        ; 3.585      ; 4.085      ;
; 0.470  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.739      ;
; 0.470  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.738      ;
; 0.471  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.739      ;
; 0.472  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.741      ;
; 0.485  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.753      ;
; 0.491  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.760      ;
; 0.491  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.760      ;
; 0.509  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.777      ;
; 0.510  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[6]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[5]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.355      ; 1.385      ;
; 0.524  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.364      ; 1.118      ;
; 0.542  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.365      ; 1.137      ;
; 0.573  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[3]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[8]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.305      ; 1.398      ;
; 0.574  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.364      ; 1.168      ;
; 0.577  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.074      ; 0.846      ;
; 0.578  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.846      ;
; 0.588  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|q_b[5]                              ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6]                                                                                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; -0.500       ; 1.313      ; 1.421      ;
; 0.598  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.073      ; 0.866      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                             ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.337 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.413      ; 0.980      ;
; 0.409 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.055      ;
; 0.438 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.084      ;
; 0.458 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.104      ;
; 0.466 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.112      ;
; 0.470 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.117      ;
; 0.476 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[7] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.122      ;
; 0.480 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.127      ;
; 0.480 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.416      ; 1.126      ;
; 0.484 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.142      ;
; 0.503 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.432      ; 1.165      ;
; 0.523 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.173      ;
; 0.550 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.200      ;
; 0.638 ; DA_PARAMETER_CTRL:inst7|CNT_A[9]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.905      ;
; 0.665 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.413      ; 1.308      ;
; 0.705 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; DA_PARAMETER_CTRL:inst7|CNT_B[9]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.980      ;
; 0.729 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 0.996      ;
; 0.733 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.381      ;
; 0.734 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.002      ;
; 0.768 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.415      ;
; 0.769 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.427      ;
; 0.776 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.434      ;
; 0.796 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.446      ;
; 0.798 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.432      ; 1.460      ;
; 0.803 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.461      ;
; 0.807 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.465      ;
; 0.811 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.458      ;
; 0.813 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.432      ; 1.475      ;
; 0.814 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.432      ; 1.476      ;
; 0.816 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.428      ; 1.474      ;
; 0.826 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.476      ;
; 0.827 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.477      ;
; 0.839 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.432      ; 1.501      ;
; 0.846 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.496      ;
; 0.883 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.533      ;
; 0.968 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.429      ; 1.627      ;
; 0.970 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.425      ; 1.625      ;
; 0.973 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.414      ; 1.617      ;
; 0.979 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.429      ; 1.638      ;
; 0.992 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.639      ;
; 0.998 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.414      ; 1.642      ;
; 1.027 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.677      ;
; 1.030 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.301      ;
; 1.042 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.417      ; 1.694      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[0]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.047 ; FPGA_CS_NEL                             ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 3.750      ; 5.022      ;
; 1.051 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.319      ;
; 1.061 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.425      ; 1.716      ;
; 1.067 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.073      ; 1.335      ;
; 1.070 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.429      ; 1.729      ;
; 1.080 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.419      ; 1.729      ;
; 1.081 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.419      ; 1.730      ;
; 1.090 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.420      ; 1.740      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.669      ;
; 0.421 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.417      ; 1.068      ;
; 0.441 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.417      ; 1.088      ;
; 0.452 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.420      ; 1.102      ;
; 0.470 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.744      ;
; 0.516 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.164      ;
; 0.539 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.187      ;
; 0.633 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.366      ;
; 0.648 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.381      ;
; 0.653 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.386      ;
; 0.656 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 0.924      ;
; 0.691 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.419      ; 1.340      ;
; 0.716 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.002      ;
; 0.738 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.419      ; 1.387      ;
; 0.748 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.396      ;
; 0.756 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 1.024      ;
; 0.800 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.067      ;
; 0.802 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.420      ; 1.452      ;
; 0.865 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.071      ; 1.131      ;
; 0.878 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.164      ;
; 0.884 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.170      ;
; 0.891 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.160      ;
; 0.900 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.169      ;
; 0.907 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.419      ; 1.556      ;
; 0.909 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.195      ;
; 0.944 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.214      ;
; 0.948 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.217      ;
; 0.949 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.419      ; 1.598      ;
; 0.952 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.219      ;
; 0.954 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.230      ;
; 0.964 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.250      ;
; 0.965 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.251      ;
; 0.974 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.707      ;
; 0.976 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.245      ;
; 0.991 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.258      ;
; 0.991 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.260      ;
; 0.993 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.726      ;
; 0.997 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 1.265      ;
; 1.001 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.734      ;
; 1.002 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.735      ;
; 1.014 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.420      ; 1.664      ;
; 1.036 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.305      ;
; 1.055 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.419      ; 1.704      ;
; 1.077 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.363      ;
; 1.078 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.364      ;
; 1.079 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.365      ;
; 1.085 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 1.353      ;
; 1.089 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.375      ;
; 1.093 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.073      ; 1.361      ;
; 1.095 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.364      ;
; 1.100 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.377      ;
; 1.100 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.386      ;
; 1.106 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.373      ;
; 1.107 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.373     ; 0.929      ;
; 1.120 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.406      ;
; 1.125 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.411      ;
; 1.139 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.071      ; 1.405      ;
; 1.154 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.423      ;
; 1.163 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.430      ;
; 1.170 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.071      ; 1.436      ;
; 1.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.540      ; 1.913      ;
; 1.191 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.458      ;
; 1.197 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.845      ;
; 1.214 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.074      ; 1.483      ;
; 1.228 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.495      ;
; 1.243 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.976      ;
; 1.256 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.989      ;
; 1.260 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.538      ; 1.993      ;
; 1.263 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.549      ;
; 1.264 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.550      ;
; 1.271 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.091      ;
; 1.280 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[4]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.069      ; 1.544      ;
; 1.282 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.568      ;
; 1.287 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.935      ;
; 1.296 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.418      ; 1.944      ;
; 1.309 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.586      ;
; 1.311 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.131      ;
; 1.317 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.137      ;
; 1.317 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.137      ;
; 1.323 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.143      ;
; 1.326 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.376     ; 1.145      ;
; 1.335 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.420      ; 1.985      ;
; 1.348 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.420      ; 1.998      ;
; 1.358 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.540      ; 2.093      ;
; 1.366 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.082      ; 1.643      ;
; 1.420 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.240      ;
; 1.428 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[2]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.068      ; 1.691      ;
; 1.435 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.375     ; 1.255      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.383 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 0.669      ;
; 0.394 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.070      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.669      ;
; 0.471 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.740      ;
; 0.510 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.448      ; 1.188      ;
; 0.534 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.448      ; 1.212      ;
; 0.556 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.432      ; 1.218      ;
; 0.579 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.846      ;
; 0.594 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 1.254      ;
; 0.611 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.878      ;
; 0.619 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.886      ;
; 0.626 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.893      ;
; 0.627 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.894      ;
; 0.627 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.361      ;
; 0.643 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.910      ;
; 0.652 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.386      ;
; 0.655 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.922      ;
; 0.667 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.934      ;
; 0.671 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.405      ;
; 0.688 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.448      ; 1.366      ;
; 0.690 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 0.957      ;
; 0.713 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.389      ;
; 0.715 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.391      ;
; 0.717 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.003      ;
; 0.737 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.004      ;
; 0.739 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.006      ;
; 0.762 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.029      ;
; 0.818 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.432      ; 1.480      ;
; 0.820 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 1.480      ;
; 0.823 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.557      ;
; 0.831 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.565      ;
; 0.845 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.432      ; 1.507      ;
; 0.848 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.068      ; 1.111      ;
; 0.851 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.078      ; 1.124      ;
; 0.854 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.132      ;
; 0.904 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 1.564      ;
; 0.904 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.171      ;
; 0.914 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.086      ; 1.195      ;
; 0.921 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.086      ; 1.202      ;
; 0.938 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.614      ;
; 0.960 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 1.620      ;
; 0.981 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.657      ;
; 0.987 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.528      ; 1.710      ;
; 0.989 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.723      ;
; 1.004 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.528      ; 1.727      ;
; 1.031 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[5]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.307      ;
; 1.045 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.721      ;
; 1.050 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.432      ; 1.712      ;
; 1.070 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.086      ; 1.351      ;
; 1.073 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.359      ;
; 1.076 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.068      ; 1.339      ;
; 1.078 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.345      ;
; 1.079 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.069      ; 1.343      ;
; 1.083 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.361      ;
; 1.086 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[7]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.079      ; 1.360      ;
; 1.087 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.091      ; 1.373      ;
; 1.088 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.080      ; 1.363      ;
; 1.095 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.362      ;
; 1.099 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.083      ; 1.377      ;
; 1.116 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.383      ;
; 1.134 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.068      ; 1.397      ;
; 1.140 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.069      ; 1.404      ;
; 1.142 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.409      ;
; 1.146 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.086      ; 1.427      ;
; 1.167 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.446      ; 1.843      ;
; 1.188 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.376     ; 1.007      ;
; 1.190 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.061      ; 1.446      ;
; 1.192 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.376     ; 1.011      ;
; 1.192 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.376     ; 1.011      ;
; 1.192 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.539      ; 1.926      ;
; 1.197 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.376     ; 1.016      ;
; 1.202 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.061      ; 1.458      ;
; 1.221 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[2]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.081      ; 1.497      ;
; 1.228 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 1.888      ;
; 1.269 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.536      ;
; 1.296 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.563      ;
; 1.310 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.076      ; 1.581      ;
; 1.314 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.448      ; 1.992      ;
; 1.326 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.069      ; 1.590      ;
; 1.377 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.077      ; 1.649      ;
; 1.378 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.069      ; 1.642      ;
; 1.380 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.528      ; 2.103      ;
; 1.381 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.077      ; 1.653      ;
; 1.425 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 2.085      ;
; 1.466 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.733      ;
; 1.466 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.072      ; 1.733      ;
; 1.469 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.061      ; 1.725      ;
; 1.507 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.430      ; 2.167      ;
; 1.518 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.075      ; 1.788      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.415 ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.472 ; DA_PARAMETER_CTRL:inst7|flag      ; DA_PARAMETER_CTRL:inst7|flag_reg  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.741      ;
; 0.650 ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.919      ;
; 0.682 ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.685 ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.685 ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.688 ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.690 ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.704 ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[29]      ; CNT32:u_AD2_CNT32|Q1BASE[29]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[21]      ; CNT32:u_AD2_CNT32|Q1BASE[21]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[18]      ; CNT32:u_AD2_CNT32|Q1BASE[18]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; DA_PARAMETER_CTRL:inst7|ACC_B[29] ; DA_PARAMETER_CTRL:inst7|ACC_B[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[29]      ; CNT32:u_AD1_CNT32|Q1BASE[29]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[21]      ; CNT32:u_AD1_CNT32|Q1BASE[21]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[12]      ; CNT32:u_AD1_CNT32|Q1BASE[12]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[11]      ; CNT32:u_AD1_CNT32|Q1BASE[11]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[10]      ; CNT32:u_AD1_CNT32|Q1BASE[10]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD1_CNT32|Q1BASE[4]       ; CNT32:u_AD1_CNT32|Q1BASE[4]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[28]      ; CNT32:u_AD2_CNT32|Q1BASE[28]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[27]      ; CNT32:u_AD2_CNT32|Q1BASE[27]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[26]      ; CNT32:u_AD2_CNT32|Q1BASE[26]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[12]      ; CNT32:u_AD2_CNT32|Q1BASE[12]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[11]      ; CNT32:u_AD2_CNT32|Q1BASE[11]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[10]      ; CNT32:u_AD2_CNT32|Q1BASE[10]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CNT32:u_AD2_CNT32|Q1BASE[4]       ; CNT32:u_AD2_CNT32|Q1BASE[4]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; DA_PARAMETER_CTRL:inst7|ACC_B[30] ; DA_PARAMETER_CTRL:inst7|ACC_B[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AD1_INPUT_CLK'                                                                                           ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.445 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[0]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.684      ;
; 0.734 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; CNT32:u_AD1_CNT32|Q1[31] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.750 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 0.996      ;
; 0.892 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 1.131      ;
; 0.927 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.044      ; 1.166      ;
; 1.033 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.293      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.294      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.294      ;
; 1.047 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.294      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.308      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.295      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.295      ;
; 1.048 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.295      ;
; 1.050 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.297      ;
; 1.051 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.298      ;
; 1.051 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.298      ;
; 1.052 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.299      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.300      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.300      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.300      ;
; 1.053 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.300      ;
; 1.054 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.301      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.309      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.309      ;
; 1.062 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.309      ;
; 1.063 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.309      ;
; 1.063 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.310      ;
; 1.064 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.311      ;
; 1.065 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.311      ;
; 1.066 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.312      ;
; 1.066 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.313      ;
; 1.066 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.313      ;
; 1.067 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.313      ;
; 1.133 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.393      ;
; 1.142 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.389      ;
; 1.146 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.393      ;
; 1.147 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.393      ;
; 1.147 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.394      ;
; 1.147 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.394      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.395      ;
; 1.148 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.395      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.395      ;
; 1.149 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.396      ;
; 1.155 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.415      ;
; 1.155 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.415      ;
; 1.160 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.420      ;
; 1.169 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.415      ;
; 1.169 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.415      ;
; 1.169 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.416      ;
; 1.169 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.052      ; 1.416      ;
; 1.170 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.065      ; 1.430      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AD2_INPUT_CLK'                                                                                           ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.445 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[0]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.684      ;
; 0.734 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; CNT32:u_AD2_CNT32|Q1[31] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 0.979      ;
; 0.750 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 0.996      ;
; 0.891 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 1.130      ;
; 0.913 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.044      ; 1.152      ;
; 1.032 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.293      ;
; 1.047 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.293      ;
; 1.047 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.308      ;
; 1.048 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.294      ;
; 1.049 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.295      ;
; 1.050 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.296      ;
; 1.051 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.297      ;
; 1.052 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.298      ;
; 1.053 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.053 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.299      ;
; 1.054 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.300      ;
; 1.055 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.301      ;
; 1.062 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.062 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.062 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.308      ;
; 1.063 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.309      ;
; 1.063 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.309      ;
; 1.063 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.309      ;
; 1.063 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.309      ;
; 1.064 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.310      ;
; 1.065 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.311      ;
; 1.065 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.311      ;
; 1.066 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.312      ;
; 1.067 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.313      ;
; 1.067 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.313      ;
; 1.067 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.313      ;
; 1.132 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.393      ;
; 1.143 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.389      ;
; 1.147 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.393      ;
; 1.147 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.393      ;
; 1.148 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.148 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.394      ;
; 1.149 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.395      ;
; 1.149 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.395      ;
; 1.149 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.395      ;
; 1.150 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.396      ;
; 1.154 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.415      ;
; 1.154 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.415      ;
; 1.159 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.420      ;
; 1.169 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.415      ;
; 1.169 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.415      ;
; 1.169 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.430      ;
; 1.169 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.066      ; 1.430      ;
; 1.170 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.051      ; 1.416      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -5.954 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.073     ; 1.825      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.922 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.072     ; 1.794      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.919 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -4.062     ; 1.801      ;
; -5.608 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.704     ; 1.848      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.573 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.692     ; 1.825      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
; -5.530 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.701     ; 1.773      ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'AD1_INPUT_CLK'                                                                                             ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.196 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.399     ; 1.789      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
; -2.188 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -1.410     ; 1.770      ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'AD2_INPUT_CLK'                                                                                              ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.736 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.018     ; 1.710      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
; -1.689 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -1.008     ; 1.673      ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'AD2_INPUT_CLK'                                                                                              ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.929 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.769     ; 1.385      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
; 1.975 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.779     ; 1.421      ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'AD1_INPUT_CLK'                                                                                             ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.425 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.126     ; 1.524      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
; 2.426 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -1.137     ; 1.514      ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.414 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.198     ; 1.521      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.445 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.562      ;
; 4.473 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.201     ; 1.577      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.754 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.525     ; 1.534      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.756 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.526      ;
; 4.780 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.535     ; 1.550      ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -42.490 ; -1291.782     ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -5.252  ; -1782.512     ;
; FPGA_CS_NEL                                       ; -3.367  ; -687.616      ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -1.378  ; -37.980       ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -1.164  ; -31.181       ;
; AD1_INPUT_CLK                                     ; -0.868  ; -11.722       ;
; AD2_INPUT_CLK                                     ; -0.861  ; -14.474       ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                       ; -2.358 ; -109.317      ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; 0.112  ; 0.000         ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 0.137  ; 0.000         ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 0.158  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.193  ; 0.000         ;
; AD1_INPUT_CLK                                     ; 0.208  ; 0.000         ;
; AD2_INPUT_CLK                                     ; 0.208  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -3.028 ; -186.942      ;
; AD1_INPUT_CLK                                     ; -0.605 ; -19.296       ;
; AD2_INPUT_CLK                                     ; -0.332 ; -10.160       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; AD2_INPUT_CLK                                     ; 0.944 ; 0.000         ;
; AD1_INPUT_CLK                                     ; 1.199 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 2.158 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CS_NEL                                       ; -3.000 ; -211.127      ;
; AD2_INPUT_CLK                                     ; -3.000 ; -40.984       ;
; AD1_INPUT_CLK                                     ; -3.000 ; -40.871       ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -1.000 ; -166.000      ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -1.000 ; -65.000       ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -1.000 ; -65.000       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3.128  ; 0.000         ;
; CLK                                               ; 9.594  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                    ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -42.490 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.610     ;
; -42.444 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.564     ;
; -42.426 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.546     ;
; -42.422 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.542     ;
; -42.422 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.542     ;
; -42.380 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.500     ;
; -42.377 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.497     ;
; -42.376 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.496     ;
; -42.358 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.478     ;
; -42.358 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.478     ;
; -42.354 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.474     ;
; -42.354 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.474     ;
; -42.350 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.470     ;
; -42.313 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.433     ;
; -42.312 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.432     ;
; -42.309 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.429     ;
; -42.309 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.429     ;
; -42.308 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.428     ;
; -42.292 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.412     ;
; -42.290 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.410     ;
; -42.290 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.410     ;
; -42.286 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.406     ;
; -42.286 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.406     ;
; -42.286 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.406     ;
; -42.282 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.402     ;
; -42.245 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.365     ;
; -42.245 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.365     ;
; -42.244 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.364     ;
; -42.241 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.361     ;
; -42.241 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.361     ;
; -42.241 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.361     ;
; -42.240 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.360     ;
; -42.228 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.348     ;
; -42.224 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.344     ;
; -42.222 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.342     ;
; -42.222 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.342     ;
; -42.218 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.338     ;
; -42.218 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.338     ;
; -42.218 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.338     ;
; -42.218 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.338     ;
; -42.214 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.334     ;
; -42.190 ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.577     ; 42.590     ;
; -42.188 ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.573     ; 42.592     ;
; -42.178 ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.576     ; 42.579     ;
; -42.177 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.297     ;
; -42.177 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.297     ;
; -42.177 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.297     ;
; -42.176 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.296     ;
; -42.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.293     ;
; -42.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.293     ;
; -42.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.293     ;
; -42.173 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.293     ;
; -42.172 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.292     ;
; -42.161 ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.578     ; 42.560     ;
; -42.160 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.280     ;
; -42.156 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.276     ;
; -42.155 ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.574     ; 42.558     ;
; -42.154 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.274     ;
; -42.154 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.274     ;
; -42.154 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.274     ;
; -42.151 ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                      ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.575     ; 42.553     ;
; -42.150 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.270     ;
; -42.150 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.270     ;
; -42.150 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.270     ;
; -42.150 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.270     ;
; -42.150 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.270     ;
; -42.146 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[5]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.266     ;
; -42.138 ; DA_APMPLITUDE:inst10|DA2_OUTB[11]                      ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.577     ; 42.538     ;
; -42.126 ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.577     ; 42.526     ;
; -42.124 ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.573     ; 42.528     ;
; -42.122 ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.577     ; 42.522     ;
; -42.120 ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.573     ; 42.524     ;
; -42.114 ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.576     ; 42.515     ;
; -42.110 ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.576     ; 42.511     ;
; -42.109 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.229     ;
; -42.109 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.229     ;
; -42.109 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.229     ;
; -42.109 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[6]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.229     ;
; -42.108 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.228     ;
; -42.105 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[10]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.225     ;
; -42.105 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[8]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.225     ;
; -42.105 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[6]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[9]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.225     ;
; -42.105 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[4]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.225     ;
; -42.105 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[2]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[5]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.225     ;
; -42.104 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[0]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[3]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.224     ;
; -42.097 ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.578     ; 42.496     ;
; -42.093 ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.578     ; 42.492     ;
; -42.092 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[8]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.212     ;
; -42.091 ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.574     ; 42.494     ;
; -42.088 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[7]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[7]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.208     ;
; -42.087 ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                      ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.575     ; 42.489     ;
; -42.087 ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                       ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.574     ; 42.490     ;
; -42.086 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[2]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.206     ;
; -42.086 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[12] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.206     ;
; -42.086 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[9]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[10] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.206     ;
; -42.086 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[3]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[4]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.206     ;
; -42.083 ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                      ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; FPGA_CS_NEL                        ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; -0.575     ; 42.485     ;
; -42.082 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[1]                ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[1]  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.202     ;
; -42.082 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[13]~_Duplicate_14 ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[13] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.202     ;
; -42.082 ; DA_WAVEFORM_B:inst18|WAVE_DATA_B_reg[11]               ; VOLTAGE_SCALER_CLOCKED:inst11|scaled_data[11] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 1.000        ; 0.133      ; 43.202     ;
+---------+--------------------------------------------------------+-----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+-------------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -5.252 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[0]      ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.654     ; 1.527      ;
; -5.109 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[5]      ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.545     ; 1.493      ;
; -5.070 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.005     ; 2.994      ;
; -5.059 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.015     ; 2.973      ;
; -5.011 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[10]     ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.644     ; 1.296      ;
; -5.002 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.690     ; 3.241      ;
; -4.992 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[6]      ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.649     ; 1.272      ;
; -4.987 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.693     ; 3.223      ;
; -4.985 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.692     ; 3.222      ;
; -4.977 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.699     ; 3.207      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.964 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.185      ;
; -4.958 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[9]      ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.518     ; 1.369      ;
; -4.953 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[1]      ; FMC_CONTROL:inst|rd_data_reg[1]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.324     ; 1.558      ;
; -4.947 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[15]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.002     ; 2.874      ;
; -4.946 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.691     ; 3.184      ;
; -4.942 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[3]      ; FMC_CONTROL:inst|rd_data_reg[3]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.566     ; 1.305      ;
; -4.925 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.992     ; 2.862      ;
; -4.919 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.012     ; 2.836      ;
; -4.914 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[2]      ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.545     ; 1.298      ;
; -4.914 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[4]      ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.634     ; 1.209      ;
; -4.906 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[10]     ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.447     ; 1.388      ;
; -4.904 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.703     ; 3.130      ;
; -4.897 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.003     ; 2.823      ;
; -4.896 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.648     ; 3.177      ;
; -4.896 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.680     ; 3.145      ;
; -4.890 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.700     ; 3.119      ;
; -4.881 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.651     ; 3.159      ;
; -4.879 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.650     ; 3.158      ;
; -4.876 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_1__reg[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.011     ; 2.794      ;
; -4.871 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.002     ; 2.798      ;
; -4.871 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.657     ; 3.143      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.858 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.666     ; 3.121      ;
; -4.851 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.011     ; 2.769      ;
; -4.850 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.690     ; 3.089      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.850 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.020     ; 2.759      ;
; -4.840 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.649     ; 3.120      ;
; -4.835 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.693     ; 3.071      ;
; -4.835 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[10]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.691     ; 3.073      ;
; -4.833 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.692     ; 3.070      ;
; -4.825 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.699     ; 3.055      ;
; -4.820 ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[13] ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.444     ; 1.305      ;
; -4.814 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[7]      ; FMC_CONTROL:inst|rd_data_reg[7]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.638     ; 1.105      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[0] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[3] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[1] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[2] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[7] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[4] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[5] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|read_data_12__reg[6] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.708     ; 3.033      ;
; -4.812 ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[9]  ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.784     ; 0.957      ;
; -4.810 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[3]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.003     ; 2.736      ;
; -4.807 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[7]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.006     ; 2.730      ;
; -4.807 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.680     ; 3.056      ;
; -4.805 ; FMC_CONTROL:inst|addr[13]                             ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.427     ; 3.307      ;
; -4.804 ; FMC_CONTROL:inst|addr[12]                             ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.426     ; 3.307      ;
; -4.801 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[14]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.001     ; 2.729      ;
; -4.800 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.992     ; 2.737      ;
; -4.798 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[6]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.661     ; 3.066      ;
; -4.794 ; FMC_CONTROL:inst|addr[4]                              ; FMC_CONTROL:inst|rd_data_reg[8]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.691     ; 3.032      ;
; -4.790 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.638     ; 3.081      ;
; -4.785 ; FMC_CONTROL:inst|addr[6]                              ; FMC_CONTROL:inst|rd_data_reg[11]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.690     ; 3.024      ;
; -4.784 ; FMC_CONTROL:inst|addr[7]                              ; FMC_CONTROL:inst|rd_data_reg[4]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.658     ; 3.055      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|read_data_3__reg[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.999     ; 2.713      ;
; -4.783 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.004     ; 2.708      ;
; -4.781 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[9]      ; FMC_CONTROL:inst|rd_data_reg[9]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.643     ; 1.067      ;
; -4.778 ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[2]      ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -3.608     ; 1.099      ;
; -4.777 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[12]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.001     ; 2.705      ;
; -4.775 ; FMC_CONTROL:inst|addr[5]                              ; FMC_CONTROL:inst|rd_data_reg[3]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.691     ; 3.013      ;
; -4.770 ; FMC_CONTROL:inst|addr[6]                              ; FMC_CONTROL:inst|rd_data_reg[13]      ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.693     ; 3.006      ;
; -4.768 ; FMC_CONTROL:inst|addr[6]                              ; FMC_CONTROL:inst|rd_data_reg[5]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.692     ; 3.005      ;
; -4.760 ; FMC_CONTROL:inst|addr[6]                              ; FMC_CONTROL:inst|rd_data_reg[0]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.699     ; 2.990      ;
; -4.760 ; FMC_CONTROL:inst|addr[3]                              ; FMC_CONTROL:inst|rd_data_reg[2]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.426     ; 3.263      ;
; -4.758 ; FMC_CONTROL:inst|addr[0]                              ; FMC_CONTROL:inst|rd_data_reg[1]       ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.003     ; 2.684      ;
+--------+-------------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CS_NEL'                                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.367 ; CNT32:u_AD2_CNT32|Q1BASE[3]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.135      ; 3.361      ;
; -3.051 ; CNT32:u_AD1_CNT32|Q1BASE[25]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.305      ; 3.827      ;
; -2.939 ; CNT32:u_AD1_CNT32|Q1BASE[3]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.993      ; 4.406      ;
; -2.936 ; CNT32:u_AD1_CNT32|Q1BASE[11]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.006      ; 4.417      ;
; -2.912 ; CNT32:u_AD1_CNT32|Q1BASE[8]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.778      ; 4.100      ;
; -2.901 ; FMC_CONTROL:inst|read_data_6__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.316      ; 3.372      ;
; -2.874 ; CNT32:u_AD2_CNT32|Q1BASE[15]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.395      ; 3.679      ;
; -2.850 ; FMC_CONTROL:inst|read_data_3__reg[5]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.890      ; 3.395      ;
; -2.837 ; CNT32:u_AD2_CNT32|Q1BASE[8]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.348      ; 3.659      ;
; -2.830 ; CNT32:u_AD1_CNT32|Q1BASE[18]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.257      ; 3.497      ;
; -2.830 ; CNT32:u_AD1_CNT32|Q1BASE[15]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.883      ; 4.290      ;
; -2.821 ; CNT32:u_AD2_CNT32|Q1BASE[7]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.128      ; 3.420      ;
; -2.815 ; CNT32:u_AD1_CNT32|Q1BASE[6]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.991      ; 4.280      ;
; -2.815 ; CNT32:u_AD2_CNT32|Q1BASE[27]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.264      ; 3.488      ;
; -2.796 ; CNT32:u_AD1_CNT32|Q1BASE[12]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.777      ; 3.983      ;
; -2.794 ; CNT32:u_AD1_CNT32|Q1BASE[0]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.880      ; 4.086      ;
; -2.789 ; CNT32:u_AD2_CNT32|Q1BASE[10]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.294      ; 3.459      ;
; -2.765 ; CNT32:u_AD1_CNT32|Q1BASE[14]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.706      ; 3.812      ;
; -2.746 ; CNT32:u_AD2_CNT32|Q1BASE[13]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.130      ; 3.346      ;
; -2.738 ; FMC_CONTROL:inst|read_data_8__reg[3]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.149      ; 3.818      ;
; -2.732 ; CNT32:u_AD1_CNT32|Q1BASE[22]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.263      ; 3.405      ;
; -2.731 ; CNT32:u_AD2_CNT32|Q1BASE[4]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.134      ; 3.335      ;
; -2.721 ; CNT32:u_AD2_CNT32|Q1BASE[11]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.132      ; 3.323      ;
; -2.721 ; CNT32:u_AD2_CNT32|Q1BASE[2]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.182      ; 3.375      ;
; -2.704 ; CNT32:u_AD2_CNT32|Q1BASE[22]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.396      ; 3.571      ;
; -2.703 ; CNT32:u_AD1_CNT32|Q1BASE[31]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.548      ; 3.725      ;
; -2.703 ; CNT32:u_AD1_CNT32|Q1BASE[10]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.793      ; 3.970      ;
; -2.699 ; CNT32:u_AD1_CNT32|Q1BASE[28]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.265      ; 3.375      ;
; -2.687 ; CNT32:u_AD2_CNT32|Q1BASE[9]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.129      ; 3.286      ;
; -2.682 ; CNT32:u_AD2_CNT32|Q1BASE[5]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.434      ; 3.692      ;
; -2.680 ; CNT32:u_AD1_CNT32|Q1BASE[26]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.257      ; 3.346      ;
; -2.679 ; FMC_CONTROL:inst|read_data_4__reg[12] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.652      ; 3.814      ;
; -2.676 ; CNT32:u_AD1_CNT32|Q1BASE[20]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.264      ; 3.350      ;
; -2.668 ; CNT32:u_AD2_CNT32|Q1BASE[0]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.134      ; 3.273      ;
; -2.667 ; CNT32:u_AD2_CNT32|Q1BASE[14]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.392      ; 3.471      ;
; -2.661 ; CNT32:u_AD1_CNT32|Q1BASE[29]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.216      ; 3.347      ;
; -2.661 ; CNT32:u_AD1_CNT32|Q1BASE[4]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.809      ; 4.040      ;
; -2.648 ; CNT32:u_AD1_CNT32|Q1BASE[23]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.258      ; 3.478      ;
; -2.646 ; FMC_CONTROL:inst|read_data_5__reg[9]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.492      ; 3.560      ;
; -2.645 ; FMC_CONTROL:inst|read_data_3__reg[7]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.781      ; 3.590      ;
; -2.639 ; CNT32:u_AD2_CNT32|Q1BASE[12]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.134      ; 3.246      ;
; -2.635 ; CNT32:u_AD2_CNT32|Q1BASE[1]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.128      ; 3.233      ;
; -2.631 ; CNT32:u_AD1_CNT32|Q1BASE[27]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.263      ; 3.466      ;
; -2.631 ; CNT32:u_AD1_CNT32|Q1BASE[19]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.258      ; 3.298      ;
; -2.631 ; CNT32:u_AD1_CNT32|Q1BASE[16]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.259      ; 3.299      ;
; -2.627 ; FMC_CONTROL:inst|read_data_6__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.679      ; 3.789      ;
; -2.623 ; FMC_CONTROL:inst|read_data_7__reg[10] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.759      ; 3.864      ;
; -2.622 ; FMC_CONTROL:inst|read_data_9__reg[6]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.258      ; 4.301      ;
; -2.603 ; CNT32:u_AD1_CNT32|Q1BASE[17]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.406      ; 3.480      ;
; -2.595 ; CNT32:u_AD2_CNT32|Q1BASE[17]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.423      ; 3.427      ;
; -2.585 ; FMC_CONTROL:inst|read_data_9__reg[0]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.094      ; 4.162      ;
; -2.584 ; FMC_CONTROL:inst|read_data_5__reg[15] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.489      ; 3.495      ;
; -2.577 ; CNT32:u_AD1_CNT32|Q1BASE[30]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.217      ; 3.359      ;
; -2.573 ; CNT32:u_AD1_CNT32|Q1BASE[1]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.837      ; 3.885      ;
; -2.572 ; FMC_CONTROL:inst|read_data_4__reg[0]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.651      ; 3.800      ;
; -2.571 ; CNT32:u_AD1_CNT32|Q1BASE[7]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.655      ; 3.636      ;
; -2.570 ; FMC_CONTROL:inst|read_data_2__reg[2]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.570      ; 3.622      ;
; -2.568 ; FMC_CONTROL:inst|read_data_6__reg[8]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.627      ; 3.678      ;
; -2.554 ; FMC_CONTROL:inst|read_data_6__reg[12] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.674      ; 3.806      ;
; -2.546 ; FMC_CONTROL:inst|read_data_2__reg[14] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.584      ; 3.551      ;
; -2.542 ; FMC_CONTROL:inst|read_data_6__reg[3]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.354      ; 3.318      ;
; -2.539 ; FMC_CONTROL:inst|read_data_8__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.020      ; 4.042      ;
; -2.534 ; FMC_CONTROL:inst|read_data_6__reg[0]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.311      ; 3.327      ;
; -2.530 ; CNT32:u_AD1_CNT32|Q1BASE[21]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.257      ; 3.359      ;
; -2.529 ; FMC_CONTROL:inst|read_data_8__reg[13] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.024      ; 4.130      ;
; -2.519 ; FMC_CONTROL:inst|read_data_8__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.022      ; 4.024      ;
; -2.519 ; FMC_CONTROL:inst|read_data_2__reg[9]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.606      ; 3.607      ;
; -2.516 ; FMC_CONTROL:inst|read_data_8__reg[9]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.035      ; 4.034      ;
; -2.512 ; FMC_CONTROL:inst|read_data_7__reg[15] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.803      ; 3.736      ;
; -2.510 ; FMC_CONTROL:inst|read_data_5__reg[2]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.455      ; 3.448      ;
; -2.507 ; FMC_CONTROL:inst|read_data_7__reg[12] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.760      ; 3.749      ;
; -2.507 ; FMC_CONTROL:inst|read_data_5__reg[11] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.405      ; 3.395      ;
; -2.506 ; FMC_CONTROL:inst|read_data_2__reg[13] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.569      ; 3.558      ;
; -2.503 ; FMC_CONTROL:inst|read_data_6__reg[9]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.626      ; 3.612      ;
; -2.501 ; FMC_CONTROL:inst|read_data_5__reg[13] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.532      ; 3.294      ;
; -2.500 ; FMC_CONTROL:inst|read_data_8__reg[7]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.030      ; 4.012      ;
; -2.489 ; CNT32:u_AD1_CNT32|Q1BASE[13]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.658      ; 3.560      ;
; -2.488 ; FMC_CONTROL:inst|read_data_5__reg[1]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.450      ; 3.515      ;
; -2.486 ; FMC_CONTROL:inst|read_data_5__reg[3]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.573      ; 3.643      ;
; -2.483 ; FMC_CONTROL:inst|read_data_8__reg[2]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.034      ; 3.999      ;
; -2.483 ; FMC_CONTROL:inst|read_data_3__reg[15] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.847      ; 3.813      ;
; -2.480 ; FMC_CONTROL:inst|read_data_6__reg[4]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.369      ; 3.270      ;
; -2.479 ; FMC_CONTROL:inst|read_data_4__reg[1]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.647      ; 3.609      ;
; -2.477 ; FMC_CONTROL:inst|read_data_3__reg[2]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.774      ; 3.734      ;
; -2.476 ; FMC_CONTROL:inst|read_data_4__reg[9]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.648      ; 3.606      ;
; -2.474 ; CNT32:u_AD1_CNT32|Q1BASE[24]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.258      ; 3.142      ;
; -2.468 ; CNT32:u_AD1_CNT32|Q1BASE[9]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.268      ; 4.252      ;
; -2.468 ; CNT32:u_AD2_CNT32|Q1BASE[29]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.267      ; 3.118      ;
; -2.468 ; FMC_CONTROL:inst|read_data_2__reg[5]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.598      ; 3.548      ;
; -2.465 ; FMC_CONTROL:inst|read_data_5__reg[5]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.564      ; 3.451      ;
; -2.463 ; CNT32:u_AD2_CNT32|Q1BASE[6]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.134      ; 3.162      ;
; -2.463 ; FMC_CONTROL:inst|read_data_5__reg[14] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.490      ; 3.374      ;
; -2.462 ; FMC_CONTROL:inst|read_data_4__reg[10] ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.653      ; 3.598      ;
; -2.461 ; FMC_CONTROL:inst|read_data_8__reg[8]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 2.111      ; 4.055      ;
; -2.459 ; CNT32:u_AD1_CNT32|Q1BASE[2]           ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.939      ; 3.967      ;
; -2.457 ; FMC_CONTROL:inst|read_data_6__reg[13] ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.684      ; 3.624      ;
; -2.452 ; FMC_CONTROL:inst|read_data_4__reg[6]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.894      ; 3.768      ;
; -2.444 ; CNT32:u_AD2_CNT32|Q1BASE[31]          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.270      ; 3.047      ;
; -2.439 ; FMC_CONTROL:inst|read_data_2__reg[7]  ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.598      ; 3.520      ;
; -2.437 ; FMC_CONTROL:inst|read_data_7__reg[1]  ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.002        ; 1.636      ; 3.556      ;
+--------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.378 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.125     ; 1.230      ;
; -1.377 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.125     ; 1.229      ;
; -1.278 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.931     ; 1.346      ;
; -1.278 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.931     ; 1.346      ;
; -1.276 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.928     ; 1.347      ;
; -1.272 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.924     ; 1.347      ;
; -1.272 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.924     ; 1.347      ;
; -1.270 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.921     ; 1.348      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.233 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.117     ; 1.093      ;
; -1.203 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.125     ; 1.055      ;
; -1.182 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.933     ; 1.226      ;
; -1.156 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 1.015      ;
; -1.145 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 2.089      ;
; -1.144 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 2.088      ;
; -1.139 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 2.081      ;
; -1.138 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 2.080      ;
; -1.137 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 2.081      ;
; -1.136 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 2.080      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.126 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.985      ;
; -1.067 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.118     ; 0.926      ;
; -1.025 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.151      ; 2.185      ;
; -1.025 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.151      ; 2.185      ;
; -1.023 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.154      ; 2.186      ;
; -1.023 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.965      ;
; -1.022 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.964      ;
; -1.019 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.186      ;
; -1.019 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.186      ;
; -1.019 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.177      ;
; -1.019 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.177      ;
; -1.017 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.161      ; 2.187      ;
; -1.017 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.151      ; 2.177      ;
; -1.017 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.151      ; 2.177      ;
; -1.017 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.152      ; 2.178      ;
; -1.015 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.154      ; 2.178      ;
; -1.013 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.933     ; 1.057      ;
; -1.013 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.156      ; 2.178      ;
; -1.013 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.156      ; 2.178      ;
; -1.011 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.125     ; 0.863      ;
; -1.011 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.178      ;
; -1.011 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.178      ;
; -1.011 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.159      ; 2.179      ;
; -1.009 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -1.125     ; 0.861      ;
; -1.009 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.161      ; 2.179      ;
; -0.996 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.938      ;
; -0.995 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.937      ;
; -0.995 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.939      ;
; -0.995 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.937      ;
; -0.994 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.936      ;
; -0.994 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.938      ;
; -0.987 ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.933     ; 1.031      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.980 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.932      ;
; -0.978 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.920      ;
; -0.977 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.919      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.972 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.924      ;
; -0.970 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.914      ;
; -0.969 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.913      ;
; -0.968 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.912      ;
; -0.964 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.045     ; 1.906      ;
; -0.962 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.043     ; 1.906      ;
; -0.949 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.085      ;
; -0.946 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.104      ;
; -0.946 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.104      ;
; -0.944 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.152      ; 2.105      ;
; -0.943 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.147      ; 2.077      ;
; -0.941 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.048     ; 1.880      ;
; -0.941 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; 0.149      ; 2.077      ;
; -0.940 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 1.000        ; -0.048     ; 1.879      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.164 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.311      ;
; -1.164 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.311      ;
; -1.162 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.141      ; 2.312      ;
; -1.133 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 2.085      ;
; -1.125 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 2.077      ;
; -1.125 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 2.077      ;
; -1.076 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.222      ;
; -1.076 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.222      ;
; -1.074 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.140      ; 2.223      ;
; -1.045 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.996      ;
; -1.043 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.995      ;
; -1.037 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.988      ;
; -1.037 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.988      ;
; -1.025 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.172      ;
; -1.025 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.172      ;
; -1.023 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.141      ; 2.173      ;
; -1.017 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.163      ;
; -1.017 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.163      ;
; -1.015 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.140      ; 2.164      ;
; -0.994 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.946      ;
; -0.988 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.745     ; 1.242      ;
; -0.988 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.745     ; 1.242      ;
; -0.986 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.742     ; 1.243      ;
; -0.986 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.938      ;
; -0.986 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.938      ;
; -0.967 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.115      ;
; -0.967 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.115      ;
; -0.965 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.142      ; 2.116      ;
; -0.957 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.918     ; 1.016      ;
; -0.955 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.906      ;
; -0.949 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.918     ; 1.008      ;
; -0.949 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.918     ; 1.008      ;
; -0.949 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.097      ;
; -0.949 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.097      ;
; -0.947 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.142      ; 2.098      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.946 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.897      ;
; -0.939 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.087      ;
; -0.939 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.087      ;
; -0.937 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.142      ; 2.088      ;
; -0.936 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.889      ;
; -0.929 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.136      ; 2.074      ;
; -0.929 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.136      ; 2.074      ;
; -0.928 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.881      ;
; -0.928 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.881      ;
; -0.927 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.075      ;
; -0.921 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.067      ;
; -0.921 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.067      ;
; -0.919 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.140      ; 2.068      ;
; -0.918 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.871      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                               ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.916 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.866      ;
; -0.910 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.863      ;
; -0.910 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.863      ;
; -0.908 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.861      ;
; -0.904 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.856      ;
; -0.900 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.853      ;
; -0.900 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.853      ;
; -0.893 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.725     ; 1.145      ;
; -0.892 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.725     ; 1.144      ;
; -0.890 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.841      ;
; -0.887 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.725     ; 1.139      ;
; -0.884 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.029      ;
; -0.883 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.028      ;
; -0.882 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.036     ; 1.833      ;
; -0.878 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.158      ; 2.023      ;
; -0.878 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.024      ;
; -0.878 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.137      ; 2.024      ;
; -0.876 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.140      ; 2.025      ;
; -0.874 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.021      ;
; -0.874 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.138      ; 2.021      ;
; -0.872 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.141      ; 2.022      ;
; -0.868 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.016      ;
; -0.868 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_we_reg       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.139      ; 2.016      ;
; -0.867 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.918     ; 0.926      ;
; -0.866 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_datain_reg0  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; 0.142      ; 2.017      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.037     ; 1.808      ;
; -0.846 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.034     ; 1.799      ;
; -0.843 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.035     ; 1.795      ;
; -0.841 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg       ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.746     ; 1.094      ;
; -0.841 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0 ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.746     ; 1.094      ;
; -0.839 ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_datain_reg0  ; FPGA_CS_NEL                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 1.000        ; -0.743     ; 1.095      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AD1_INPUT_CLK'                                                                                           ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -0.868 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.831      ;
; -0.835 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.798      ;
; -0.824 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.787      ;
; -0.800 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.763      ;
; -0.775 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.738      ;
; -0.767 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.730      ;
; -0.764 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.727      ;
; -0.760 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.723      ;
; -0.756 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.719      ;
; -0.756 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.719      ;
; -0.745 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.708      ;
; -0.732 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.695      ;
; -0.707 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.670      ;
; -0.707 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.670      ;
; -0.700 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.663      ;
; -0.699 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.662      ;
; -0.696 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.659      ;
; -0.692 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.655      ;
; -0.692 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.655      ;
; -0.688 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.651      ;
; -0.688 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.651      ;
; -0.678 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.641      ;
; -0.677 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.640      ;
; -0.664 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.627      ;
; -0.639 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.602      ;
; -0.639 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.602      ;
; -0.639 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.602      ;
; -0.632 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.595      ;
; -0.631 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.594      ;
; -0.628 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.591      ;
; -0.624 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.587      ;
; -0.624 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.587      ;
; -0.620 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.583      ;
; -0.620 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.583      ;
; -0.620 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.583      ;
; -0.610 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.573      ;
; -0.610 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.573      ;
; -0.609 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.572      ;
; -0.596 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.559      ;
; -0.572 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.535      ;
; -0.571 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.534      ;
; -0.571 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.534      ;
; -0.571 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.534      ;
; -0.564 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.527      ;
; -0.563 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.526      ;
; -0.560 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.523      ;
; -0.556 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.519      ;
; -0.556 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.519      ;
; -0.556 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.519      ;
; -0.552 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.515      ;
; -0.552 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.515      ;
; -0.552 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.515      ;
; -0.552 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.515      ;
; -0.542 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.505      ;
; -0.542 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.505      ;
; -0.542 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.505      ;
; -0.541 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.504      ;
; -0.528 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.491      ;
; -0.504 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.467      ;
; -0.504 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.467      ;
; -0.503 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.466      ;
; -0.503 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.466      ;
; -0.503 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.466      ;
; -0.496 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.459      ;
; -0.495 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.458      ;
; -0.492 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.455      ;
; -0.488 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.451      ;
; -0.488 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.451      ;
; -0.488 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.451      ;
; -0.488 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.451      ;
; -0.484 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.447      ;
; -0.484 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.447      ;
; -0.484 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.447      ;
; -0.484 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.447      ;
; -0.484 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.447      ;
; -0.474 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.437      ;
; -0.474 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.437      ;
; -0.474 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.437      ;
; -0.474 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.437      ;
; -0.473 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.436      ;
; -0.460 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.423      ;
; -0.436 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.399      ;
; -0.436 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.399      ;
; -0.435 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.398      ;
; -0.435 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.398      ;
; -0.435 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.398      ;
; -0.435 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.398      ;
; -0.428 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.391      ;
; -0.427 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.390      ;
; -0.424 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.387      ;
; -0.420 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.383      ;
; -0.420 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.383      ;
; -0.420 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.383      ;
; -0.420 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.383      ;
; -0.420 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.383      ;
; -0.416 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.379      ;
; -0.416 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.379      ;
; -0.416 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.379      ;
; -0.416 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.379      ;
; -0.416 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 1.000        ; -0.044     ; 1.379      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AD2_INPUT_CLK'                                                                                           ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; -0.861 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.825      ;
; -0.824 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.788      ;
; -0.823 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.787      ;
; -0.793 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.757      ;
; -0.774 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.738      ;
; -0.762 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.726      ;
; -0.759 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.723      ;
; -0.756 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.720      ;
; -0.755 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.719      ;
; -0.755 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.719      ;
; -0.744 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.708      ;
; -0.725 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.689      ;
; -0.706 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.670      ;
; -0.706 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.670      ;
; -0.698 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.662      ;
; -0.694 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.658      ;
; -0.691 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.655      ;
; -0.691 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.655      ;
; -0.688 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.652      ;
; -0.687 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.651      ;
; -0.687 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.651      ;
; -0.677 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.641      ;
; -0.676 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.640      ;
; -0.657 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.621      ;
; -0.638 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.602      ;
; -0.638 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.602      ;
; -0.638 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.602      ;
; -0.630 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.594      ;
; -0.626 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.590      ;
; -0.623 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.587      ;
; -0.623 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.587      ;
; -0.620 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.584      ;
; -0.619 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.583      ;
; -0.619 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.583      ;
; -0.619 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.583      ;
; -0.609 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.573      ;
; -0.609 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.573      ;
; -0.608 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.572      ;
; -0.589 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.553      ;
; -0.571 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.535      ;
; -0.570 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.534      ;
; -0.570 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.534      ;
; -0.570 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.534      ;
; -0.562 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.526      ;
; -0.558 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.522      ;
; -0.555 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.519      ;
; -0.555 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.519      ;
; -0.555 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.519      ;
; -0.552 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.516      ;
; -0.551 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.515      ;
; -0.551 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.515      ;
; -0.551 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.515      ;
; -0.551 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.515      ;
; -0.541 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.505      ;
; -0.541 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.505      ;
; -0.541 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.505      ;
; -0.540 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.504      ;
; -0.521 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.485      ;
; -0.503 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.467      ;
; -0.503 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.467      ;
; -0.502 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.466      ;
; -0.502 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.466      ;
; -0.502 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.466      ;
; -0.494 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.458      ;
; -0.490 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.454      ;
; -0.487 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.451      ;
; -0.487 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.451      ;
; -0.487 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.451      ;
; -0.487 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.451      ;
; -0.484 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.448      ;
; -0.483 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.447      ;
; -0.483 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.447      ;
; -0.483 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.447      ;
; -0.483 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.447      ;
; -0.483 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.447      ;
; -0.473 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.437      ;
; -0.473 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.437      ;
; -0.473 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.437      ;
; -0.473 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.437      ;
; -0.472 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.436      ;
; -0.453 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.417      ;
; -0.435 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.399      ;
; -0.435 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.399      ;
; -0.434 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.434 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.434 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.434 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.398      ;
; -0.426 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.390      ;
; -0.422 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.386      ;
; -0.419 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.383      ;
; -0.419 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.383      ;
; -0.419 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.383      ;
; -0.419 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.383      ;
; -0.419 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.383      ;
; -0.416 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.380      ;
; -0.415 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.379      ;
; -0.415 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.379      ;
; -0.415 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.379      ;
; -0.415 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.379      ;
; -0.415 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 1.000        ; -0.043     ; 1.379      ;
+--------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CS_NEL'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.358 ; FMC_CONTROL:inst|read_data_15__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.554      ; 0.276      ;
; -2.358 ; FMC_CONTROL:inst|read_data_15__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.554      ; 0.276      ;
; -2.357 ; FMC_CONTROL:inst|read_data_15__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.553      ; 0.276      ;
; -2.357 ; FMC_CONTROL:inst|read_data_15__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.553      ; 0.276      ;
; -2.356 ; FMC_CONTROL:inst|read_data_15__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.552      ; 0.276      ;
; -2.356 ; FMC_CONTROL:inst|read_data_15__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.552      ; 0.276      ;
; -2.355 ; FMC_CONTROL:inst|read_data_15__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.551      ; 0.276      ;
; -2.355 ; FMC_CONTROL:inst|read_data_15__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA2_OUTB[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.551      ; 0.276      ;
; -2.354 ; FMC_CONTROL:inst|read_data_15__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.550      ; 0.276      ;
; -2.354 ; FMC_CONTROL:inst|read_data_15__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.550      ; 0.276      ;
; -2.353 ; FMC_CONTROL:inst|read_data_15__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.549      ; 0.276      ;
; -2.353 ; FMC_CONTROL:inst|read_data_15__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA2_OUTB[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.549      ; 0.276      ;
; -2.146 ; FMC_CONTROL:inst|read_data_14__reg[10]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[10]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.342      ; 0.276      ;
; -2.145 ; FMC_CONTROL:inst|read_data_14__reg[0]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[0]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.341      ; 0.276      ;
; -2.144 ; FMC_CONTROL:inst|read_data_14__reg[5]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[5]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.340      ; 0.276      ;
; -2.144 ; FMC_CONTROL:inst|read_data_14__reg[7]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[7]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.340      ; 0.276      ;
; -2.144 ; FMC_CONTROL:inst|read_data_14__reg[8]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[8]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.340      ; 0.276      ;
; -2.143 ; FMC_CONTROL:inst|read_data_14__reg[3]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[3]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.339      ; 0.276      ;
; -2.143 ; FMC_CONTROL:inst|read_data_14__reg[11]                                                                                            ; DA_APMPLITUDE:inst10|DA1_OUTA[11]                                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.339      ; 0.276      ;
; -2.142 ; FMC_CONTROL:inst|read_data_14__reg[2]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[2]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.338      ; 0.276      ;
; -2.142 ; FMC_CONTROL:inst|read_data_14__reg[4]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[4]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.338      ; 0.276      ;
; -2.142 ; FMC_CONTROL:inst|read_data_14__reg[9]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[9]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.338      ; 0.276      ;
; -2.141 ; FMC_CONTROL:inst|read_data_14__reg[1]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[1]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.337      ; 0.276      ;
; -2.141 ; FMC_CONTROL:inst|read_data_14__reg[6]                                                                                             ; DA_APMPLITUDE:inst10|DA1_OUTA[6]                                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.337      ; 0.276      ;
; -2.096 ; FMC_CONTROL:inst|read_data_12__reg[2]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.292      ; 0.276      ;
; -2.096 ; FMC_CONTROL:inst|read_data_12__reg[3]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.292      ; 0.276      ;
; -2.095 ; FMC_CONTROL:inst|read_data_12__reg[6]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.291      ; 0.276      ;
; -2.092 ; FMC_CONTROL:inst|read_data_12__reg[5]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.288      ; 0.276      ;
; -2.091 ; FMC_CONTROL:inst|read_data_12__reg[1]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.287      ; 0.276      ;
; -2.090 ; FMC_CONTROL:inst|read_data_12__reg[4]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.286      ; 0.276      ;
; -2.090 ; FMC_CONTROL:inst|read_data_12__reg[7]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.286      ; 0.276      ;
; -2.088 ; FMC_CONTROL:inst|read_data_12__reg[0]                                                                                             ; DA_WAVEFORM_A:inst15|WAVEFORM_A[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.284      ; 0.276      ;
; -2.086 ; FMC_CONTROL:inst|read_data_1__reg[6]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[6]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.282      ; 0.276      ;
; -2.053 ; FMC_CONTROL:inst|read_data_1__reg[15]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[15]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.249      ; 0.276      ;
; -1.882 ; FMC_CONTROL:inst|read_data_1__reg[4]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[4]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.078      ; 0.276      ;
; -1.880 ; FMC_CONTROL:inst|read_data_1__reg[8]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[8]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 2.076      ; 0.276      ;
; -1.697 ; FMC_CONTROL:inst|read_data_1__reg[11]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[11]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.893      ; 0.276      ;
; -1.696 ; FMC_CONTROL:inst|read_data_1__reg[9]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[9]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.892      ; 0.276      ;
; -1.696 ; FMC_CONTROL:inst|read_data_1__reg[0]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[0]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.892      ; 0.276      ;
; -1.695 ; FMC_CONTROL:inst|read_data_1__reg[7]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[7]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.891      ; 0.276      ;
; -1.695 ; FMC_CONTROL:inst|read_data_1__reg[3]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[3]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.891      ; 0.276      ;
; -1.694 ; FMC_CONTROL:inst|read_data_1__reg[1]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[1]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.890      ; 0.276      ;
; -1.692 ; FMC_CONTROL:inst|read_data_1__reg[2]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[2]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.888      ; 0.276      ;
; -1.690 ; FMC_CONTROL:inst|read_data_1__reg[13]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[13]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.886      ; 0.276      ;
; -1.689 ; FMC_CONTROL:inst|read_data_1__reg[14]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[14]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.885      ; 0.276      ;
; -1.688 ; FMC_CONTROL:inst|read_data_1__reg[12]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[12]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.884      ; 0.276      ;
; -1.687 ; FMC_CONTROL:inst|read_data_1__reg[5]                                                                                              ; MASTER_CTRL:inst3|CTRL_DATA[5]                                                                                                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.883      ; 0.276      ;
; -1.686 ; FMC_CONTROL:inst|read_data_1__reg[10]                                                                                             ; MASTER_CTRL:inst3|CTRL_DATA[10]                                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.882      ; 0.276      ;
; -1.301 ; FMC_CONTROL:inst|read_data_12__reg[9]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[1]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.497      ; 0.276      ;
; -1.301 ; FMC_CONTROL:inst|read_data_12__reg[10]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[2]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.497      ; 0.276      ;
; -1.301 ; FMC_CONTROL:inst|read_data_12__reg[12]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[4]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.497      ; 0.276      ;
; -1.300 ; FMC_CONTROL:inst|read_data_12__reg[14]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[6]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.496      ; 0.276      ;
; -1.297 ; FMC_CONTROL:inst|read_data_12__reg[8]                                                                                             ; DA_WAVEFORM_B:inst18|WAVEFORM_B[0]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.493      ; 0.276      ;
; -1.297 ; FMC_CONTROL:inst|read_data_12__reg[15]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[7]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.493      ; 0.276      ;
; -1.297 ; FMC_CONTROL:inst|read_data_12__reg[13]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[5]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.493      ; 0.276      ;
; -1.296 ; FMC_CONTROL:inst|read_data_12__reg[11]                                                                                            ; DA_WAVEFORM_B:inst18|WAVEFORM_B[3]                                                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL ; 0.000        ; 1.492      ; 0.276      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.316      ;
; 0.207  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.189      ; 0.500      ;
; 0.207  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.328      ;
; 0.208  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.191      ; 0.503      ;
; 0.214  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.334      ;
; 0.217  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.338      ;
; 0.221  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.342      ;
; 0.227  ; CNT32:u_AD2_CNT32|Q1[24]                                                                                                          ; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[8]                                                                              ; AD2_INPUT_CLK                                     ; FPGA_CS_NEL ; 0.000        ; 2.147      ; 2.404      ;
; 0.227  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~portb_address_reg0    ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.189      ; 0.520      ;
; 0.230  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|rdptr_g[0]                                                   ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.351      ;
; 0.235  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FLAG_SHOW[0]                                                                                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FPGA_CS_NEL ; 0.000        ; 1.760      ; 2.025      ;
; 0.248  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FLAG_SHOW[0]                                                                                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FPGA_CS_NEL ; 0.000        ; 1.002      ; 1.280      ;
; 0.251  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.372      ;
; 0.252  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.372      ;
; 0.253  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.374      ;
; 0.254  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; FPGA_CS_NEL                                       ; FPGA_CS_NEL ; 0.000        ; 0.037      ; 0.375      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DA_PARAMETER_CTRL:inst7|FREQ_OUT_A'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                             ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.112 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.217      ; 0.433      ;
; 0.152 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.476      ;
; 0.162 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.486      ;
; 0.167 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.219      ; 0.490      ;
; 0.170 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.494      ;
; 0.172 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.226      ; 0.502      ;
; 0.178 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.502      ;
; 0.181 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.505      ;
; 0.183 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[7] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.507      ;
; 0.188 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.219      ; 0.511      ;
; 0.193 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.229      ; 0.526      ;
; 0.202 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.222      ; 0.528      ;
; 0.212 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.222      ; 0.538      ;
; 0.273 ; DA_PARAMETER_CTRL:inst7|CNT_A[9]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a13~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.217      ; 0.599      ;
; 0.303 ; DA_PARAMETER_CTRL:inst7|CNT_B[9]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.428      ;
; 0.310 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.634      ;
; 0.314 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[0]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.439      ;
; 0.326 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.657      ;
; 0.328 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.652      ;
; 0.330 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.661      ;
; 0.341 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.672      ;
; 0.344 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.671      ;
; 0.344 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.675      ;
; 0.345 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.669      ;
; 0.346 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[6] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.230      ; 0.680      ;
; 0.348 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.230      ; 0.682      ;
; 0.351 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.682      ;
; 0.355 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.682      ;
; 0.357 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.230      ; 0.691      ;
; 0.360 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.230      ; 0.694      ;
; 0.365 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[2] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.692      ;
; 0.373 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.700      ;
; 0.387 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.714      ;
; 0.412 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.217      ; 0.733      ;
; 0.419 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.750      ;
; 0.438 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.224      ; 0.766      ;
; 0.443 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.217      ; 0.764      ;
; 0.446 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[0] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.770      ;
; 0.446 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.777      ;
; 0.452 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; DA_PARAMETER_CTRL:inst7|CNT_A[1]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; DA_PARAMETER_CTRL:inst7|CNT_B[5]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; DA_PARAMETER_CTRL:inst7|CNT_A[3]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[3] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a9~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.778      ;
; 0.454 ; DA_PARAMETER_CTRL:inst7|CNT_B[7]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; DA_PARAMETER_CTRL:inst7|CNT_A[7]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; DA_PARAMETER_CTRL:inst7|CNT_A[5]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.576      ;
; 0.462 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; DA_PARAMETER_CTRL:inst7|CNT_A[8]        ; DA_PARAMETER_CTRL:inst7|CNT_A[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[1]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[7]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; DA_PARAMETER_CTRL:inst7|CNT_B[8]        ; DA_PARAMETER_CTRL:inst7|CNT_B[9]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.221      ; 0.790      ;
; 0.465 ; DA_PARAMETER_CTRL:inst7|CNT_B[4]        ; DA_PARAMETER_CTRL:inst7|CNT_B[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; DA_PARAMETER_CTRL:inst7|CNT_A[0]        ; DA_PARAMETER_CTRL:inst7|CNT_A[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; DA_PARAMETER_CTRL:inst7|CNT_A[6]        ; DA_PARAMETER_CTRL:inst7|CNT_A[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; DA_PARAMETER_CTRL:inst7|CNT_B[0]        ; DA_PARAMETER_CTRL:inst7|CNT_B[2]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; DA_PARAMETER_CTRL:inst7|CNT_B[6]        ; DA_PARAMETER_CTRL:inst7|CNT_B[8]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; DA_PARAMETER_CTRL:inst7|CNT_A[2]        ; DA_PARAMETER_CTRL:inst7|CNT_A[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; DA_PARAMETER_CTRL:inst7|CNT_A[4]        ; DA_PARAMETER_CTRL:inst7|CNT_A[6]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.588      ;
; 0.471 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a6~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.220      ; 0.795      ;
; 0.473 ; DA_PARAMETER_CTRL:inst7|CNT_B[1]        ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[1]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[3]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.597      ;
; 0.478 ; DA_PARAMETER_CTRL:inst7|CNT_B[2]        ; DA_PARAMETER_CTRL:inst7|CNT_B[4]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.600      ;
; 0.481 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[9]     ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[9]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.603      ;
; 0.483 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a3~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.224      ; 0.811      ;
; 0.485 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[6]     ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[6]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.607      ;
; 0.491 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[4] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a1~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.227      ; 0.822      ;
; 0.491 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[5]     ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[5]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.613      ;
; 0.492 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[0]     ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[0]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.614      ;
; 0.493 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.222      ; 0.819      ;
; 0.497 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[9] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a10~porta_address_reg0 ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.223      ; 0.824      ;
; 0.499 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[8] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.222      ; 0.825      ;
; 0.499 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[2]     ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[2]                                                                                                             ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.621      ;
; 0.500 ; DA_WAVEFORM_A:inst15|WAVE_DATA_A[10]    ; DA_WAVEFORM_A:inst15|WAVE_DATA_A_reg[10]                                                                                                            ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.037      ; 0.621      ;
; 0.501 ; DA_PARAMETER_CTRL:inst7|COUT_B_FINAL[5] ; DA_WAVEFORM_B:inst18|sawtooth_rom:sawtooth_rom_inst|altsyncram:altsyncram_component|altsyncram_0lb1:auto_generated|ram_block1a0~porta_address_reg0  ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.222      ; 0.827      ;
; 0.515 ; DA_PARAMETER_CTRL:inst7|CNT_B[3]        ; DA_PARAMETER_CTRL:inst7|CNT_B[5]                                                                                                                    ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A ; 0.000        ; 0.038      ; 0.637      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FREQ_DEV:u_AD2_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.137 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.479      ;
; 0.180 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.239      ; 0.545      ;
; 0.207 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.239      ; 0.553      ;
; 0.219 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.232      ; 0.555      ;
; 0.241 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 0.576      ;
; 0.252 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.372      ;
; 0.263 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.383      ;
; 0.269 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.590      ;
; 0.278 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.399      ;
; 0.284 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.603      ;
; 0.285 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.239      ; 0.628      ;
; 0.296 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.639      ;
; 0.302 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.644      ;
; 0.309 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.628      ;
; 0.313 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.440      ;
; 0.315 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.435      ;
; 0.322 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.442      ;
; 0.328 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.448      ;
; 0.359 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 0.694      ;
; 0.361 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.232      ; 0.697      ;
; 0.365 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.684      ;
; 0.371 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.232      ; 0.707      ;
; 0.378 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.697      ;
; 0.379 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.032      ; 0.495      ;
; 0.379 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.506      ;
; 0.380 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.507      ;
; 0.384 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 0.719      ;
; 0.387 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.507      ;
; 0.405 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.534      ;
; 0.411 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.540      ;
; 0.420 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.762      ;
; 0.421 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.763      ;
; 0.429 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 0.764      ;
; 0.456 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.033      ; 0.573      ;
; 0.459 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.032      ; 0.575      ;
; 0.463 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.228      ; 0.775      ;
; 0.465 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.807      ;
; 0.465 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.594      ;
; 0.467 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.587      ;
; 0.471 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.790      ;
; 0.477 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[5]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.606      ;
; 0.477 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.228      ; 0.789      ;
; 0.479 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.232      ; 0.815      ;
; 0.479 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.606      ;
; 0.481 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.608      ;
; 0.486 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.615      ;
; 0.488 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.615      ;
; 0.493 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.620      ;
; 0.495 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.043      ; 0.622      ;
; 0.499 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.619      ;
; 0.500 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.620      ;
; 0.501 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[7]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.044      ; 0.629      ;
; 0.506 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.626      ;
; 0.514 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.156     ; 0.442      ;
; 0.516 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.156     ; 0.444      ;
; 0.518 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.156     ; 0.446      ;
; 0.518 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.156     ; 0.446      ;
; 0.521 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.863      ;
; 0.524 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.646      ;
; 0.532 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.039      ; 0.655      ;
; 0.538 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.029      ; 0.651      ;
; 0.539 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.029      ; 0.652      ;
; 0.540 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.235      ; 0.859      ;
; 0.552 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 0.887      ;
; 0.554 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.674      ;
; 0.575 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.695      ;
; 0.578 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[2]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.707      ;
; 0.598 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.239      ; 0.941      ;
; 0.606 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.726      ;
; 0.615 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.735      ;
; 0.624 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.743      ;
; 0.625 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.039      ; 0.748      ;
; 0.639 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.228      ; 0.951      ;
; 0.648 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.039      ; 0.771      ;
; 0.669 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.231      ; 1.004      ;
; 0.673 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.793      ;
; 0.674 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.794      ;
; 0.674 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.029      ; 0.787      ;
; 0.677 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.799      ;
; 0.680 ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; FREQ_DEV:u_AD2_DEV|FREQ_OUT ; 0.000        ; -0.147     ; 0.617      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FREQ_DEV:u_AD1_DEV|FREQ_OUT'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.158 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.218      ; 0.480      ;
; 0.166 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.490      ;
; 0.170 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.218      ; 0.492      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.314      ;
; 0.201 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.524      ;
; 0.209 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.532      ;
; 0.210 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.331      ;
; 0.273 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.594      ;
; 0.279 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.400      ;
; 0.294 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.617      ;
; 0.303 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.624      ;
; 0.308 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.629      ;
; 0.311 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.440      ;
; 0.315 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.638      ;
; 0.320 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.643      ;
; 0.331 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.036      ; 0.452      ;
; 0.346 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.670      ;
; 0.373 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.502      ;
; 0.375 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.504      ;
; 0.378 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.507      ;
; 0.394 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.033      ; 0.511      ;
; 0.398 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.520      ;
; 0.402 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[8]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.524      ;
; 0.404 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.727      ;
; 0.416 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.739      ;
; 0.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[9]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.039      ; 0.548      ;
; 0.425 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[0]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.547      ;
; 0.430 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[2]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.549      ;
; 0.432 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.551      ;
; 0.433 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.554      ;
; 0.436 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.565      ;
; 0.437 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[0]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.556      ;
; 0.440 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[3]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.562      ;
; 0.441 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.570      ;
; 0.442 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.571      ;
; 0.443 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[1]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.565      ;
; 0.449 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.771      ;
; 0.455 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[9]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.779      ;
; 0.461 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.591      ;
; 0.467 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.596      ;
; 0.469 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.795      ;
; 0.472 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.793      ;
; 0.476 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.797      ;
; 0.477 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.237      ; 0.798      ;
; 0.479 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.156     ; 0.407      ;
; 0.485 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[6]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.607      ;
; 0.485 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.614      ;
; 0.486 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.615      ;
; 0.487 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.616      ;
; 0.493 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[1]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.034      ; 0.611      ;
; 0.497 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.037      ; 0.618      ;
; 0.500 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.034      ; 0.618      ;
; 0.501 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.620      ;
; 0.507 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.034      ; 0.625      ;
; 0.507 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.636      ;
; 0.508 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.831      ;
; 0.509 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.638      ;
; 0.510 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.632      ;
; 0.514 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.643      ;
; 0.536 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.655      ;
; 0.548 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.035      ; 0.667      ;
; 0.549 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.240      ; 0.873      ;
; 0.555 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.684      ;
; 0.556 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[10]                                          ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.038      ; 0.678      ;
; 0.556 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.685      ;
; 0.559 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.688      ;
; 0.563 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.489      ;
; 0.578 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.900      ;
; 0.579 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.708      ;
; 0.585 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[5]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.511      ;
; 0.586 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.909      ;
; 0.586 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[8]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.512      ;
; 0.588 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.910      ;
; 0.589 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[6]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.515      ;
; 0.589 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.515      ;
; 0.591 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[3]                                                   ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.159     ; 0.516      ;
; 0.593 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.238      ; 0.915      ;
; 0.594 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.219      ; 0.917      ;
; 0.603 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.045      ; 0.732      ;
; 0.606 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|delayed_wrptr_g[4]                                           ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.032      ; 0.722      ;
; 0.628 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.554      ;
; 0.631 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[4]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.955      ;
; 0.635 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[7]                                                   ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.959      ;
; 0.636 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; -0.158     ; 0.562      ;
; 0.640 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.240      ; 0.964      ;
; 0.643 ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|wrptr_g[10]                                                  ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9~porta_address_reg0    ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; FREQ_DEV:u_AD1_DEV|FREQ_OUT ; 0.000        ; 0.220      ; 0.967      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; CNT32:u_AD1_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; CNT32:u_AD2_CNT32|Q1BASE[0]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; DA_PARAMETER_CTRL:inst7|flag      ; DA_PARAMETER_CTRL:inst7|flag_reg  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.277 ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; DA_PARAMETER_CTRL:inst7|ACC_A[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.292 ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; FREQ_DEV:u_AD2_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; FREQ_DEV:u_AD1_DEV|ACC[16]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; FREQ_DEV:u_AD1_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; FREQ_DEV:u_AD1_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; FREQ_DEV:u_AD2_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; FREQ_DEV:u_AD2_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; FREQ_DEV:u_AD2_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; FREQ_DEV:u_AD2_DEV|ACC[15]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; FREQ_DEV:u_AD2_DEV|ACC[6]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; FREQ_DEV:u_AD1_DEV|ACC[30]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; FREQ_DEV:u_AD1_DEV|ACC[22]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; FREQ_DEV:u_AD1_DEV|ACC[19]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; FREQ_DEV:u_AD1_DEV|ACC[18]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; FREQ_DEV:u_AD1_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; FREQ_DEV:u_AD1_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; FREQ_DEV:u_AD1_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; FREQ_DEV:u_AD1_DEV|ACC[8]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; FREQ_DEV:u_AD1_DEV|ACC[4]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; FREQ_DEV:u_AD1_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; FREQ_DEV:u_AD1_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; FREQ_DEV:u_AD1_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; FREQ_DEV:u_AD2_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; FREQ_DEV:u_AD2_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; FREQ_DEV:u_AD2_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; FREQ_DEV:u_AD2_DEV|ACC[24]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; FREQ_DEV:u_AD2_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; FREQ_DEV:u_AD2_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; FREQ_DEV:u_AD2_DEV|ACC[17]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; FREQ_DEV:u_AD2_DEV|ACC[14]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; FREQ_DEV:u_AD2_DEV|ACC[13]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; FREQ_DEV:u_AD2_DEV|ACC[12]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; FREQ_DEV:u_AD2_DEV|ACC[11]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; FREQ_DEV:u_AD2_DEV|ACC[5]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; FREQ_DEV:u_AD2_DEV|ACC[3]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; FREQ_DEV:u_AD2_DEV|ACC[2]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; FREQ_DEV:u_AD2_DEV|ACC[1]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; FREQ_DEV:u_AD1_DEV|ACC[29]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; FREQ_DEV:u_AD1_DEV|ACC[28]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; FREQ_DEV:u_AD1_DEV|ACC[27]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; FREQ_DEV:u_AD1_DEV|ACC[26]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; FREQ_DEV:u_AD1_DEV|ACC[21]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; FREQ_DEV:u_AD1_DEV|ACC[20]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; FREQ_DEV:u_AD1_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; FREQ_DEV:u_AD2_DEV|ACC[25]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; FREQ_DEV:u_AD2_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; FREQ_DEV:u_AD2_DEV|ACC[10]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; FREQ_DEV:u_AD2_DEV|ACC[9]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; FREQ_DEV:u_AD2_DEV|ACC[7]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; FREQ_DEV:u_AD1_DEV|ACC[23]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; FREQ_DEV:u_AD2_DEV|ACC[0]         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; CNT32:u_AD2_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; CNT32:u_AD2_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; DA_PARAMETER_CTRL:inst7|ACC_A[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; DA_PARAMETER_CTRL:inst7|ACC_A[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; FREQ_DEV:u_AD2_DEV|ACC[31]        ; FREQ_DEV:u_AD2_DEV|ACC[31]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD1_CNT32|Q1BASE[31]      ; CNT32:u_AD1_CNT32|Q1BASE[31]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; CNT32:u_AD1_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; CNT32:u_AD1_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; CNT32:u_AD1_CNT32|Q1BASE[15]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; CNT32:u_AD1_CNT32|Q1BASE[6]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[31]      ; CNT32:u_AD2_CNT32|Q1BASE[31]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; CNT32:u_AD2_CNT32|Q1BASE[22]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; CNT32:u_AD2_CNT32|Q1BASE[16]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; CNT32:u_AD2_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; CNT32:u_AD2_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[8]       ; CNT32:u_AD2_CNT32|Q1BASE[8]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; CNT32:u_AD2_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; CNT32:u_AD2_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; CNT32:u_AD2_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FREQ_DEV:u_AD1_DEV|ACC[31]        ; FREQ_DEV:u_AD1_DEV|ACC[31]        ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|ACC_B[31] ; DA_PARAMETER_CTRL:inst7|ACC_B[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; DA_PARAMETER_CTRL:inst7|ACC_B[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; DA_PARAMETER_CTRL:inst7|ACC_A[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; DA_PARAMETER_CTRL:inst7|ACC_B[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[30]      ; CNT32:u_AD1_CNT32|Q1BASE[30]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[29]      ; CNT32:u_AD1_CNT32|Q1BASE[29]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[27]      ; CNT32:u_AD1_CNT32|Q1BASE[27]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[24]      ; CNT32:u_AD1_CNT32|Q1BASE[24]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[21]      ; CNT32:u_AD1_CNT32|Q1BASE[21]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[20]      ; CNT32:u_AD1_CNT32|Q1BASE[20]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; CNT32:u_AD1_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; CNT32:u_AD1_CNT32|Q1BASE[18]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[17]      ; CNT32:u_AD1_CNT32|Q1BASE[17]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; CNT32:u_AD1_CNT32|Q1BASE[14]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; CNT32:u_AD1_CNT32|Q1BASE[13]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[8]       ; CNT32:u_AD1_CNT32|Q1BASE[8]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; CNT32:u_AD1_CNT32|Q1BASE[5]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; CNT32:u_AD1_CNT32|Q1BASE[3]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; CNT32:u_AD1_CNT32|Q1BASE[2]       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; CNT32:u_AD2_CNT32|Q1BASE[30]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[29]      ; CNT32:u_AD2_CNT32|Q1BASE[29]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[27]      ; CNT32:u_AD2_CNT32|Q1BASE[27]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[24]      ; CNT32:u_AD2_CNT32|Q1BASE[24]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[21]      ; CNT32:u_AD2_CNT32|Q1BASE[21]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; CNT32:u_AD2_CNT32|Q1BASE[20]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; CNT32:u_AD2_CNT32|Q1BASE[19]      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AD1_INPUT_CLK'                                                                                           ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.208 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[0]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.318 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD1_CNT32|Q1[31] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.430      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.381 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.487      ;
; 0.411 ; CNT32:u_AD1_CNT32|Q1[1]  ; CNT32:u_AD1_CNT32|Q1[1]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.022      ; 0.517      ;
; 0.464 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.574      ;
; 0.464 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.574      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.575      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.575      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.575      ;
; 0.465 ; CNT32:u_AD1_CNT32|Q1[30] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.575      ;
; 0.466 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.576      ;
; 0.466 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.576      ;
; 0.472 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.582      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.583      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[2]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.583      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.583      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.583      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.584      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.584      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.584      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.584      ;
; 0.474 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.584      ;
; 0.475 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[8]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD1_CNT32|Q1[15] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.585      ;
; 0.475 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.585      ;
; 0.475 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.585      ;
; 0.476 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[3]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[0]  ; CNT32:u_AD1_CNT32|Q1[3]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[5]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[13] ; CNT32:u_AD1_CNT32|Q1[15] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[17] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.587      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[19] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.587      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[21] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.587      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[27] ; CNT32:u_AD1_CNT32|Q1[29] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.587      ;
; 0.477 ; CNT32:u_AD1_CNT32|Q1[29] ; CNT32:u_AD1_CNT32|Q1[31] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.587      ;
; 0.478 ; CNT32:u_AD1_CNT32|Q1[7]  ; CNT32:u_AD1_CNT32|Q1[9]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD1_CNT32|Q1[11] ; CNT32:u_AD1_CNT32|Q1[13] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD1_CNT32|Q1[23] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.588      ;
; 0.478 ; CNT32:u_AD1_CNT32|Q1[25] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.588      ;
; 0.479 ; CNT32:u_AD1_CNT32|Q1[9]  ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.588      ;
; 0.527 ; CNT32:u_AD1_CNT32|Q1[6]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.636      ;
; 0.527 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[16] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.637      ;
; 0.527 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[18] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.637      ;
; 0.527 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[24] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.637      ;
; 0.528 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[4]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[10] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[20] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.638      ;
; 0.528 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[22] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.638      ;
; 0.528 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[26] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.638      ;
; 0.529 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[6]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; CNT32:u_AD1_CNT32|Q1[10] ; CNT32:u_AD1_CNT32|Q1[12] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; CNT32:u_AD1_CNT32|Q1[12] ; CNT32:u_AD1_CNT32|Q1[14] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; CNT32:u_AD1_CNT32|Q1[28] ; CNT32:u_AD1_CNT32|Q1[30] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.639      ;
; 0.529 ; CNT32:u_AD1_CNT32|Q1[26] ; CNT32:u_AD1_CNT32|Q1[28] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.639      ;
; 0.530 ; CNT32:u_AD1_CNT32|Q1[14] ; CNT32:u_AD1_CNT32|Q1[17] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.640      ;
; 0.530 ; CNT32:u_AD1_CNT32|Q1[16] ; CNT32:u_AD1_CNT32|Q1[19] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.640      ;
; 0.530 ; CNT32:u_AD1_CNT32|Q1[22] ; CNT32:u_AD1_CNT32|Q1[25] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.640      ;
; 0.531 ; CNT32:u_AD1_CNT32|Q1[2]  ; CNT32:u_AD1_CNT32|Q1[5]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; CNT32:u_AD1_CNT32|Q1[8]  ; CNT32:u_AD1_CNT32|Q1[11] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; CNT32:u_AD1_CNT32|Q1[18] ; CNT32:u_AD1_CNT32|Q1[21] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.641      ;
; 0.531 ; CNT32:u_AD1_CNT32|Q1[20] ; CNT32:u_AD1_CNT32|Q1[23] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.641      ;
; 0.531 ; CNT32:u_AD1_CNT32|Q1[24] ; CNT32:u_AD1_CNT32|Q1[27] ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.026      ; 0.641      ;
; 0.532 ; CNT32:u_AD1_CNT32|Q1[4]  ; CNT32:u_AD1_CNT32|Q1[7]  ; AD1_INPUT_CLK ; AD1_INPUT_CLK ; 0.000        ; 0.025      ; 0.641      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AD2_INPUT_CLK'                                                                                           ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+
; 0.208 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[0]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.318 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CNT32:u_AD2_CNT32|Q1[31] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.427      ;
; 0.323 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.430      ;
; 0.379 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.485      ;
; 0.402 ; CNT32:u_AD2_CNT32|Q1[1]  ; CNT32:u_AD2_CNT32|Q1[1]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.022      ; 0.508      ;
; 0.465 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.574      ;
; 0.466 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; CNT32:u_AD2_CNT32|Q1[30] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.575      ;
; 0.467 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.576      ;
; 0.467 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.576      ;
; 0.468 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.575      ;
; 0.473 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.582      ;
; 0.475 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.583      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[2]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.583      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.583      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.583      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[15] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[8]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[17] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[19] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[21] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[27] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; CNT32:u_AD2_CNT32|Q1[29] ; CNT32:u_AD2_CNT32|Q1[31] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[3]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[0]  ; CNT32:u_AD2_CNT32|Q1[3]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[5]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[13] ; CNT32:u_AD2_CNT32|Q1[15] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[23] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.588      ;
; 0.479 ; CNT32:u_AD2_CNT32|Q1[25] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.588      ;
; 0.480 ; CNT32:u_AD2_CNT32|Q1[7]  ; CNT32:u_AD2_CNT32|Q1[9]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; CNT32:u_AD2_CNT32|Q1[11] ; CNT32:u_AD2_CNT32|Q1[13] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; CNT32:u_AD2_CNT32|Q1[9]  ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.588      ;
; 0.527 ; CNT32:u_AD2_CNT32|Q1[6]  ; CNT32:u_AD2_CNT32|Q1[7]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.634      ;
; 0.528 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[16] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[18] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[24] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.637      ;
; 0.529 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[20] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[22] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[26] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.638      ;
; 0.530 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[4]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[10] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[28] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.639      ;
; 0.530 ; CNT32:u_AD2_CNT32|Q1[28] ; CNT32:u_AD2_CNT32|Q1[30] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.639      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[4]  ; CNT32:u_AD2_CNT32|Q1[6]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[10] ; CNT32:u_AD2_CNT32|Q1[12] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[12] ; CNT32:u_AD2_CNT32|Q1[14] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[14] ; CNT32:u_AD2_CNT32|Q1[17] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[16] ; CNT32:u_AD2_CNT32|Q1[19] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; CNT32:u_AD2_CNT32|Q1[22] ; CNT32:u_AD2_CNT32|Q1[25] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.640      ;
; 0.532 ; CNT32:u_AD2_CNT32|Q1[18] ; CNT32:u_AD2_CNT32|Q1[21] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.641      ;
; 0.532 ; CNT32:u_AD2_CNT32|Q1[20] ; CNT32:u_AD2_CNT32|Q1[23] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.641      ;
; 0.532 ; CNT32:u_AD2_CNT32|Q1[24] ; CNT32:u_AD2_CNT32|Q1[27] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.641      ;
; 0.533 ; CNT32:u_AD2_CNT32|Q1[2]  ; CNT32:u_AD2_CNT32|Q1[5]  ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; CNT32:u_AD2_CNT32|Q1[8]  ; CNT32:u_AD2_CNT32|Q1[11] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; CNT32:u_AD2_CNT32|Q1[26] ; CNT32:u_AD2_CNT32|Q1[29] ; AD2_INPUT_CLK ; AD2_INPUT_CLK ; 0.000        ; 0.025      ; 0.642      ;
+-------+--------------------------+--------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.028 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.084     ; 0.873      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.015 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.079     ; 0.865      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -3.013 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -2.083     ; 0.859      ;
; -2.848 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.889      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.836 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.884     ; 0.881      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
; -2.817 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -1.888     ; 0.858      ;
+--------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'AD1_INPUT_CLK'                                                                                             ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.605 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.724     ; 0.858      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
; -0.601 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 1.000        ; -0.715     ; 0.863      ;
+--------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'AD2_INPUT_CLK'                                                                                              ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.332 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.513     ; 0.796      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
; -0.303 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 1.000        ; -0.504     ; 0.776      ;
+--------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'AD2_INPUT_CLK'                                                                                              ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.944 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.389     ; 0.669      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
; 0.964 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD2_INPUT_CLK ; 0.000        ; -0.398     ; 0.680      ;
+-------+---------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'AD1_INPUT_CLK'                                                                                             ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                  ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[0]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[1]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[2]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[3]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[4]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[5]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[6]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[7]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[8]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[9]  ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[10] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[11] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[12] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[13] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[14] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.199 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[15] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.577     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[16] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[17] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[18] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[19] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[20] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[21] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[22] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[23] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[24] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[25] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[26] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[27] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[28] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[29] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[30] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
; 1.208 ; MASTER_CTRL:inst3|CTRL_DATA[8] ; CNT32:u_AD1_CNT32|Q1[31] ; FPGA_CS_NEL  ; AD1_INPUT_CLK ; 0.000        ; -0.586     ; 0.736      ;
+-------+--------------------------------+--------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.158 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 0.731      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.173 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 0.750      ;
; 2.178 ; MASTER_CTRL:inst3|CTRL_DATA[10] ; CNT32:u_AD2_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 0.750      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[1]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[2]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[3]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[4]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[5]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[6]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[7]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[8]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[9]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[10] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[11] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[12] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[13] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[14] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.329 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[15] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.730      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[16] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[17] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[18] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[19] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[20] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[21] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[22] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[23] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[24] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[25] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[26] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[27] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[28] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[29] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[30] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.332 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[31] ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.788     ; 0.738      ;
; 2.337 ; MASTER_CTRL:inst3|CTRL_DATA[8]  ; CNT32:u_AD1_CNT32|Q1BASE[0]  ; FPGA_CS_NEL  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 0.738      ;
+-------+---------------------------------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+----------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                   ; -96.419   ; -4.768   ; -6.525   ; 0.944   ; -4.000              ;
;  AD1_INPUT_CLK                                     ; -3.235    ; 0.208    ; -2.492   ; 1.199   ; -3.000              ;
;  AD2_INPUT_CLK                                     ; -3.210    ; 0.208    ; -1.962   ; 0.944   ; -3.000              ;
;  CLK                                               ; N/A       ; N/A      ; N/A      ; N/A     ; 9.594               ;
;  DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -96.419   ; 0.112    ; N/A      ; N/A     ; -4.000              ;
;  FPGA_CS_NEL                                       ; -7.140    ; -4.768   ; N/A      ; N/A     ; -3.201              ;
;  FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -3.931    ; 0.158    ; N/A      ; N/A     ; -3.201              ;
;  FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -4.340    ; 0.137    ; N/A      ; N/A     ; -3.201              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.405   ; 0.193    ; -6.525   ; 2.158   ; 3.047               ;
; Design-wide TNS                                    ; -9177.86  ; -223.526 ; -544.015 ; 0.0     ; -1190.667           ;
;  AD1_INPUT_CLK                                     ; -70.344   ; 0.000    ; -79.616  ; 0.000   ; -52.071             ;
;  AD2_INPUT_CLK                                     ; -75.704   ; 0.000    ; -62.144  ; 0.000   ; -52.071             ;
;  CLK                                               ; N/A       ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; -3108.888 ; 0.000    ; N/A      ; N/A     ; -341.734            ;
;  FPGA_CS_NEL                                       ; -1708.623 ; -223.526 ; N/A      ; N/A     ; -531.445            ;
;  FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; -131.074  ; 0.000    ; N/A      ; N/A     ; -106.939            ;
;  FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; -144.973  ; 0.000    ; N/A      ; N/A     ; -106.939            ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -3938.254 ; 0.000    ; -402.255 ; 0.000   ; 0.000               ;
+----------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DA1_OUTCLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUTCLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD1_OUTCLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD2_OUTCLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA1_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA2_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_DB[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_DB[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_DB[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_NL_NADV            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_WR_NWE             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CS_NEL             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_RD_NOE             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT_CLK           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT_CLK           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD1_INPUT[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD2_INPUT[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; AD1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; AD2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DA1_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AD1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AD2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DA2_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AD1_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD2_OUTCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA1_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DA2_OUT[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA2_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_DB[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_DB[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; AD1_INPUT_CLK                                     ; AD1_INPUT_CLK                                     ; 560          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; AD1_INPUT_CLK                                     ; 1            ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; AD2_INPUT_CLK                                     ; 560          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; AD2_INPUT_CLK                                     ; 1            ; 0        ; 0        ; 0        ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; > 2147483647 ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; > 2147483647 ; 40       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; 1320         ; 0        ; 0        ; 0        ;
; AD1_INPUT_CLK                                     ; FPGA_CS_NEL                                       ; 32           ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; FPGA_CS_NEL                                       ; 32           ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FPGA_CS_NEL                                       ; 0            ; 24       ; 80       ; 2052     ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FPGA_CS_NEL                                       ; 22           ; 0        ; 11       ; 0        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FPGA_CS_NEL                                       ; 22           ; 0        ; 11       ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL                                       ; 248          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 34           ; 11       ; 0        ; 0        ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 893          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 34           ; 11       ; 0        ; 0        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 893          ; 0        ; 0        ; 0        ;
; AD1_INPUT_CLK                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 7496         ; 236      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 7401         ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; AD1_INPUT_CLK                                     ; AD1_INPUT_CLK                                     ; 560          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; AD1_INPUT_CLK                                     ; 1            ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; AD2_INPUT_CLK                                     ; 560          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; AD2_INPUT_CLK                                     ; 1            ; 0        ; 0        ; 0        ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; > 2147483647 ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; > 2147483647 ; 40       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; 1320         ; 0        ; 0        ; 0        ;
; AD1_INPUT_CLK                                     ; FPGA_CS_NEL                                       ; 32           ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; FPGA_CS_NEL                                       ; 32           ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FPGA_CS_NEL                                       ; 0            ; 24       ; 80       ; 2052     ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FPGA_CS_NEL                                       ; 22           ; 0        ; 11       ; 0        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FPGA_CS_NEL                                       ; 22           ; 0        ; 11       ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CS_NEL                                       ; 248          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 34           ; 11       ; 0        ; 0        ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; 893          ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 34           ; 11       ; 0        ; 0        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; 893          ; 0        ; 0        ; 0        ;
; AD1_INPUT_CLK                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; AD2_INPUT_CLK                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 32           ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL                                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 7496         ; 236      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 7401         ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                          ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
; FPGA_CS_NEL ; AD1_INPUT_CLK                                     ; 32       ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL ; AD2_INPUT_CLK                                     ; 32       ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                           ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
; FPGA_CS_NEL ; AD1_INPUT_CLK                                     ; 32       ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL ; AD2_INPUT_CLK                                     ; 32       ; 0        ; 0        ; 0        ;
; FPGA_CS_NEL ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
+-------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 45    ; 45   ;
; Unconstrained Input Port Paths  ; 1008  ; 1008 ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 161   ; 161  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; AD1_INPUT_CLK                                     ; AD1_INPUT_CLK                                     ; Base      ; Constrained ;
; AD2_INPUT_CLK                                     ; AD2_INPUT_CLK                                     ; Base      ; Constrained ;
; CLK                                               ; CLK                                               ; Base      ; Constrained ;
; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; DA_PARAMETER_CTRL:inst7|FREQ_OUT_A                ; Base      ; Constrained ;
; FPGA_CS_NEL                                       ; FPGA_CS_NEL                                       ; Base      ; Constrained ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD1_DEV|FREQ_OUT                       ; Base      ; Constrained ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; FREQ_DEV:u_AD2_DEV|FREQ_OUT                       ; Base      ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; AD1_INPUT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CS_NEL   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_NL_NADV  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_RD_NOE   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_WR_NWE   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AD1_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; AD1_INPUT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD1_INPUT[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_INPUT[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CS_NEL   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_NL_NADV  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_RD_NOE   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_WR_NWE   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AD1_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AD2_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA1_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUTCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DA2_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 19 01:17:11 2025
Info: Command: quartus_sta ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 354 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_vve1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ZUOLAN_FPGA_OBJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DA_PARAMETER_CTRL:inst7|FREQ_OUT_A DA_PARAMETER_CTRL:inst7|FREQ_OUT_A
    Info (332105): create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL
    Info (332105): create_clock -period 1.000 -name AD2_INPUT_CLK AD2_INPUT_CLK
    Info (332105): create_clock -period 1.000 -name AD1_INPUT_CLK AD1_INPUT_CLK
    Info (332105): create_clock -period 1.000 -name FREQ_DEV:u_AD2_DEV|FREQ_OUT FREQ_DEV:u_AD2_DEV|FREQ_OUT
    Info (332105): create_clock -period 1.000 -name FREQ_DEV:u_AD1_DEV|FREQ_OUT FREQ_DEV:u_AD1_DEV|FREQ_OUT
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -96.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -96.419           -3108.888 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):   -11.405           -3938.254 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.140           -1708.623 FPGA_CS_NEL 
    Info (332119):    -4.340            -144.973 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):    -3.931            -131.074 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -3.235             -70.344 AD1_INPUT_CLK 
    Info (332119):    -3.210             -75.704 AD2_INPUT_CLK 
Info (332146): Worst-case hold slack is -4.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.768            -223.526 FPGA_CS_NEL 
    Info (332119):     0.351               0.000 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):     0.416               0.000 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):     0.433               0.000 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):     0.464               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.497               0.000 AD1_INPUT_CLK 
    Info (332119):     0.497               0.000 AD2_INPUT_CLK 
Info (332146): Worst-case recovery slack is -6.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.525            -402.255 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.492             -79.616 AD1_INPUT_CLK 
    Info (332119):    -1.962             -62.144 AD2_INPUT_CLK 
Info (332146): Worst-case removal slack is 2.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.194               0.000 AD2_INPUT_CLK 
    Info (332119):     2.740               0.000 AD1_INPUT_CLK 
    Info (332119):     4.919               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -341.202 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):    -3.201            -531.445 FPGA_CS_NEL 
    Info (332119):    -3.201            -106.939 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -3.201            -106.939 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):    -3.000             -52.071 AD1_INPUT_CLK 
    Info (332119):    -3.000             -52.071 AD2_INPUT_CLK 
    Info (332119):     3.048               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 CLK 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -87.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -87.765           -2843.257 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):   -10.778           -3658.115 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.015           -1687.381 FPGA_CS_NEL 
    Info (332119):    -4.053            -134.776 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):    -3.623            -120.686 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -2.791             -60.873 AD1_INPUT_CLK 
    Info (332119):    -2.771             -67.184 AD2_INPUT_CLK 
Info (332146): Worst-case hold slack is -4.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.285            -201.808 FPGA_CS_NEL 
    Info (332119):     0.337               0.000 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):     0.383               0.000 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):     0.383               0.000 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):     0.415               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.445               0.000 AD1_INPUT_CLK 
    Info (332119):     0.445               0.000 AD2_INPUT_CLK 
Info (332146): Worst-case recovery slack is -5.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.954            -367.214 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.196             -70.144 AD1_INPUT_CLK 
    Info (332119):    -1.736             -54.800 AD2_INPUT_CLK 
Info (332146): Worst-case removal slack is 1.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.929               0.000 AD2_INPUT_CLK 
    Info (332119):     2.425               0.000 AD1_INPUT_CLK 
    Info (332119):     4.414               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -341.734 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):    -3.201            -493.834 FPGA_CS_NEL 
    Info (332119):    -3.201            -106.939 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -3.201            -106.939 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):    -3.000             -52.071 AD1_INPUT_CLK 
    Info (332119):    -3.000             -52.071 AD2_INPUT_CLK 
    Info (332119):     3.047               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 CLK 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -42.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -42.490           -1291.782 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):    -5.252           -1782.512 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.367            -687.616 FPGA_CS_NEL 
    Info (332119):    -1.378             -37.980 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):    -1.164             -31.181 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -0.868             -11.722 AD1_INPUT_CLK 
    Info (332119):    -0.861             -14.474 AD2_INPUT_CLK 
Info (332146): Worst-case hold slack is -2.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.358            -109.317 FPGA_CS_NEL 
    Info (332119):     0.112               0.000 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):     0.137               0.000 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):     0.158               0.000 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):     0.193               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.208               0.000 AD1_INPUT_CLK 
    Info (332119):     0.208               0.000 AD2_INPUT_CLK 
Info (332146): Worst-case recovery slack is -3.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.028            -186.942 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.605             -19.296 AD1_INPUT_CLK 
    Info (332119):    -0.332             -10.160 AD2_INPUT_CLK 
Info (332146): Worst-case removal slack is 0.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.944               0.000 AD2_INPUT_CLK 
    Info (332119):     1.199               0.000 AD1_INPUT_CLK 
    Info (332119):     2.158               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -211.127 FPGA_CS_NEL 
    Info (332119):    -3.000             -40.984 AD2_INPUT_CLK 
    Info (332119):    -3.000             -40.871 AD1_INPUT_CLK 
    Info (332119):    -1.000            -166.000 DA_PARAMETER_CTRL:inst7|FREQ_OUT_A 
    Info (332119):    -1.000             -65.000 FREQ_DEV:u_AD1_DEV|FREQ_OUT 
    Info (332119):    -1.000             -65.000 FREQ_DEV:u_AD2_DEV|FREQ_OUT 
    Info (332119):     3.128               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 CLK 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Sat Jul 19 01:17:15 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


