/* Generated by Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* top =  1  *)
(* src = "PC_2bit.v:4.1-26.10" *)
module PC_2bit(clk, clr, state);
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "PC_2bit.v:5.11-5.14" *)
  input clk;
  wire clk;
  (* src = "PC_2bit.v:6.11-6.14" *)
  input clr;
  wire clr;
  (* src = "PC_2bit.v:7.22-7.27" *)
  output [1:0] state;
  wire [1:0] state;
  sky130_fd_sc_hd__nor2_1 _3_ (
    .A(state[0]),
    .B(clr),
    .Y(_0_)
  );
  sky130_fd_sc_hd__xnor2_1 _4_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_2_)
  );
  sky130_fd_sc_hd__nor2_1 _5_ (
    .A(clr),
    .B(_2_),
    .Y(_1_)
  );
  (* src = "PC_2bit.v:10.5-18.8" *)
  sky130_fd_sc_hd__dfxtp_1 _6_ (
    .CLK(clk),
    .D(_0_),
    .Q(state[0])
  );
  (* src = "PC_2bit.v:10.5-18.8" *)
  sky130_fd_sc_hd__dfxtp_1 _7_ (
    .CLK(clk),
    .D(_1_),
    .Q(state[1])
  );
endmodule
