// Seed: 1197485836
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = id_1;
  logic id_2, id_3;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input reg id_2
    , id_5,
    input logic id_3,
    output id_4
);
  reg id_6 = 1;
  assign id_6 = 1;
  assign id_5 = {{id_5{'b0 !== id_1}}, id_1, id_6};
  always
    if (1) id_4 <= id_2;
    else @(negedge 1) if (id_5) id_6 <= 1;
  always {1'd0, 1'h0, 1'd0 != 1} <= 1;
  logic id_7;
  type_1 id_8 (
      1,
      id_3,
      1,
      1
  );
endmodule
