{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648734648765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648734648765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 09:50:48 2022 " "Processing started: Thu Mar 31 09:50:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648734648765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734648765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734648765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648734649097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648734649097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Lab4/SevenSegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656858 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Lab4/SevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656859 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656861 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-invert " "Found design unit 1: inverter-invert" {  } { { "inverter.vhd" "" { Text "C:/Lab4/inverter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656862 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "C:/Lab4/inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-control " "Found design unit 1: Grappler-control" {  } { { "grappler.vhd" "" { Text "C:/Lab4/grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656863 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "grappler.vhd" "" { Text "C:/Lab4/grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-compare4 " "Found design unit 1: Compx4-compare4" {  } { { "Compx4.vhd" "" { Text "C:/Lab4/Compx4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Lab4/Compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-compare " "Found design unit 1: Compx1-compare" {  } { { "Compx1.vhd" "" { Text "C:/Lab4/Compx1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Lab4/Compx1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "Clock_source.vhd" "" { Text "C:/Lab4/Clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "Clock_source.vhd" "" { Text "C:/Lab4/Clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Lab4/Bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Lab4/U_D_Bin_Counter4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656869 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Lab4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-extend " "Found design unit 1: Extender-extend" {  } { { "extender.vhd" "" { Text "C:/Lab4/extender.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "extender.vhd" "" { Text "C:/Lab4/extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_motion-control " "Found design unit 1: XY_motion-control" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656872 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_motion " "Found entity 1: XY_motion" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theregister-reg " "Found design unit 1: theregister-reg" {  } { { "theregister.vhd" "" { Text "C:/Lab4/theregister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656873 ""} { "Info" "ISGN_ENTITY_NAME" "1 theregister " "Found entity 1: theregister" {  } { { "theregister.vhd" "" { Text "C:/Lab4/theregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648734656873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648734656903 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(11) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(11)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656906 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656911 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input Clock_source.vhd(45) " "VHDL Process Statement warning at Clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_source.vhd" "" { Text "C:/Lab4/Clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656912 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz Clock_source.vhd(47) " "VHDL Process Statement warning at Clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_source.vhd" "" { Text "C:/Lab4/Clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656913 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:inst_invert " "Elaborating entity \"inverter\" for hierarchy \"inverter:inst_invert\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_invert" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:inst_grappler " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:inst_grappler\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_grappler" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst_extender " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst_extender\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_extender" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:inst_Bi_shift_reg " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:inst_Bi_shift_reg\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_Bi_shift_reg" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(28) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(28): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Lab4/Bidir_shift_reg.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656928 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst_Bi_shift_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(41) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(41): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Lab4/Bidir_shift_reg.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656928 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst_Bi_shift_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theregister theregister:inst_registerx " "Elaborating entity \"theregister\" for hierarchy \"theregister:inst_registerx\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_registerx" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656929 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN theregister.vhd(23) " "VHDL Process Statement warning at theregister.vhd(23): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theregister.vhd" "" { Text "C:/Lab4/theregister.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656929 "|LogicalStep_Lab4_top|theregister:inst_registerx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_motion XY_motion:inst_XY " "Elaborating entity \"XY_motion\" for hierarchy \"XY_motion:inst_XY\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_XY" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656930 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error XY_motion.vhd(15) " "VHDL Process Statement warning at XY_motion.vhd(15): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648734656931 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_enx XY_motion.vhd(15) " "VHDL Process Statement warning at XY_motion.vhd(15): inferring latch(es) for signal or variable \"clk_enx\", which holds its previous value in one or more paths through the process" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648734656931 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_downx XY_motion.vhd(15) " "VHDL Process Statement warning at XY_motion.vhd(15): inferring latch(es) for signal or variable \"up_downx\", which holds its previous value in one or more paths through the process" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648734656931 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_eny XY_motion.vhd(15) " "VHDL Process Statement warning at XY_motion.vhd(15): inferring latch(es) for signal or variable \"clk_eny\", which holds its previous value in one or more paths through the process" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648734656931 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_downy XY_motion.vhd(15) " "VHDL Process Statement warning at XY_motion.vhd(15): inferring latch(es) for signal or variable \"up_downy\", which holds its previous value in one or more paths through the process" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648734656931 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_downy XY_motion.vhd(15) " "Inferred latch for \"up_downy\" at XY_motion.vhd(15)" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656932 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_eny XY_motion.vhd(15) " "Inferred latch for \"clk_eny\" at XY_motion.vhd(15)" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656932 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_downx XY_motion.vhd(15) " "Inferred latch for \"up_downx\" at XY_motion.vhd(15)" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656932 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_enx XY_motion.vhd(15) " "Inferred latch for \"clk_enx\" at XY_motion.vhd(15)" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656932 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error XY_motion.vhd(15) " "Inferred latch for \"error\" at XY_motion.vhd(15)" {  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734656932 "|LogicalStep_Lab4_top|XY_motion:inst_XY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:inst_counterx " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:inst_counterx\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_counterx" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "un_bin_counter U_D_Bin_Counter4bit.vhd(44) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(44): signal \"un_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Lab4/U_D_Bin_Counter4bit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648734656938 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:inst_counterx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst_compx " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst_compx\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_compx" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:inst_compx\|Compx1:A_3 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:inst_compx\|Compx1:A_3\"" {  } { { "Compx4.vhd" "A_3" { Text "C:/Lab4/Compx4.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:inst_sev_secx " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:inst_sev_secx\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_sev_secx" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:inst_sev_mux " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:inst_sev_mux\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_sev_mux" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734656945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_motion:inst_XY\|up_downy " "Latch XY_motion:inst_XY\|up_downy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE pb_n\[2\] " "Ports ENA and PRE on the latch are fed by the same signal pb_n\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648734657287 ""}  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648734657287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_motion:inst_XY\|up_downx " "Latch XY_motion:inst_XY\|up_downx has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE pb_n\[2\] " "Ports ENA and PRE on the latch are fed by the same signal pb_n\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648734657287 ""}  } { { "XY_motion.vhd" "" { Text "C:/Lab4/XY_motion.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648734657287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648734657394 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648734657394 "|LogicalStep_Lab4_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648734657394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648734657444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648734657774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648734657774 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648734657806 "|LogicalStep_Lab4_top|pb_n[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648734657806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648734657806 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648734657806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648734657806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648734657806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648734657823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 09:50:57 2022 " "Processing ended: Thu Mar 31 09:50:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648734657823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648734657823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648734657823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648734657823 ""}
