# PCB_Design_65nm
Designed a PCB (~5808 sq.mm) to test a QFN packaged 80 pin IC that included FMC connector, LDOs, networking of decoupling capacitors etc.

This was the first time our lab was designing an "FMC" based PCB board, hence this project was a great learning curve for me!! 

Detailed Documentation : https://docs.google.com/document/d/1r6nig_Xu5tgjIVGiWNSCVM2dVx-ydFM0IuYat0D3nKE/edit?usp=sharing

![alt text](https://github.com/ananyayy37/PCB_Design_65nm/blob/main/65nm_pcb_pic.png)
