$date
	Sun Sep 25 22:06:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priorityckt $end
$var wire 4 ! a [3:0] $end
$upscope $end
$scope module priorityckt $end
$var reg 4 " y [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#1000
b1 "
b1 !
#2000
b10 "
b10 !
#3000
b11 !
#4000
b100 "
b100 !
#5000
b101 !
#6000
b110 !
#7000
b111 !
#8000
b1000 "
b1000 !
#9000
b1001 !
#10000
b1010 !
#11000
b1011 !
#12000
b1100 !
#13000
b1101 !
#14000
b1110 !
#15000
b1111 !
#16001
