module flop_16bit(rst_n, x, y,clk,en);
input rst_n,clk,en;
input [15:0] x;
output reg [15:0]y;

always @(posedge clk, negedge rst_n)begin
if(!rst_n)
y<=0;

else if(en)
y<=x;

end
endmodule
