// Seed: 1614273292
module module_0;
  supply0 id_1;
  assign module_1.id_4 = 0;
  wand id_2 = id_1 == 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_5;
  if ('h0) begin : LABEL_0
    always @(posedge id_2 or negedge id_2) id_3 = 1;
  end else
    always @(posedge 1 or posedge id_1) begin : LABEL_0
      id_4 = id_1;
    end
  wand id_6 = id_5, id_7;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
