
*** Running vivado
    with args -log font_test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source font_test_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source font_test_top.tcl -notrace
Command: synth_design -top font_test_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 356.313 ; gain = 100.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'font_test_top' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_top.vhd:18]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_counter_size bound to: 9 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SpecifyKeys' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:15' bound to instance 'Keys' of component 'SpecifyKeys' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'SpecifyKeys' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:28]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_counter_size bound to: 9 - type: integer 
WARNING: [Synth 8-3819] Generic 'debounce_counter_size' not present in instantiated entity will be ignored [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_top.vhd:58]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:26' bound to instance 'keyboard' of component 'ps2_keyboard' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (2#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'SpecifyKeys' (3#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:28]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (4#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:14]
INFO: [Synth 8-3491] module 'font_test_gen' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_gen.vhd:5' bound to instance 'font_gen_unit' of component 'font_test_gen' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'font_test_gen' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_gen.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Asciiconve' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Asciiconve' (5#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:15]
INFO: [Synth 8-3491] module 'ClockNBtn' declared at 'C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/new/ClockNBtn.vhd:15' bound to instance 'clkclock' of component 'ClockNBtn' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_gen.vhd:433]
INFO: [Synth 8-638] synthesizing module 'ClockNBtn' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/new/ClockNBtn.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ClockNBtn' (6#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/new/ClockNBtn.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'font_test_gen' (7#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_gen.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'font_test_top' (8#1) [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 408.969 ; gain = 153.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 408.969 ; gain = 153.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tore/Desktop/project_1/project_1.srcs/constrs_1/imports/new/Asig2.xdc]
Finished Parsing XDC File [C:/Users/Tore/Desktop/project_1/project_1.srcs/constrs_1/imports/new/Asig2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tore/Desktop/project_1/project_1.srcs/constrs_1/imports/new/Asig2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/font_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/font_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 750.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 750.684 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 750.684 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 750.684 ; gain = 495.035
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_out_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element count_idle_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:104]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:150]
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "foulHome" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "foulHome" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "foulAway" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "period" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element foulHome_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element foulAway_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:55]
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "foulHome" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "foulHome" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "foulAway" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "period" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scoreHome" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scoreAway" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mod4_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_count_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element h_count_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
INFO: [Synth 8-5546] ROM "last_min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_bin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "counter_bin" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/new/ClockNBtn.vhd:46]
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_text" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/font_test_gen.vhd:331]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 750.684 ; gain = 495.035
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'font_gen_unit/font_unit19' (Asciiconve) to 'font_gen_unit/font_unit21'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---ROMs : 
	                              ROMs := 21    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   7 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module font_test_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SpecifyKeys 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Asciiconve 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ClockNBtn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module font_test_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Keys/keyboard/ps2_code_new_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:99]
INFO: [Synth 8-5546] ROM "Keys/flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "font_gen_unit/clkclock/counter_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "font_gen_unit/clkclock/last_min" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit2/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit3/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit4/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit5/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit6/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit7/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit8/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit9/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit10/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit11/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit12/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit13/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit14/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit15/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit16/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit17/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit18/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit19/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit20/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/font_unit22/addr_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/Asciiconve.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element Keys/keyboard/debounce_ps2_clk/counter_out_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Keys/keyboard/debounce_ps2_data/counter_out_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/imports/debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Keys/keyboard/count_idle_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element Keys/foulHome_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element Keys/foulAway_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/Downloads/SpecifyKeys.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element vga_sync_unit/h_count_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element vga_sync_unit/v_count_reg_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element font_gen_unit/clkclock/counter_reg was removed.  [C:/Users/Tore/Desktop/project_1/project_1.srcs/sources_1/imports/new/ClockNBtn.vhd:46]
WARNING: [Synth 8-3917] design font_test_top has port rgb[11] driven by constant 0
WARNING: [Synth 8-3917] design font_test_top has port rgb[10] driven by constant 0
WARNING: [Synth 8-3917] design font_test_top has port rgb[9] driven by constant 0
WARNING: [Synth 8-3917] design font_test_top has port rgb[8] driven by constant 0
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDE) to 'rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDE) to 'rgb_reg_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 750.684 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+----------------------------------------+---------------+----------------+
|Module Name   | RTL Object                             | Depth x Width | Implemented As | 
+--------------+----------------------------------------+---------------+----------------+
|Asciiconve    | addr_reg_reg                           | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit/addr_reg_reg   | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit2/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit3/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit4/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit5/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit6/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit7/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit8/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit9/addr_reg_reg  | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit10/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit11/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit12/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit13/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit14/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit15/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit16/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit17/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit18/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit19/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit20/addr_reg_reg | 512x8         | Block RAM      | 
|font_test_top | font_gen_unit/font_unit22/addr_reg_reg | 512x8         | Block RAM      | 
+--------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 762.258 ; gain = 506.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 813.051 ; gain = 557.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit3/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit3/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit5/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit5/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit7/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit7/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit9/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit9/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit11/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit11/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit13/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit13/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit15/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit15/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit17/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit17/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit19/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit19/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance font_gen_unit/font_unit22/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |LUT1     |    50|
|4     |LUT2     |    38|
|5     |LUT3     |    28|
|6     |LUT4     |    61|
|7     |LUT5     |    66|
|8     |LUT6     |   199|
|9     |MUXF7    |     6|
|10    |RAMB18E1 |    11|
|11    |FDCE     |    25|
|12    |FDRE     |   146|
|13    |FDSE     |     3|
|14    |LD       |     1|
|15    |IBUF     |     4|
|16    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   680|
|2     |  Keys                  |SpecifyKeys   |   295|
|3     |    keyboard            |ps2_keyboard  |   170|
|4     |      debounce_ps2_clk  |debounce      |    28|
|5     |      debounce_ps2_data |debounce_10   |    27|
|6     |  font_gen_unit         |font_test_gen |   192|
|7     |    clkclock            |ClockNBtn     |   132|
|8     |    font_unit           |Asciiconve    |     5|
|9     |    font_unit11         |Asciiconve_0  |     5|
|10    |    font_unit13         |Asciiconve_1  |     6|
|11    |    font_unit15         |Asciiconve_2  |     5|
|12    |    font_unit17         |Asciiconve_3  |     6|
|13    |    font_unit19         |Asciiconve_4  |     6|
|14    |    font_unit22         |Asciiconve_5  |     3|
|15    |    font_unit3          |Asciiconve_6  |     6|
|16    |    font_unit5          |Asciiconve_7  |     5|
|17    |    font_unit7          |Asciiconve_8  |     6|
|18    |    font_unit9          |Asciiconve_9  |     6|
|19    |  vga_sync_unit         |vga_sync      |   172|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 822.070 ; gain = 566.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:12 . Memory (MB): peak = 822.070 ; gain = 224.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 822.070 ; gain = 566.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 822.070 ; gain = 577.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tore/Desktop/project_1/project_1.runs/synth_1/font_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file font_test_top_utilization_synth.rpt -pb font_test_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 822.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 13 10:42:47 2018...
