Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  2 15:47:36 2022
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SistemaTesting_control_sets_placed.rpt
| Design       : SistemaTesting
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  clock_in_IBUF_BUFG | UC/UC/enable_reg_0               |                                  |                1 |              1 |         1.00 |
|  clock_in_IBUF_BUFG | UC/UC/E[0]                       |                                  |                2 |              6 |         3.00 |
|  clock_in_IBUF_BUFG | UC/UC/read_rom_reg_0[0]          |                                  |                2 |              7 |         3.50 |
|  clock_in_IBUF_BUFG |                                  |                                  |                6 |             16 |         2.67 |
|  clock_in_IBUF_BUFG | UC/BTN1/deb.count[31]_i_2_n_0    | UC/BTN1/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  clock_in_IBUF_BUFG | UC/BTN2/deb.count[31]_i_2__0_n_0 | UC/BTN2/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
| ~clock_in_IBUF_BUFG |                                  |                                  |               18 |             33 |         1.83 |
+---------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


