# Controller Assignment - Design & Verification Project

## Overview
This repository contains a comprehensive digital controller design and verification project, including RTL implementation, testbenches, and supporting documentation.

## Project Structure

### üìÅ Design Components
The design section includes the following deliverables:

#### Design Documentation
- **Design Documentation** - Detailed design specifications and architecture
- **Animation Presentation** - Visual representation of design functionality  
- **CDC (Clock Domain Crossing)** - Clock domain crossing analysis and implementation
- **LINT** - Code quality and linting reports

#### Design File List
**Testbench:**
- `/home/SharanyaShetty/digital/JUNE/CONTROLLER_ASSIGNMENT/script/testbench.sv`

**RTL:**
- `/home/SharanyaShetty/digital/JUNE/CONTROLLER_ASSIGNMENT/script/top.sv`
- `/home/SharanyaShetty/digital/JUNE/CONTROLLER_ASSIGNMENT/script/controller.sv`
- `/home/SharanyaShetty/digital/JUNE/CONTROLLER_ASSIGNMENT/script/synchroniser.sv`

### üî¨ Verification Components
The verification section includes:

#### Verification Documentation
- **Testbench Explanation** - Detailed testbench architecture and methodology
- **Test Plan (Excel)** - Comprehensive test scenarios and simulation waveforms
- **Code Coverage** - Coverage analysis and reports
- **Bug List** - Known issues and resolution status

#### Verification File List
**RTL:**
- `/home/UshasiDas/digital/rtl/rtl_assignment/timing_module.v`
- `/home/UshasiDas/digital/rtl/rtl_assignment/control_module.v`
- `/home/UshasiDas/digital/rtl/rtl_assignment/analog_module.v`
- `/home/UshasiDas/digital/rtl/rtl_assignment/reset_synchronizer.v`
- `/home/UshasiDas/digital/rtl/rtl_assignment/top_module.v`

**Testbench:**
- `/home/SharanyaShetty/digital/JUNE/CONTROLLER_ASSIGNMENT/ushashi/regression_setup/test_bench/top_test.v`

