module AND(out, a, b)
input logic a,b;
output logic out;

and and1(out, a, b);

endmodule 

module OR(out, a, b)
input logic a,b;
output logic out;

or OR(out, a, b);

endmodule 

module XOR(out, a, b)
input logic a,b;
output logic out;

xor XOR(out, a, b);

endmodule 

module XNOR(out, a, b)
input logic a,b;
output logic out;

xnor XNOR(out, a, b);

endmodule 