{"Source Block": ["hdl/library/util_rfifo/util_rfifo.v@104:114@HdlStmAssign", "\n  wire                            m_runf_s;\n\n  // defaults\n\n  assign fifo_rst = ~rstn;\n\n  // independent clocks and buswidths- simply expect\n  // user to set a reasonable threshold on the full signal\n\n  always @(posedge s_clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[109, "  assign fifo_rst = ~rstn;\n"]], "Add": [[109, "  always @(posedge dma_clk) begin\n"], [109, "    dma_rd <= ~fifo_wfull;\n"], [109, "  end\n"]]}}