{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608132038263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608132038263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 23:20:38 2020 " "Processing started: Wed Dec 16 23:20:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608132038263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132038263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fan -c Fan " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fan -c Fan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132038263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608132038570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608132038570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_n.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_n " "Found entity 1: CLK_n" {  } { { "CLK_n.v" "" { Text "B:/BPUTproject/Fan/CLK_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "B:/BPUTproject/Fan/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture.v 1 1 " "Found 1 design units, including 1 entities, in source file picture.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture " "Found entity 1: picture" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fix_time.v 1 1 " "Found 1 design units, including 1 entities, in source file fix_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 fix_time " "Found entity 1: fix_time" {  } { { "fix_time.v" "" { Text "B:/BPUTproject/Fan/fix_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Segled.v(20) " "Verilog HDL information at Segled.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608132045464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tem tem Segled.v(5) " "Verilog HDL Declaration information at Segled.v(5): object \"Tem\" differs only in case from object \"tem\" in the same scope" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608132045464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segled.v 1 1 " "Found 1 design units, including 1 entities, in source file segled.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segled " "Found entity 1: Segled" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "anjian ANJIAN Fan.v(4) " "Verilog HDL Declaration information at Fan.v(4): object \"anjian\" differs only in case from object \"ANJIAN\" in the same scope" {  } { { "Fan.v" "" { Text "B:/BPUTproject/Fan/Fan.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608132045465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan.v 1 1 " "Found 1 design units, including 1 entities, in source file fan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fan " "Found entity 1: Fan" {  } { { "Fan.v" "" { Text "B:/BPUTproject/Fan/Fan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(21) " "Verilog HDL information at LCD1602.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602.v" "" { Text "B:/BPUTproject/Fan/LCD1602.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608132045466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "B:/BPUTproject/Fan/LCD1602.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fan " "Elaborating entity \"Fan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608132045499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fan.v(84) " "Verilog HDL assignment warning at Fan.v(84): truncated value with size 32 to match size of target (6)" {  } { { "Fan.v" "" { Text "B:/BPUTproject/Fan/Fan.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045500 "|Fan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Fan.v(87) " "Verilog HDL assignment warning at Fan.v(87): truncated value with size 32 to match size of target (6)" {  } { { "Fan.v" "" { Text "B:/BPUTproject/Fan/Fan.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045500 "|Fan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Fan.v(117) " "Verilog HDL assignment warning at Fan.v(117): truncated value with size 32 to match size of target (3)" {  } { { "Fan.v" "" { Text "B:/BPUTproject/Fan/Fan.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045501 "|Fan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "Fan.v" "u1" { Text "B:/BPUTproject/Fan/Fan.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 debounce.v(45) " "Verilog HDL assignment warning at debounce.v(45): truncated value with size 6 to match size of target (5)" {  } { { "debounce.v" "" { Text "B:/BPUTproject/Fan/debounce.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045517 "|Fan|debounce:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 debounce.v(48) " "Verilog HDL assignment warning at debounce.v(48): truncated value with size 6 to match size of target (5)" {  } { { "debounce.v" "" { Text "B:/BPUTproject/Fan/debounce.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045517 "|Fan|debounce:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture picture:p1 " "Elaborating entity \"picture\" for hierarchy \"picture:p1\"" {  } { { "Fan.v" "p1" { Text "B:/BPUTproject/Fan/Fan.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(29) " "Verilog HDL assignment warning at picture.v(29): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(36) " "Verilog HDL assignment warning at picture.v(36): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(43) " "Verilog HDL assignment warning at picture.v(43): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(50) " "Verilog HDL assignment warning at picture.v(50): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(57) " "Verilog HDL assignment warning at picture.v(57): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(64) " "Verilog HDL assignment warning at picture.v(64): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(71) " "Verilog HDL assignment warning at picture.v(71): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(78) " "Verilog HDL assignment warning at picture.v(78): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045518 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(87) " "Verilog HDL assignment warning at picture.v(87): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(94) " "Verilog HDL assignment warning at picture.v(94): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(101) " "Verilog HDL assignment warning at picture.v(101): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(108) " "Verilog HDL assignment warning at picture.v(108): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(115) " "Verilog HDL assignment warning at picture.v(115): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(122) " "Verilog HDL assignment warning at picture.v(122): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(129) " "Verilog HDL assignment warning at picture.v(129): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(136) " "Verilog HDL assignment warning at picture.v(136): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(145) " "Verilog HDL assignment warning at picture.v(145): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(152) " "Verilog HDL assignment warning at picture.v(152): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(159) " "Verilog HDL assignment warning at picture.v(159): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(166) " "Verilog HDL assignment warning at picture.v(166): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(173) " "Verilog HDL assignment warning at picture.v(173): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(180) " "Verilog HDL assignment warning at picture.v(180): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(187) " "Verilog HDL assignment warning at picture.v(187): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(194) " "Verilog HDL assignment warning at picture.v(194): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(202) " "Verilog HDL assignment warning at picture.v(202): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(209) " "Verilog HDL assignment warning at picture.v(209): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(216) " "Verilog HDL assignment warning at picture.v(216): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(223) " "Verilog HDL assignment warning at picture.v(223): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(230) " "Verilog HDL assignment warning at picture.v(230): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(237) " "Verilog HDL assignment warning at picture.v(237): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(244) " "Verilog HDL assignment warning at picture.v(244): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(251) " "Verilog HDL assignment warning at picture.v(251): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "B:/BPUTproject/Fan/picture.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 "|Fan|picture:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fix_time fix_time:ft1 " "Elaborating entity \"fix_time\" for hierarchy \"fix_time:ft1\"" {  } { { "Fan.v" "ft1" { Text "B:/BPUTproject/Fan/Fan.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fix_time.v(19) " "Verilog HDL assignment warning at fix_time.v(19): truncated value with size 32 to match size of target (10)" {  } { { "fix_time.v" "" { Text "B:/BPUTproject/Fan/fix_time.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045520 "|Fan|fix_time:ft1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fix_time.v(21) " "Verilog HDL assignment warning at fix_time.v(21): truncated value with size 32 to match size of target (6)" {  } { { "fix_time.v" "" { Text "B:/BPUTproject/Fan/fix_time.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045520 "|Fan|fix_time:ft1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fix_time.v(28) " "Verilog HDL assignment warning at fix_time.v(28): truncated value with size 32 to match size of target (6)" {  } { { "fix_time.v" "" { Text "B:/BPUTproject/Fan/fix_time.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045520 "|Fan|fix_time:ft1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fix_time.v(29) " "Verilog HDL assignment warning at fix_time.v(29): truncated value with size 32 to match size of target (6)" {  } { { "fix_time.v" "" { Text "B:/BPUTproject/Fan/fix_time.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045520 "|Fan|fix_time:ft1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segled Segled:s1 " "Elaborating entity \"Segled\" for hierarchy \"Segled:s1\"" {  } { { "Fan.v" "s1" { Text "B:/BPUTproject/Fan/Fan.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045520 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segled.v(34) " "Verilog HDL Case Statement warning at Segled.v(34): case item expression never matches the case expression" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segled.v(35) " "Verilog HDL Case Statement warning at Segled.v(35): case item expression never matches the case expression" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(38) " "Verilog HDL assignment warning at Segled.v(38): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(44) " "Verilog HDL assignment warning at Segled.v(44): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(62) " "Verilog HDL assignment warning at Segled.v(62): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(80) " "Verilog HDL assignment warning at Segled.v(80): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(98) " "Verilog HDL assignment warning at Segled.v(98): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(116) " "Verilog HDL assignment warning at Segled.v(116): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(122) " "Verilog HDL assignment warning at Segled.v(122): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Segled.v(128) " "Verilog HDL assignment warning at Segled.v(128): truncated value with size 32 to match size of target (3)" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045521 "|Fan|Segled:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_n CLK_n:c1 " "Elaborating entity \"CLK_n\" for hierarchy \"CLK_n:c1\"" {  } { { "Fan.v" "c1" { Text "B:/BPUTproject/Fan/Fan.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CLK_n.v(16) " "Verilog HDL assignment warning at CLK_n.v(16): truncated value with size 32 to match size of target (10)" {  } { { "CLK_n.v" "" { Text "B:/BPUTproject/Fan/CLK_n.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045522 "|Fan|CLK_n:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CLK_n.v(19) " "Verilog HDL assignment warning at CLK_n.v(19): truncated value with size 32 to match size of target (10)" {  } { { "CLK_n.v" "" { Text "B:/BPUTproject/Fan/CLK_n.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045522 "|Fan|CLK_n:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602 LCD1602:lcd1 " "Elaborating entity \"LCD1602\" for hierarchy \"LCD1602:lcd1\"" {  } { { "Fan.v" "lcd1" { Text "B:/BPUTproject/Fan/Fan.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LCD1602.v(18) " "Verilog HDL assignment warning at LCD1602.v(18): truncated value with size 32 to match size of target (12)" {  } { { "LCD1602.v" "" { Text "B:/BPUTproject/Fan/LCD1602.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045524 "|Fan|LCD1602:lcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LCD1602.v(22) " "Verilog HDL assignment warning at LCD1602.v(22): truncated value with size 32 to match size of target (7)" {  } { { "LCD1602.v" "" { Text "B:/BPUTproject/Fan/LCD1602.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608132045524 "|Fan|LCD1602:lcd1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segled:s1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segled:s1\|Div1\"" {  } { { "Segled.v" "Div1" { Text "B:/BPUTproject/Fan/Segled.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608132045910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segled:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segled:s1\|Div0\"" {  } { { "Segled.v" "Div0" { Text "B:/BPUTproject/Fan/Segled.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608132045910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segled:s1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segled:s1\|Mod1\"" {  } { { "Segled.v" "Mod1" { Text "B:/BPUTproject/Fan/Segled.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608132045910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segled:s1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segled:s1\|Mod0\"" {  } { { "Segled.v" "Mod0" { Text "B:/BPUTproject/Fan/Segled.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608132045910 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608132045910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Segled:s1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Segled:s1\|lpm_divide:Div1\"" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132045942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Segled:s1\|lpm_divide:Div1 " "Instantiated megafunction \"Segled:s1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132045942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132045942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132045942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132045942 ""}  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608132045942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "B:/BPUTproject/Fan/db/lpm_divide_ovl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "B:/BPUTproject/Fan/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "B:/BPUTproject/Fan/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132045994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132045994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "B:/BPUTproject/Fan/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "B:/BPUTproject/Fan/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "B:/BPUTproject/Fan/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "B:/BPUTproject/Fan/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "B:/BPUTproject/Fan/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Segled:s1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Segled:s1\|lpm_divide:Mod1\"" {  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608132046174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Segled:s1\|lpm_divide:Mod1 " "Instantiated megafunction \"Segled:s1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132046174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132046174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132046174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608132046174 ""}  } { { "Segled.v" "" { Text "B:/BPUTproject/Fan/Segled.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608132046174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "B:/BPUTproject/Fan/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608132046206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608132046879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608132046895 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608132046895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "629 " "Implemented 629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608132046895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608132046895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "B:/BPUTproject/Fan/output_files/Fan.map.smsg " "Generated suppressed messages file B:/BPUTproject/Fan/output_files/Fan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132046944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608132047001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 23:20:47 2020 " "Processing ended: Wed Dec 16 23:20:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608132047001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608132047001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608132047001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608132047001 ""}
