# Single-Cycle-RISCV-Processor-using-Verilog-HDL
In this project I have designed a Single Cycle RISCV Processor using Verilog HDL
# Architecture Used :
<img width="606" alt="Risc 5 Architecture unannoted" src="https://github.com/user-attachments/assets/5759f1d1-4b0b-46fd-95f2-586a722ba84f" />
# Instructions Supported :
![WhatsApp Image 2025-06-12 at 12 20 35_51a0ca66](https://github.com/user-attachments/assets/24d6a411-0544-4d66-8972-982f836e0ee6)


