--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0001
-- 	RAMB:	00
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0001_B0 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0001_B0;

architecture FRAME0001_B0 of FRAME0001_B0 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0001_RAMB04 instantiation
	FRAME0001_RAMB04 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"AE8020EECCE89D255B25DE3BEDDB8F9B2C6E8C823003A1784658CF46B23B8853",
		INIT_01 => x"4D6F65056271E26ABA06766BB76452E88F48BE3AB4D03D8041E58DF6706474C5",
		INIT_02 => x"F1F2A1190F279F6EFD67DEE299E5741AFF0964B4CEEE79A8EB6FA98147649C94",
		INIT_03 => x"B96D8FF7ED77400F534D92213FAF2C17F387C1D2111E1366CA7A9664364545F6",
		INIT_04 => x"E94101DF753CE5D440C41837548EE1B2C350522736C9A2B3E9505D6B56F9F032",
		INIT_05 => x"B05E48AB7BCB1DC43349BDF19DE992E8E9EBE1A15E7A4FB83C3E2C041C1798C2",
		INIT_06 => x"19798AEFD00E596E235B118F00685CD174B9A22AC5F3507817AFAAA00ECA8D22",
		INIT_07 => x"C57E130477948E8ABBE047870870A33E585E52776FF948280D1F3E6C8334958C",
		INIT_08 => x"CF2F7ACE18B2EF83A5740C3C533E07AF6BEACB337C3F0BB793EC5FBA89407B03",
		INIT_09 => x"AA106E2AEB603EAD8166322962CD261B08725E8D9E1421D52FBC8F5A1EEBDEA8",
		INIT_0A => x"AB5BAD5AF7E5F9C5B53F9B168BCB6B141D67FC753A8AD39FA0B7AAFF80C5B6D9",
		INIT_0B => x"459B2A5BAA56035CE6B5FA3A75D5188561A9E3EA376650976AC3CD031735AF43",
		INIT_0C => x"27B7A4443F7210639E853F9DF38CEC8F5AED715167F5A05B3A94271776BCF7DF",
		INIT_0D => x"44F91FEB4BF226CC940FFAAE8723179EDF8FB158386CABCF6C5A6B0E2E637178",
		INIT_0E => x"561BF4EC84CA9DFB9DD990BD3ABC25F55AA327BD78CE5A640BB35833C102EFED",
		INIT_0F => x"3E00062EADC371C280915C6F64FD19097EA3F18ACC22C613BC17832D716B7C77",
		INIT_10 => x"C79B74060E5DF66D68CDDD5BED75333B16BD410BE817A69C2DA08BA76F0DB405",
		INIT_11 => x"FB12E2471C76C233091818FF4086C9709FA1C5B1ABDBB04431B7FBF942BED0D3",
		INIT_12 => x"1C4B58877ED86D6646BAAE2A1F86D9CDBBD60F7A2CBEF7552EF573C774AE0E17",
		INIT_13 => x"DF2EE084E3384166C9498D866D6C96C9C5E5B0DFA319BF97305D37675AD935BE",
		INIT_14 => x"42E150B391380ADF2D841EA6AEE18189E7327AFD61D0E55F755891DFC208C0AF",
		INIT_15 => x"9109F19E97BECBDDA9ACE902CD83D39F3579BB9C5AD2C39D26618B34194AC586",
		INIT_16 => x"41ABE40140193A004B82191BE6C32C05AE3A12E84F12E2C812FDC3C6B205794C",
		INIT_17 => x"792B1FF1A2B0B378EC4BBA1AC09A810E80A49356ADFB5A3AC03F82F330B3C95A",
		INIT_18 => x"55FA8A66CA33E613CAE74D52D20EE57CA766861826D84E38501E409F91319586",
		INIT_19 => x"61D270ECFCBABC8EDAD78F179AC916242F3520671078D87DC2D7B04C177CAAD1",
		INIT_1A => x"84F6B1021FDF2E4180FF8F5C30F7D2B5D0ADC0C400506860D0DEBA6F4C89F1C0",
		INIT_1B => x"3E2638B3230A8815F5843E582589AFFE323EDDBED6C0F8BB514416CC0FF8D841",
		INIT_1C => x"DE864B28023CC8058A4265CBCFE74651D5FB993EA73F4EC50630ECF270B8ACCB",
		INIT_1D => x"FA9E49C8217FC679ACDCA8A33443CE11DA75227447801ECC14641A53F3148FF8",
		INIT_1E => x"F2916498456BBFAD2A79BC78C7B5DDCD1437D905369CF91E45B6F1E3C80742F4",
		INIT_1F => x"A0727A22C99E06BCDB7446E1D88A66208C9E8A8B26A27BC32C116305AE793051",
		INIT_20 => x"F024A1DD863A8368C41871D069D4D4150CF809C7B1C60DCD05FF2BE9251BC8D0",
		INIT_21 => x"B72559A5E7787CD8379E8C1AD200B2E240C17D07D84B25E12AE3F85D3EF7615B",
		INIT_22 => x"C3222789DFDDD0B9558B8486BC72D7B7EBE3BFBC0340B319EABE9C0C51F6E096",
		INIT_23 => x"490DD10841757D00DEA173BA7FEDAF6B2D2E6F6B8EA954638A77A4C3740818EC",
		INIT_24 => x"63DFDB61AD932CEFC59AF58F7211E99BE7435B30F02B588BD1B7E277CB9D1AC8",
		INIT_25 => x"F471B45CDC1F90E45479F8C19A49A94C7B106A469CF8898441E3CAF1CF5A3467",
		INIT_26 => x"5EE86435F106CF4BE5A7D42AEC026A3B1C95C89C4CC5F44798B8495AA017AE86",
		INIT_27 => x"B389D3391F20C24D4E7D5EABCA5C4FFE8F6F0596E127CD1362549396DA5B46F9",
		INIT_28 => x"0726156581C1CD934A4B15CDAE848B2ABC135580F37B5ACBECD2BC11ABA36AB3",
		INIT_29 => x"567BF5E0EBA2CCC8177C3BE0A97E80FC2AAC102FC1D3067D226B8FC06A996969",
		INIT_2A => x"FE726D9AD9745E4832B5490A247321C4425D793D65FAC295E7505A935FA730A0",
		INIT_2B => x"9BC5F7BA6C7DFE0FAE9E157A98E948EF79F27791F607872BDF2E58BF87BC097D",
		INIT_2C => x"87D91DAAAAE14204C8106A3C5CC2C9111FB29119CFA5A047980FC112810CFE50",
		INIT_2D => x"32A48F101A628AE5EB616D024ABEA7B19F564D590D9F8D37634D17CBC69814AB",
		INIT_2E => x"E630260F85AB1CD353AE425A5670CC0490F89B31C557DD17BE47FAECB016147F",
		INIT_2F => x"9588E23F29957CFE99C4BE4AE919D11D09550A7717DCD5BB27BA61672B96A84E",
		INIT_30 => x"AC10E4BD8BD5A48098EB113A62D36CBB1B61A2B1FA0737750805FBB804C67848",
		INIT_31 => x"C96469CA90D16DB2366640B74FA1BB718C874855644CC68E568592D17A06E62D",
		INIT_32 => x"7BC6E6A0E136B64CB73B016458978FB2D24D47487FF3FFC3F382CC3127B9650A",
		INIT_33 => x"7B2CD4523AB541A44B4DC3892F91F6C548158AA230FA1BEA6B5A4B150D72035E",
		INIT_34 => x"1CF9FBB8690F5ADC0AD31701EA4E174DC931AB82CDB9B3A6ADB8460EE59F022B",
		INIT_35 => x"DD7940089486CC329C1C280EEF6BBE0E99524F7B506E05644AEFED8D7994224B",
		INIT_36 => x"47CBC1E9F57C91136A68BE17018B3389635FA6FC8D23A354AC68CB3BA044957B",
		INIT_37 => x"3BAA676BE677223AEF06A2C9D1F4AAFBDF90A052164FF090CA81E8E0C5707C29",
		INIT_38 => x"E1E92D7527A9F1A80FAD0CF6997B7E586D78A186F1BF1AB959A95C3E3C62B1E3",
		INIT_39 => x"0F780D76895C1E868951E2CCC63B4922CA9FC42DD49F77C510AD0CBFFF92EBB9",
		INIT_3A => x"0785DCB32CF779560CE577853A0F3ABE187D90647EB43EFA8B8ADDB8371358D0",
		INIT_3B => x"C83E861D2D36CBC849F1BF9733EBACD4504DA12D5F6391085A59F738ECA5A742",
		INIT_3C => x"21FDF9927AB15C03F63D8E3E4C01FB6C250E0295175A662D4FBC9F8E2036492D",
		INIT_3D => x"0B82FD2F2DB35601C5B4AA03797C31469A74C74733DE85C363BECBDFF4C0DC5F",
		INIT_3E => x"D07A17085BD3A0D7CF2C806C51A9499528146D8D9DCB1202B82B42B6C8A4E643",
		INIT_3F => x"111111111111111111111111111111116A17DBC4C9598F3CFBFD99B04F432752"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0001_RAMB04 instantiation

end FRAME0001_B0;