// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer2_Pooling,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.787000,HLS_SYN_LAT=4,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2478,HLS_SYN_LUT=3404,HLS_VERSION=2018_3}" *)

module Layer2_Pooling (
        ap_clk,
        ap_rst_n,
        a_Data_TDATA,
        a_Data_TVALID,
        a_Data_TREADY,
        Pa_Data_TDATA,
        Pa_Data_TVALID,
        Pa_Data_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst_n;
input  [511:0] a_Data_TDATA;
input   a_Data_TVALID;
output   a_Data_TREADY;
output  [127:0] Pa_Data_TDATA;
output   Pa_Data_TVALID;
input   Pa_Data_TREADY;

 reg    ap_rst_n_inv;
reg   [511:0] a_Data_0_data_out;
wire    a_Data_0_vld_in;
wire    a_Data_0_vld_out;
wire    a_Data_0_ack_in;
reg    a_Data_0_ack_out;
reg   [511:0] a_Data_0_payload_A;
reg   [511:0] a_Data_0_payload_B;
reg    a_Data_0_sel_rd;
reg    a_Data_0_sel_wr;
wire    a_Data_0_sel;
wire    a_Data_0_load_A;
wire    a_Data_0_load_B;
reg   [1:0] a_Data_0_state;
wire    a_Data_0_state_cmp_full;
reg   [127:0] Pa_Data_1_data_in;
reg   [127:0] Pa_Data_1_data_out;
reg    Pa_Data_1_vld_in;
wire    Pa_Data_1_vld_out;
wire    Pa_Data_1_ack_in;
wire    Pa_Data_1_ack_out;
reg   [127:0] Pa_Data_1_payload_A;
reg   [127:0] Pa_Data_1_payload_B;
reg    Pa_Data_1_sel_rd;
reg    Pa_Data_1_sel_wr;
wire    Pa_Data_1_sel;
wire    Pa_Data_1_load_A;
wire    Pa_Data_1_load_B;
reg   [1:0] Pa_Data_1_state;
wire    Pa_Data_1_state_cmp_full;
reg   [7:0] state;
reg   [7:0] column;
reg   [2:0] C0_0_address0;
reg    C0_0_ce0;
wire   [15:0] C0_0_q0;
reg   [2:0] C0_0_address1;
reg    C0_0_ce1;
reg    C0_0_we1;
reg   [15:0] C0_0_d1;
reg   [2:0] C0_1_address0;
reg    C0_1_ce0;
wire   [15:0] C0_1_q0;
reg   [2:0] C0_1_address1;
reg    C0_1_ce1;
reg    C0_1_we1;
reg   [15:0] C0_1_d1;
reg   [2:0] C0_2_address0;
reg    C0_2_ce0;
wire   [15:0] C0_2_q0;
reg   [2:0] C0_2_address1;
reg    C0_2_ce1;
reg    C0_2_we1;
reg   [15:0] C0_2_d1;
reg   [2:0] C0_3_address0;
reg    C0_3_ce0;
wire   [15:0] C0_3_q0;
reg   [2:0] C0_3_address1;
reg    C0_3_ce1;
reg    C0_3_we1;
reg   [15:0] C0_3_d1;
reg   [2:0] C0_4_address0;
reg    C0_4_ce0;
wire   [15:0] C0_4_q0;
reg   [2:0] C0_4_address1;
reg    C0_4_ce1;
reg    C0_4_we1;
reg   [15:0] C0_4_d1;
reg   [2:0] C0_5_address0;
reg    C0_5_ce0;
wire   [15:0] C0_5_q0;
reg   [2:0] C0_5_address1;
reg    C0_5_ce1;
reg    C0_5_we1;
reg   [15:0] C0_5_d1;
reg   [2:0] C0_6_address0;
reg    C0_6_ce0;
wire   [15:0] C0_6_q0;
reg   [2:0] C0_6_address1;
reg    C0_6_ce1;
reg    C0_6_we1;
reg   [15:0] C0_6_d1;
reg   [2:0] C0_7_address0;
reg    C0_7_ce0;
wire   [15:0] C0_7_q0;
reg   [2:0] C0_7_address1;
reg    C0_7_ce1;
reg    C0_7_we1;
reg   [15:0] C0_7_d1;
reg   [7:0] row;
reg    a_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [7:0] state_load_reg_3542;
reg    Pa_Data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [7:0] state_load_reg_3542_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
wire   [14:0] grp_fu_1052_p3;
reg   [14:0] reg_1461;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage1_11001;
wire   [14:0] grp_fu_1068_p3;
reg   [14:0] reg_1465;
wire   [14:0] grp_fu_1084_p3;
reg   [14:0] reg_1469;
wire   [14:0] grp_fu_1100_p3;
reg   [14:0] reg_1473;
wire   [14:0] grp_fu_1116_p3;
reg   [14:0] reg_1477;
wire   [14:0] grp_fu_1132_p3;
reg   [14:0] reg_1481;
wire   [14:0] grp_fu_1148_p3;
reg   [14:0] reg_1485;
wire   [14:0] grp_fu_1164_p3;
reg   [14:0] reg_1489;
wire   [15:0] grp_fu_889_p3;
reg   [15:0] reg_1493;
wire   [15:0] grp_fu_912_p3;
reg   [15:0] reg_1497;
wire   [15:0] grp_fu_935_p3;
reg   [15:0] reg_1501;
wire   [15:0] grp_fu_958_p3;
reg   [15:0] reg_1505;
wire   [15:0] grp_fu_981_p3;
reg   [15:0] reg_1509;
wire   [15:0] grp_fu_1004_p3;
reg   [15:0] reg_1513;
wire   [15:0] grp_fu_1027_p3;
reg   [15:0] reg_1517;
wire   [15:0] grp_fu_1338_p3;
reg   [15:0] reg_1521;
wire   [15:0] grp_fu_1352_p3;
reg   [15:0] reg_1526;
wire   [15:0] grp_fu_1366_p3;
reg   [15:0] reg_1531;
wire   [15:0] grp_fu_1380_p3;
reg   [15:0] reg_1536;
wire   [15:0] grp_fu_1394_p3;
reg   [15:0] reg_1541;
wire   [15:0] grp_fu_1408_p3;
reg   [15:0] reg_1546;
wire   [15:0] grp_fu_1422_p3;
reg   [15:0] reg_1551;
wire   [15:0] grp_fu_1436_p3;
reg   [15:0] reg_1556;
wire   [7:0] state_load_load_fu_1715_p1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
wire   [14:0] tmp_40_fu_1760_p3;
reg   [14:0] tmp_40_reg_3546;
wire   [14:0] tmp_83_1_fu_1772_p3;
reg   [14:0] tmp_83_1_reg_3551;
wire   [14:0] tmp_83_2_fu_1784_p3;
reg   [14:0] tmp_83_2_reg_3556;
wire   [14:0] tmp_83_3_fu_1796_p3;
reg   [14:0] tmp_83_3_reg_3561;
wire   [14:0] tmp_83_4_fu_1808_p3;
reg   [14:0] tmp_83_4_reg_3566;
wire   [14:0] tmp_83_5_fu_1820_p3;
reg   [14:0] tmp_83_5_reg_3571;
wire   [14:0] tmp_83_6_fu_1832_p3;
reg   [14:0] tmp_83_6_reg_3576;
wire   [14:0] tmp_83_7_fu_1844_p3;
reg   [14:0] tmp_83_7_reg_3581;
wire   [0:0] grp_fu_1455_p2;
wire   [14:0] tmp_55_fu_1948_p3;
reg   [14:0] tmp_55_reg_3590;
wire   [14:0] tmp_100_1_fu_1956_p3;
reg   [14:0] tmp_100_1_reg_3595;
wire   [14:0] tmp_100_2_fu_1964_p3;
reg   [14:0] tmp_100_2_reg_3600;
wire   [14:0] tmp_100_3_fu_1972_p3;
reg   [14:0] tmp_100_3_reg_3605;
wire   [14:0] tmp_100_4_fu_1980_p3;
reg   [14:0] tmp_100_4_reg_3610;
wire   [14:0] tmp_100_5_fu_1988_p3;
reg   [14:0] tmp_100_5_reg_3615;
wire   [14:0] tmp_100_6_fu_1996_p3;
reg   [14:0] tmp_100_6_reg_3620;
wire   [14:0] tmp_100_7_fu_2004_p3;
reg   [14:0] tmp_100_7_reg_3625;
wire   [14:0] tmp_58_fu_2020_p3;
reg   [14:0] tmp_58_reg_3630;
wire   [14:0] tmp_109_1_fu_2036_p3;
reg   [14:0] tmp_109_1_reg_3635;
wire   [14:0] tmp_109_2_fu_2052_p3;
reg   [14:0] tmp_109_2_reg_3640;
wire   [14:0] tmp_109_3_fu_2068_p3;
reg   [14:0] tmp_109_3_reg_3645;
wire   [14:0] tmp_109_4_fu_2084_p3;
reg   [14:0] tmp_109_4_reg_3650;
wire   [14:0] tmp_109_5_fu_2100_p3;
reg   [14:0] tmp_109_5_reg_3655;
wire   [14:0] tmp_109_6_fu_2116_p3;
reg   [14:0] tmp_109_6_reg_3660;
wire   [14:0] tmp_109_7_fu_2132_p3;
reg   [14:0] tmp_109_7_reg_3665;
wire   [15:0] grp_fu_1172_p4;
reg   [15:0] a_t0_Data_16_2_reg_3670;
wire   [15:0] grp_fu_1182_p4;
reg   [15:0] a_t0_Data_17_2_reg_3676;
wire   [15:0] grp_fu_1192_p4;
reg   [15:0] a_t0_Data_18_2_reg_3682;
wire   [15:0] grp_fu_1202_p4;
reg   [15:0] a_t0_Data_19_2_reg_3688;
wire   [15:0] grp_fu_1212_p4;
reg   [15:0] a_t0_Data_20_2_reg_3694;
wire   [15:0] grp_fu_1222_p4;
reg   [15:0] a_t0_Data_21_2_reg_3700;
wire   [15:0] grp_fu_1232_p4;
reg   [15:0] a_t0_Data_22_2_reg_3706;
wire   [15:0] grp_fu_1242_p4;
reg   [15:0] a_t0_Data_23_2_reg_3712;
wire   [15:0] p_phi41_fu_2150_p3;
reg   [15:0] p_phi41_reg_3718;
wire   [15:0] p_phi25_fu_2204_p3;
reg   [15:0] p_phi25_reg_3724;
wire   [8:0] tmp_19_fu_2212_p3;
reg   [8:0] tmp_19_reg_3730;
wire   [8:0] tmp_9_fu_2282_p3;
reg   [8:0] tmp_9_reg_3779;
wire   [127:0] tmp_43_fu_2348_p1;
wire   [127:0] tmp_56_fu_2393_p1;
wire   [127:0] tmp_fu_2562_p1;
wire   [127:0] tmp_50_fu_2748_p1;
wire   [127:0] tmp_47_fu_2858_p1;
wire   [127:0] tmp_59_fu_2903_p1;
wire   [127:0] tmp_10_fu_3212_p1;
wire   [127:0] tmp_53_fu_3537_p1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_20_fu_2220_p1;
wire   [63:0] tmp_s_fu_2290_p1;
wire   [63:0] tmp_24_fu_2588_p1;
wire   [63:0] tmp_14_fu_2798_p1;
wire   [7:0] p_cast_cast_fu_2180_p3;
wire   [7:0] grp_fu_1444_p2;
wire   [7:0] tmp_5_fu_2162_p2;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [15:0] p_phi17_fu_2248_p3;
wire   [15:0] p_phi1_fu_2273_p3;
wire   [15:0] tmp_18_cast_fu_2753_p1;
wire   [15:0] tmp_27_1_cast_fu_2758_p1;
wire   [15:0] tmp_27_2_cast_fu_2763_p1;
wire   [15:0] tmp_27_3_cast_fu_2768_p1;
wire   [15:0] tmp_27_4_cast_fu_2773_p1;
wire   [15:0] tmp_27_5_cast_fu_2778_p1;
wire   [15:0] tmp_27_6_cast_fu_2783_p1;
wire   [15:0] tmp_27_7_cast_fu_2788_p1;
wire   [15:0] grp_fu_647_p4;
wire   [15:0] grp_fu_727_p4;
wire   [0:0] grp_fu_883_p2;
wire   [15:0] grp_fu_657_p4;
wire   [15:0] grp_fu_737_p4;
wire   [0:0] grp_fu_906_p2;
wire   [15:0] grp_fu_667_p4;
wire   [15:0] grp_fu_747_p4;
wire   [0:0] grp_fu_929_p2;
wire   [15:0] grp_fu_677_p4;
wire   [15:0] grp_fu_757_p4;
wire   [0:0] grp_fu_952_p2;
wire   [15:0] grp_fu_687_p4;
wire   [15:0] grp_fu_767_p4;
wire   [0:0] grp_fu_975_p2;
wire   [15:0] grp_fu_697_p4;
wire   [15:0] grp_fu_777_p4;
wire   [0:0] grp_fu_998_p2;
wire   [15:0] grp_fu_707_p4;
wire   [15:0] grp_fu_787_p4;
wire   [0:0] grp_fu_1021_p2;
wire   [0:0] grp_fu_1044_p3;
wire   [14:0] grp_fu_797_p4;
wire   [0:0] grp_fu_1060_p3;
wire   [14:0] grp_fu_807_p4;
wire   [0:0] grp_fu_1076_p3;
wire   [14:0] grp_fu_817_p4;
wire   [0:0] grp_fu_1092_p3;
wire   [14:0] grp_fu_827_p4;
wire   [0:0] grp_fu_1108_p3;
wire   [14:0] grp_fu_837_p4;
wire   [0:0] grp_fu_1124_p3;
wire   [14:0] grp_fu_847_p4;
wire   [0:0] grp_fu_1140_p3;
wire   [14:0] grp_fu_857_p4;
wire   [0:0] grp_fu_1156_p3;
wire   [14:0] grp_fu_867_p4;
wire   [15:0] grp_fu_1252_p4;
wire   [0:0] grp_fu_1332_p2;
wire   [15:0] grp_fu_1262_p4;
wire   [0:0] grp_fu_1346_p2;
wire   [15:0] grp_fu_1272_p4;
wire   [0:0] grp_fu_1360_p2;
wire   [15:0] grp_fu_1282_p4;
wire   [0:0] grp_fu_1374_p2;
wire   [15:0] grp_fu_1292_p4;
wire   [0:0] grp_fu_1388_p2;
wire   [15:0] grp_fu_1302_p4;
wire   [0:0] grp_fu_1402_p2;
wire   [15:0] grp_fu_1312_p4;
wire   [0:0] grp_fu_1416_p2;
wire   [15:0] grp_fu_1322_p4;
wire   [0:0] grp_fu_1430_p2;
wire   [0:0] grp_fu_1561_p2;
wire   [0:0] grp_fu_1575_p2;
wire   [0:0] grp_fu_1589_p2;
wire   [0:0] grp_fu_1603_p2;
wire   [0:0] grp_fu_1617_p2;
wire   [0:0] grp_fu_1631_p2;
wire   [0:0] grp_fu_1645_p2;
wire   [15:0] grp_fu_1567_p3;
wire   [15:0] grp_fu_1581_p3;
wire   [15:0] grp_fu_1595_p3;
wire   [15:0] grp_fu_1609_p3;
wire   [15:0] grp_fu_1623_p3;
wire   [15:0] grp_fu_1637_p3;
wire   [15:0] grp_fu_1651_p3;
wire   [15:0] a_t0_Data_0_5_fu_1730_p1;
wire   [15:0] grp_fu_717_p4;
wire   [0:0] tmp_39_fu_1734_p2;
wire   [15:0] p_phi65_fu_1740_p3;
wire   [0:0] tmp_136_fu_1752_p3;
wire   [14:0] tmp_135_fu_1748_p1;
wire   [0:0] grp_fu_898_p3;
wire   [14:0] tmp_137_fu_1768_p1;
wire   [0:0] grp_fu_921_p3;
wire   [14:0] tmp_139_fu_1780_p1;
wire   [0:0] grp_fu_944_p3;
wire   [14:0] tmp_141_fu_1792_p1;
wire   [0:0] grp_fu_967_p3;
wire   [14:0] tmp_143_fu_1804_p1;
wire   [0:0] grp_fu_990_p3;
wire   [14:0] tmp_145_fu_1816_p1;
wire   [0:0] grp_fu_1013_p3;
wire   [14:0] tmp_147_fu_1828_p1;
wire   [0:0] grp_fu_1036_p3;
wire   [14:0] tmp_149_fu_1840_p1;
wire   [15:0] a_t0_Data_0_4_fu_1852_p1;
wire   [0:0] tmp_37_fu_1856_p2;
wire   [15:0] p_phi49_fu_1862_p3;
wire   [0:0] tmp_175_fu_1940_p3;
wire   [14:0] tmp_118_fu_1870_p1;
wire   [14:0] tmp_120_fu_1878_p1;
wire   [14:0] tmp_122_fu_1886_p1;
wire   [14:0] tmp_124_fu_1894_p1;
wire   [14:0] tmp_126_fu_1902_p1;
wire   [14:0] tmp_128_fu_1910_p1;
wire   [14:0] tmp_130_fu_1918_p1;
wire   [14:0] tmp_132_fu_1926_p1;
wire   [0:0] tmp_183_fu_2012_p3;
wire   [14:0] tmp_119_fu_1874_p1;
wire   [0:0] tmp_184_fu_2028_p3;
wire   [14:0] tmp_121_fu_1882_p1;
wire   [0:0] tmp_185_fu_2044_p3;
wire   [14:0] tmp_123_fu_1890_p1;
wire   [0:0] tmp_186_fu_2060_p3;
wire   [14:0] tmp_125_fu_1898_p1;
wire   [0:0] tmp_187_fu_2076_p3;
wire   [14:0] tmp_127_fu_1906_p1;
wire   [0:0] tmp_188_fu_2092_p3;
wire   [14:0] tmp_129_fu_1914_p1;
wire   [0:0] tmp_189_fu_2108_p3;
wire   [14:0] tmp_131_fu_1922_p1;
wire   [0:0] tmp_190_fu_2124_p3;
wire   [14:0] tmp_133_fu_1930_p1;
wire   [15:0] a_t0_Data_0_3_fu_2140_p1;
wire   [0:0] tmp_27_fu_2144_p2;
wire   [0:0] tmp_7_fu_2174_p2;
wire   [15:0] a_t0_Data_0_2_fu_2194_p1;
wire   [0:0] tmp_17_fu_2198_p2;
wire   [15:0] a_t0_Data_0_1_fu_2238_p1;
wire   [0:0] tmp_15_fu_2242_p2;
wire   [15:0] a_t0_Data_0_fu_2263_p1;
wire   [0:0] tmp_6_fu_2267_p2;
wire   [15:0] tmp_83_6_cast_fu_2326_p1;
wire   [15:0] tmp_83_5_cast_fu_2323_p1;
wire   [15:0] tmp_83_4_cast_fu_2320_p1;
wire   [15:0] tmp_83_3_cast_fu_2317_p1;
wire   [15:0] tmp_83_2_cast_fu_2314_p1;
wire   [15:0] tmp_83_1_cast_fu_2311_p1;
wire   [15:0] tmp_43_cast_fu_2308_p1;
wire   [126:0] tmp_41_fu_2329_p9;
wire   [15:0] tmp_100_6_cast_fu_2371_p1;
wire   [15:0] tmp_100_5_cast_fu_2368_p1;
wire   [15:0] tmp_100_4_cast_fu_2365_p1;
wire   [15:0] tmp_100_3_cast_fu_2362_p1;
wire   [15:0] tmp_100_2_cast_fu_2359_p1;
wire   [15:0] tmp_100_1_cast_fu_2356_p1;
wire   [15:0] tmp_55_cast_fu_2353_p1;
wire   [126:0] tmp_62_fu_2374_p9;
wire   [0:0] tmp_28_fu_2398_p2;
wire   [15:0] tmp_29_fu_2403_p3;
wire   [0:0] tmp_101_fu_2442_p3;
wire   [14:0] tmp_85_fu_2410_p1;
wire   [14:0] tmp_32_fu_2450_p3;
wire   [0:0] grp_fu_1659_p3;
wire   [14:0] tmp_87_fu_2414_p1;
wire   [14:0] tmp_89_1_fu_2462_p3;
wire   [0:0] grp_fu_1667_p3;
wire   [14:0] tmp_89_fu_2418_p1;
wire   [14:0] tmp_89_2_fu_2474_p3;
wire   [0:0] grp_fu_1675_p3;
wire   [14:0] tmp_91_fu_2422_p1;
wire   [14:0] tmp_89_3_fu_2486_p3;
wire   [0:0] grp_fu_1683_p3;
wire   [14:0] tmp_93_fu_2426_p1;
wire   [14:0] tmp_89_4_fu_2498_p3;
wire   [0:0] grp_fu_1691_p3;
wire   [14:0] tmp_95_fu_2430_p1;
wire   [14:0] tmp_89_5_fu_2510_p3;
wire   [0:0] grp_fu_1699_p3;
wire   [14:0] tmp_97_fu_2434_p1;
wire   [14:0] tmp_89_6_fu_2522_p3;
wire   [0:0] grp_fu_1707_p3;
wire   [14:0] tmp_99_fu_2438_p1;
wire   [14:0] tmp_89_7_fu_2534_p3;
wire   [15:0] tmp_89_6_cast_fu_2530_p1;
wire   [15:0] tmp_89_5_cast_fu_2518_p1;
wire   [15:0] tmp_89_4_cast_fu_2506_p1;
wire   [15:0] tmp_89_3_cast_fu_2494_p1;
wire   [15:0] tmp_89_2_cast_fu_2482_p1;
wire   [15:0] tmp_89_1_cast_fu_2470_p1;
wire   [15:0] tmp_36_cast_fu_2458_p1;
wire   [126:0] tmp_33_fu_2542_p9;
wire   [0:0] tmp_21_fu_2567_p2;
wire   [15:0] tmp_22_fu_2572_p3;
wire   [8:0] tmp_23_fu_2583_p2;
wire   [0:0] tmp_159_fu_2628_p3;
wire   [14:0] tmp_68_fu_2579_p1;
wire   [14:0] tmp_49_fu_2636_p3;
wire   [14:0] tmp_70_fu_2600_p1;
wire   [14:0] tmp_97_1_fu_2648_p3;
wire   [14:0] tmp_72_fu_2604_p1;
wire   [14:0] tmp_97_2_fu_2660_p3;
wire   [14:0] tmp_74_fu_2608_p1;
wire   [14:0] tmp_97_3_fu_2672_p3;
wire   [14:0] tmp_76_fu_2612_p1;
wire   [14:0] tmp_97_4_fu_2684_p3;
wire   [14:0] tmp_78_fu_2616_p1;
wire   [14:0] tmp_97_5_fu_2696_p3;
wire   [14:0] tmp_80_fu_2620_p1;
wire   [14:0] tmp_97_6_fu_2708_p3;
wire   [14:0] tmp_82_fu_2624_p1;
wire   [14:0] tmp_97_7_fu_2720_p3;
wire   [15:0] tmp_97_6_cast_fu_2716_p1;
wire   [15:0] tmp_97_5_cast_fu_2704_p1;
wire   [15:0] tmp_97_4_cast_fu_2692_p1;
wire   [15:0] tmp_97_3_cast_fu_2680_p1;
wire   [15:0] tmp_97_2_cast_fu_2668_p1;
wire   [15:0] tmp_97_1_cast_fu_2656_p1;
wire   [15:0] tmp_49_cast_fu_2644_p1;
wire   [126:0] tmp_60_fu_2728_p9;
wire   [8:0] tmp_13_fu_2793_p2;
wire   [15:0] tmp_93_6_cast_fu_2834_p1;
wire   [15:0] tmp_93_5_cast_fu_2830_p1;
wire   [15:0] tmp_93_4_cast_fu_2826_p1;
wire   [15:0] tmp_93_3_cast_fu_2822_p1;
wire   [15:0] tmp_93_2_cast_fu_2818_p1;
wire   [15:0] tmp_93_1_cast_fu_2814_p1;
wire   [15:0] tmp_46_cast_fu_2810_p1;
wire   [126:0] tmp_46_fu_2838_p9;
wire   [15:0] tmp_109_6_cast_fu_2881_p1;
wire   [15:0] tmp_109_5_cast_fu_2878_p1;
wire   [15:0] tmp_109_4_cast_fu_2875_p1;
wire   [15:0] tmp_109_3_cast_fu_2872_p1;
wire   [15:0] tmp_109_2_cast_fu_2869_p1;
wire   [15:0] tmp_109_1_cast_fu_2866_p1;
wire   [15:0] tmp_58_cast_fu_2863_p1;
wire   [126:0] tmp_63_fu_2884_p9;
wire   [0:0] tmp_30_fu_2908_p2;
wire   [15:0] tmp_31_fu_2913_p3;
wire   [0:0] tmp_62_1_fu_2924_p2;
wire   [15:0] tmp_63_1_fu_2929_p3;
wire   [0:0] tmp_62_2_fu_2940_p2;
wire   [15:0] tmp_63_2_fu_2945_p3;
wire   [0:0] tmp_62_3_fu_2956_p2;
wire   [15:0] tmp_63_3_fu_2961_p3;
wire   [0:0] tmp_62_4_fu_2972_p2;
wire   [15:0] tmp_63_4_fu_2977_p3;
wire   [0:0] tmp_62_5_fu_2988_p2;
wire   [15:0] tmp_63_5_fu_2993_p3;
wire   [0:0] tmp_62_6_fu_3004_p2;
wire   [15:0] tmp_63_6_fu_3009_p3;
wire   [0:0] tmp_62_7_fu_3020_p2;
wire   [15:0] tmp_63_7_fu_3025_p3;
wire   [0:0] tmp_109_fu_3036_p3;
wire   [14:0] tmp_86_fu_2920_p1;
wire   [14:0] tmp_34_fu_3044_p3;
wire   [0:0] tmp_110_fu_3056_p3;
wire   [14:0] tmp_88_fu_2936_p1;
wire   [14:0] tmp_103_1_fu_3064_p3;
wire   [0:0] tmp_111_fu_3076_p3;
wire   [14:0] tmp_90_fu_2952_p1;
wire   [14:0] tmp_103_2_fu_3084_p3;
wire   [0:0] tmp_112_fu_3096_p3;
wire   [14:0] tmp_92_fu_2968_p1;
wire   [14:0] tmp_103_3_fu_3104_p3;
wire   [0:0] tmp_113_fu_3116_p3;
wire   [14:0] tmp_94_fu_2984_p1;
wire   [14:0] tmp_103_4_fu_3124_p3;
wire   [0:0] tmp_114_fu_3136_p3;
wire   [14:0] tmp_96_fu_3000_p1;
wire   [14:0] tmp_103_5_fu_3144_p3;
wire   [0:0] tmp_115_fu_3156_p3;
wire   [14:0] tmp_98_fu_3016_p1;
wire   [14:0] tmp_103_6_fu_3164_p3;
wire   [0:0] tmp_116_fu_3176_p3;
wire   [14:0] tmp_100_fu_3032_p1;
wire   [14:0] tmp_103_7_fu_3184_p3;
wire   [15:0] tmp_103_6_cast_fu_3172_p1;
wire   [15:0] tmp_103_5_cast_fu_3152_p1;
wire   [15:0] tmp_103_4_cast_fu_3132_p1;
wire   [15:0] tmp_103_3_cast_fu_3112_p1;
wire   [15:0] tmp_103_2_cast_fu_3092_p1;
wire   [15:0] tmp_103_1_cast_fu_3072_p1;
wire   [15:0] tmp_38_cast_fu_3052_p1;
wire   [126:0] tmp_35_fu_3192_p9;
wire   [0:0] tmp_25_fu_3217_p2;
wire   [15:0] tmp_26_fu_3223_p3;
wire   [0:0] tmp_48_1_fu_3235_p2;
wire   [15:0] tmp_49_1_fu_3241_p3;
wire   [0:0] tmp_48_2_fu_3253_p2;
wire   [15:0] tmp_49_2_fu_3259_p3;
wire   [0:0] tmp_48_3_fu_3271_p2;
wire   [15:0] tmp_49_3_fu_3277_p3;
wire   [0:0] tmp_48_4_fu_3289_p2;
wire   [15:0] tmp_49_4_fu_3295_p3;
wire   [0:0] tmp_48_5_fu_3307_p2;
wire   [15:0] tmp_49_5_fu_3313_p3;
wire   [0:0] tmp_48_6_fu_3325_p2;
wire   [15:0] tmp_49_6_fu_3331_p3;
wire   [0:0] tmp_48_7_fu_3343_p2;
wire   [15:0] tmp_49_7_fu_3349_p3;
wire   [0:0] tmp_167_fu_3361_p3;
wire   [14:0] tmp_69_fu_3231_p1;
wire   [14:0] tmp_52_fu_3369_p3;
wire   [0:0] tmp_168_fu_3381_p3;
wire   [14:0] tmp_71_fu_3249_p1;
wire   [14:0] tmp_106_1_fu_3389_p3;
wire   [0:0] tmp_169_fu_3401_p3;
wire   [14:0] tmp_73_fu_3267_p1;
wire   [14:0] tmp_106_2_fu_3409_p3;
wire   [0:0] tmp_170_fu_3421_p3;
wire   [14:0] tmp_75_fu_3285_p1;
wire   [14:0] tmp_106_3_fu_3429_p3;
wire   [0:0] tmp_171_fu_3441_p3;
wire   [14:0] tmp_77_fu_3303_p1;
wire   [14:0] tmp_106_4_fu_3449_p3;
wire   [0:0] tmp_172_fu_3461_p3;
wire   [14:0] tmp_79_fu_3321_p1;
wire   [14:0] tmp_106_5_fu_3469_p3;
wire   [0:0] tmp_173_fu_3481_p3;
wire   [14:0] tmp_81_fu_3339_p1;
wire   [14:0] tmp_106_6_fu_3489_p3;
wire   [0:0] tmp_174_fu_3501_p3;
wire   [14:0] tmp_83_fu_3357_p1;
wire   [14:0] tmp_106_7_fu_3509_p3;
wire   [15:0] tmp_106_6_cast_fu_3497_p1;
wire   [15:0] tmp_106_5_cast_fu_3477_p1;
wire   [15:0] tmp_106_4_cast_fu_3457_p1;
wire   [15:0] tmp_106_3_cast_fu_3437_p1;
wire   [15:0] tmp_106_2_cast_fu_3417_p1;
wire   [15:0] tmp_106_1_cast_fu_3397_p1;
wire   [15:0] tmp_52_cast_fu_3377_p1;
wire   [126:0] tmp_61_fu_3517_p9;
reg   [1:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2428;
reg    ap_condition_2432;
reg    ap_condition_2436;
reg    ap_condition_2440;
reg    ap_condition_2444;
reg    ap_condition_2448;
reg    ap_condition_2452;
reg    ap_condition_2456;
reg    ap_condition_2459;
reg    ap_condition_498;

// power-on initialization
initial begin
#0 a_Data_0_sel_rd = 1'b0;
#0 a_Data_0_sel_wr = 1'b0;
#0 a_Data_0_state = 2'd0;
#0 Pa_Data_1_sel_rd = 1'b0;
#0 Pa_Data_1_sel_wr = 1'b0;
#0 Pa_Data_1_state = 2'd0;
#0 state = 8'd1;
#0 column = 8'd0;
#0 row = 8'd0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_0_address0),
    .ce0(C0_0_ce0),
    .q0(C0_0_q0),
    .address1(C0_0_address1),
    .ce1(C0_0_ce1),
    .we1(C0_0_we1),
    .d1(C0_0_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_1_address0),
    .ce0(C0_1_ce0),
    .q0(C0_1_q0),
    .address1(C0_1_address1),
    .ce1(C0_1_ce1),
    .we1(C0_1_we1),
    .d1(C0_1_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_2_address0),
    .ce0(C0_2_ce0),
    .q0(C0_2_q0),
    .address1(C0_2_address1),
    .ce1(C0_2_ce1),
    .we1(C0_2_we1),
    .d1(C0_2_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_3_address0),
    .ce0(C0_3_ce0),
    .q0(C0_3_q0),
    .address1(C0_3_address1),
    .ce1(C0_3_ce1),
    .we1(C0_3_we1),
    .d1(C0_3_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_4_address0),
    .ce0(C0_4_ce0),
    .q0(C0_4_q0),
    .address1(C0_4_address1),
    .ce1(C0_4_ce1),
    .we1(C0_4_we1),
    .d1(C0_4_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_5_address0),
    .ce0(C0_5_ce0),
    .q0(C0_5_q0),
    .address1(C0_5_address1),
    .ce1(C0_5_ce1),
    .we1(C0_5_we1),
    .d1(C0_5_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_6_address0),
    .ce0(C0_6_ce0),
    .q0(C0_6_q0),
    .address1(C0_6_address1),
    .ce1(C0_6_ce1),
    .we1(C0_6_we1),
    .d1(C0_6_d1)
);

Layer2_Pooling_C0_0 #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
C0_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C0_7_address0),
    .ce0(C0_7_ce0),
    .q0(C0_7_q0),
    .address1(C0_7_address1),
    .ce1(C0_7_ce1),
    .we1(C0_7_we1),
    .d1(C0_7_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_out))) begin
            Pa_Data_1_sel_rd <= ~Pa_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_in) & (1'b1 == Pa_Data_1_vld_in))) begin
            Pa_Data_1_sel_wr <= ~Pa_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in)) | ((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)))) begin
            Pa_Data_1_state <= 2'd2;
        end else if ((((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)) | ((2'd1 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out)))) begin
            Pa_Data_1_state <= 2'd1;
        end else if ((((2'd2 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_vld_in)) | (~((1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)) & ~((1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)) & (2'd3 == Pa_Data_1_state)) | ((2'd1 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_ack_out)))) begin
            Pa_Data_1_state <= 2'd3;
        end else begin
            Pa_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_out))) begin
            a_Data_0_sel_rd <= ~a_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_in) & (1'b1 == a_Data_0_vld_in))) begin
            a_Data_0_sel_wr <= ~a_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == a_Data_0_vld_in) & (2'd2 == a_Data_0_state)) | ((1'b0 == a_Data_0_vld_in) & (2'd3 == a_Data_0_state) & (1'b1 == a_Data_0_ack_out)))) begin
            a_Data_0_state <= 2'd2;
        end else if ((((1'b0 == a_Data_0_ack_out) & (2'd1 == a_Data_0_state)) | ((1'b0 == a_Data_0_ack_out) & (2'd3 == a_Data_0_state) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)) & ~((1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)) & (2'd3 == a_Data_0_state)) | ((2'd1 == a_Data_0_state) & (1'b1 == a_Data_0_ack_out)) | ((2'd2 == a_Data_0_state) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd3;
        end else begin
            a_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd16) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        column <= grp_fu_1444_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd32) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        column <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        if ((1'b1 == ap_condition_498)) begin
            row <= tmp_5_fu_2162_p2;
        end else if ((1'b1 == ap_condition_2459)) begin
            row <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_1455_p2 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
                state[0] <= 1'b0;
        state[1] <= 1'b1;
        state[2] <= 1'b0;
        state[3] <= 1'b0;
        state[4] <= 1'b0;
        state[5] <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                state[0] <= 1'b0;
        state[1] <= 1'b0;
        state[2] <= 1'b1;
        state[3] <= 1'b0;
        state[4] <= 1'b0;
        state[5] <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_1455_p2 == 1'd1) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                state[0] <= 1'b0;
        state[1] <= 1'b0;
        state[2] <= 1'b0;
        state[3] <= 1'b1;
        state[4] <= 1'b0;
        state[5] <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                state[5 : 0] <= p_cast_cast_fu_2180_p3[5 : 0];
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_1455_p2 == 1'd1) & (state_load_reg_3542 == 8'd16) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                state[0] <= 1'b0;
        state[1] <= 1'b0;
        state[2] <= 1'b0;
        state[3] <= 1'b0;
        state[4] <= 1'b0;
        state[5] <= 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_load_fu_1715_p1 == 8'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | (~(state_load_reg_3542 == 8'd32) & ~(state_load_reg_3542 == 8'd16) & ~(state_load_reg_3542 == 8'd8) & ~(state_load_reg_3542 == 8'd4) & ~(state_load_reg_3542 == 8'd2) & ~(state_load_reg_3542 == 8'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
                state[0] <= 1'b1;
        state[1] <= 1'b0;
        state[2] <= 1'b0;
        state[3] <= 1'b0;
        state[4] <= 1'b0;
        state[5] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_A)) begin
        Pa_Data_1_payload_A <= Pa_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_B)) begin
        Pa_Data_1_payload_B <= Pa_Data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_A)) begin
        a_Data_0_payload_A <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_B)) begin
        a_Data_0_payload_B <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_t0_Data_16_2_reg_3670 <= {{a_Data_0_data_out[271:256]}};
        a_t0_Data_17_2_reg_3676 <= {{a_Data_0_data_out[287:272]}};
        a_t0_Data_18_2_reg_3682 <= {{a_Data_0_data_out[303:288]}};
        a_t0_Data_19_2_reg_3688 <= {{a_Data_0_data_out[319:304]}};
        a_t0_Data_20_2_reg_3694 <= {{a_Data_0_data_out[335:320]}};
        a_t0_Data_21_2_reg_3700 <= {{a_Data_0_data_out[351:336]}};
        a_t0_Data_22_2_reg_3706 <= {{a_Data_0_data_out[367:352]}};
        a_t0_Data_23_2_reg_3712 <= {{a_Data_0_data_out[383:368]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_phi25_reg_3724 <= p_phi25_fu_2204_p3;
        tmp_19_reg_3730[8 : 1] <= tmp_19_fu_2212_p3[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_phi41_reg_3718 <= p_phi41_fu_2150_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd32) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1461 <= grp_fu_1052_p3;
        reg_1465 <= grp_fu_1068_p3;
        reg_1469 <= grp_fu_1084_p3;
        reg_1473 <= grp_fu_1100_p3;
        reg_1477 <= grp_fu_1116_p3;
        reg_1481 <= grp_fu_1132_p3;
        reg_1485 <= grp_fu_1148_p3;
        reg_1489 <= grp_fu_1164_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1493 <= grp_fu_889_p3;
        reg_1497 <= grp_fu_912_p3;
        reg_1501 <= grp_fu_935_p3;
        reg_1505 <= grp_fu_958_p3;
        reg_1509 <= grp_fu_981_p3;
        reg_1513 <= grp_fu_1004_p3;
        reg_1517 <= grp_fu_1027_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        reg_1521 <= grp_fu_1338_p3;
        reg_1526 <= grp_fu_1352_p3;
        reg_1531 <= grp_fu_1366_p3;
        reg_1536 <= grp_fu_1380_p3;
        reg_1541 <= grp_fu_1394_p3;
        reg_1546 <= grp_fu_1408_p3;
        reg_1551 <= grp_fu_1422_p3;
        reg_1556 <= grp_fu_1436_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_load_reg_3542[5 : 0] <= state[5 : 0];
        state_load_reg_3542_pp0_iter1_reg[5 : 0] <= state_load_reg_3542[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd16) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_100_1_reg_3595 <= tmp_100_1_fu_1956_p3;
        tmp_100_2_reg_3600 <= tmp_100_2_fu_1964_p3;
        tmp_100_3_reg_3605 <= tmp_100_3_fu_1972_p3;
        tmp_100_4_reg_3610 <= tmp_100_4_fu_1980_p3;
        tmp_100_5_reg_3615 <= tmp_100_5_fu_1988_p3;
        tmp_100_6_reg_3620 <= tmp_100_6_fu_1996_p3;
        tmp_100_7_reg_3625 <= tmp_100_7_fu_2004_p3;
        tmp_109_1_reg_3635 <= tmp_109_1_fu_2036_p3;
        tmp_109_2_reg_3640 <= tmp_109_2_fu_2052_p3;
        tmp_109_3_reg_3645 <= tmp_109_3_fu_2068_p3;
        tmp_109_4_reg_3650 <= tmp_109_4_fu_2084_p3;
        tmp_109_5_reg_3655 <= tmp_109_5_fu_2100_p3;
        tmp_109_6_reg_3660 <= tmp_109_6_fu_2116_p3;
        tmp_109_7_reg_3665 <= tmp_109_7_fu_2132_p3;
        tmp_55_reg_3590 <= tmp_55_fu_1948_p3;
        tmp_58_reg_3630 <= tmp_58_fu_2020_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd32) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_40_reg_3546 <= tmp_40_fu_1760_p3;
        tmp_83_1_reg_3551 <= tmp_83_1_fu_1772_p3;
        tmp_83_2_reg_3556 <= tmp_83_2_fu_1784_p3;
        tmp_83_3_reg_3561 <= tmp_83_3_fu_1796_p3;
        tmp_83_4_reg_3566 <= tmp_83_4_fu_1808_p3;
        tmp_83_5_reg_3571 <= tmp_83_5_fu_1820_p3;
        tmp_83_6_reg_3576 <= tmp_83_6_fu_1832_p3;
        tmp_83_7_reg_3581 <= tmp_83_7_fu_1844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        tmp_9_reg_3779[8 : 1] <= tmp_9_fu_2282_p3[8 : 1];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_0_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_0_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_0_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_0_address0 = 3'd4;
    end else begin
        C0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_0_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_0_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_0_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_0_address1 = 3'd4;
    end else begin
        C0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_0_ce0 = 1'b1;
    end else begin
        C0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_0_ce1 = 1'b1;
    end else begin
        C0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_0_d1 = reg_1521;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_0_d1 = tmp_18_cast_fu_2753_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_0_d1 = p_phi1_fu_2273_p3;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_0_d1 = p_phi17_fu_2248_p3;
    end else begin
        C0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_0_we1 = 1'b1;
    end else begin
        C0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_1_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_1_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_1_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_1_address0 = 3'd4;
    end else begin
        C0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_1_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_1_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_1_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_1_address1 = 3'd4;
    end else begin
        C0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_1_ce0 = 1'b1;
    end else begin
        C0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_1_ce1 = 1'b1;
    end else begin
        C0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_1_d1 = reg_1526;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_1_d1 = tmp_27_1_cast_fu_2758_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_1_d1 = grp_fu_889_p3;
    end else begin
        C0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_1_we1 = 1'b1;
    end else begin
        C0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_2_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_2_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_2_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_2_address0 = 3'd4;
    end else begin
        C0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_2_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_2_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_2_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_2_address1 = 3'd4;
    end else begin
        C0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_2_ce0 = 1'b1;
    end else begin
        C0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_2_ce1 = 1'b1;
    end else begin
        C0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_2_d1 = reg_1531;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_2_d1 = tmp_27_2_cast_fu_2763_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_2_d1 = grp_fu_912_p3;
    end else begin
        C0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_2_we1 = 1'b1;
    end else begin
        C0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_3_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_3_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_3_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_3_address0 = 3'd4;
    end else begin
        C0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_3_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_3_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_3_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_3_address1 = 3'd4;
    end else begin
        C0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_3_ce0 = 1'b1;
    end else begin
        C0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_3_ce1 = 1'b1;
    end else begin
        C0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_3_d1 = reg_1536;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_3_d1 = tmp_27_3_cast_fu_2768_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_3_d1 = grp_fu_935_p3;
    end else begin
        C0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_3_we1 = 1'b1;
    end else begin
        C0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_4_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_4_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_4_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_4_address0 = 3'd4;
    end else begin
        C0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_4_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_4_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_4_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_4_address1 = 3'd4;
    end else begin
        C0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_4_ce0 = 1'b1;
    end else begin
        C0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_4_ce1 = 1'b1;
    end else begin
        C0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_4_d1 = reg_1541;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_4_d1 = tmp_27_4_cast_fu_2773_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_4_d1 = grp_fu_958_p3;
    end else begin
        C0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_4_we1 = 1'b1;
    end else begin
        C0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_5_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_5_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_5_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_5_address0 = 3'd4;
    end else begin
        C0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_5_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_5_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_5_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_5_address1 = 3'd4;
    end else begin
        C0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_5_ce0 = 1'b1;
    end else begin
        C0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_5_ce1 = 1'b1;
    end else begin
        C0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_5_d1 = reg_1546;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_5_d1 = tmp_27_5_cast_fu_2778_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_5_d1 = grp_fu_981_p3;
    end else begin
        C0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_5_we1 = 1'b1;
    end else begin
        C0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_6_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_6_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_6_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_6_address0 = 3'd4;
    end else begin
        C0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_6_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_6_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_6_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_6_address1 = 3'd4;
    end else begin
        C0_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_6_ce0 = 1'b1;
    end else begin
        C0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_6_ce1 = 1'b1;
    end else begin
        C0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_6_d1 = reg_1551;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_6_d1 = tmp_27_6_cast_fu_2783_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_6_d1 = grp_fu_1004_p3;
    end else begin
        C0_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_6_we1 = 1'b1;
    end else begin
        C0_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_7_address0 = tmp_24_fu_2588_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_7_address0 = 3'd5;
    end else if (((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_7_address0 = tmp_20_fu_2220_p1;
    end else if (((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_7_address0 = 3'd4;
    end else begin
        C0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_7_address1 = tmp_14_fu_2798_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_7_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1))) begin
        C0_7_address1 = tmp_s_fu_2290_p1;
    end else if (((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C0_7_address1 = 3'd4;
    end else begin
        C0_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C0_7_ce0 = 1'b1;
    end else begin
        C0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_7_ce1 = 1'b1;
    end else begin
        C0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1))) begin
        C0_7_d1 = reg_1556;
    end else if (((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C0_7_d1 = tmp_27_7_cast_fu_2788_p1;
    end else if ((((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_7_d1 = grp_fu_1027_p3;
    end else begin
        C0_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (state_load_reg_3542 == 8'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        C0_7_we1 = 1'b1;
    end else begin
        C0_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_2456)) begin
            Pa_Data_1_data_in = tmp_53_fu_3537_p1;
        end else if ((1'b1 == ap_condition_2452)) begin
            Pa_Data_1_data_in = tmp_10_fu_3212_p1;
        end else if ((1'b1 == ap_condition_2448)) begin
            Pa_Data_1_data_in = tmp_59_fu_2903_p1;
        end else if ((1'b1 == ap_condition_2444)) begin
            Pa_Data_1_data_in = tmp_47_fu_2858_p1;
        end else if ((1'b1 == ap_condition_2440)) begin
            Pa_Data_1_data_in = tmp_50_fu_2748_p1;
        end else if ((1'b1 == ap_condition_2436)) begin
            Pa_Data_1_data_in = tmp_fu_2562_p1;
        end else if ((1'b1 == ap_condition_2432)) begin
            Pa_Data_1_data_in = tmp_56_fu_2393_p1;
        end else if ((1'b1 == ap_condition_2428)) begin
            Pa_Data_1_data_in = tmp_43_fu_2348_p1;
        end else begin
            Pa_Data_1_data_in = 'bx;
        end
    end else begin
        Pa_Data_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == Pa_Data_1_sel)) begin
        Pa_Data_1_data_out = Pa_Data_1_payload_B;
    end else begin
        Pa_Data_1_data_out = Pa_Data_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542_pp0_iter1_reg == 8'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542_pp0_iter1_reg == 8'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542_pp0_iter1_reg == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542_pp0_iter1_reg == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Pa_Data_1_vld_in = 1'b1;
    end else begin
        Pa_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542_pp0_iter1_reg == 8'd32) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542_pp0_iter1_reg == 8'd16) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542_pp0_iter1_reg == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542_pp0_iter1_reg == 8'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (state_load_reg_3542 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((state_load_reg_3542_pp0_iter1_reg == 8'd32) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542_pp0_iter1_reg == 8'd16) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542_pp0_iter1_reg == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542_pp0_iter1_reg == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Pa_Data_TDATA_blk_n = Pa_Data_1_state[1'd1];
    end else begin
        Pa_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd32) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd16) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        a_Data_0_ack_out = 1'b1;
    end else begin
        a_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a_Data_0_sel)) begin
        a_Data_0_data_out = a_Data_0_payload_B;
    end else begin
        a_Data_0_data_out = a_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((state_load_reg_3542 == 8'd32) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542 == 8'd16) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542 == 8'd8) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542 == 8'd4) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((state_load_reg_3542 == 8'd2) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (state_load_reg_3542 == 8'd1)))) begin
        a_Data_TDATA_blk_n = a_Data_0_state[1'd0];
    end else begin
        a_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Pa_Data_1_ack_in = Pa_Data_1_state[1'd1];

assign Pa_Data_1_ack_out = Pa_Data_TREADY;

assign Pa_Data_1_load_A = (~Pa_Data_1_sel_wr & Pa_Data_1_state_cmp_full);

assign Pa_Data_1_load_B = (Pa_Data_1_state_cmp_full & Pa_Data_1_sel_wr);

assign Pa_Data_1_sel = Pa_Data_1_sel_rd;

assign Pa_Data_1_state_cmp_full = ((Pa_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign Pa_Data_1_vld_out = Pa_Data_1_state[1'd0];

assign Pa_Data_TDATA = Pa_Data_1_data_out;

assign Pa_Data_TVALID = Pa_Data_1_state[1'd0];

assign a_Data_0_ack_in = a_Data_0_state[1'd1];

assign a_Data_0_load_A = (~a_Data_0_sel_wr & a_Data_0_state_cmp_full);

assign a_Data_0_load_B = (a_Data_0_state_cmp_full & a_Data_0_sel_wr);

assign a_Data_0_sel = a_Data_0_sel_rd;

assign a_Data_0_state_cmp_full = ((a_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a_Data_0_vld_in = a_Data_TVALID;

assign a_Data_0_vld_out = a_Data_0_state[1'd0];

assign a_Data_TREADY = a_Data_0_state[1'd1];

assign a_t0_Data_0_1_fu_2238_p1 = a_Data_0_data_out[15:0];

assign a_t0_Data_0_2_fu_2194_p1 = a_Data_0_data_out[15:0];

assign a_t0_Data_0_3_fu_2140_p1 = a_Data_0_data_out[15:0];

assign a_t0_Data_0_4_fu_1852_p1 = a_Data_0_data_out[15:0];

assign a_t0_Data_0_5_fu_1730_p1 = a_Data_0_data_out[15:0];

assign a_t0_Data_0_fu_2263_p1 = a_Data_0_data_out[15:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b0 == Pa_Data_1_ack_in) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b0 == Pa_Data_1_ack_in) | (1'b1 == ap_block_state5_io))) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b0 == Pa_Data_1_ack_in) | (1'b1 == ap_block_state5_io))) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((1'b1 == 1'b1) & (((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd32)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd16)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd8)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd4)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd2)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd32)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd16)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd8)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd4)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd2)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & (((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd32)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd16)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd8)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd4)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd2)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd1)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd32)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd16)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd8)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd4)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd2)) | ((1'b0 == a_Data_0_vld_out) & (state_load_reg_3542 == 8'd1)));
end

always @ (*) begin
    ap_block_state3_io = (((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542 == 8'd32)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542 == 8'd16)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542 == 8'd8)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542 == 8'd4)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd32)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd16)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd8)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd4)));
end

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = (((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd32)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd16)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd8)) | ((1'b0 == Pa_Data_1_ack_in) & (state_load_reg_3542_pp0_iter1_reg == 8'd4)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = (1'b0 == Pa_Data_1_ack_in);
end

always @ (*) begin
    ap_condition_2428 = ((1'b0 == ap_block_pp0_stage0_01001) & (state_load_reg_3542 == 8'd32) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2432 = ((1'b0 == ap_block_pp0_stage0_01001) & (state_load_reg_3542 == 8'd16) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2436 = ((1'b0 == ap_block_pp0_stage0_01001) & (state_load_reg_3542 == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2440 = ((1'b0 == ap_block_pp0_stage0_01001) & (state_load_reg_3542 == 8'd4) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2444 = ((1'b0 == ap_block_pp0_stage1_01001) & (state_load_reg_3542_pp0_iter1_reg == 8'd32) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2448 = ((1'b0 == ap_block_pp0_stage1_01001) & (state_load_reg_3542_pp0_iter1_reg == 8'd16) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2452 = ((1'b0 == ap_block_pp0_stage1_01001) & (state_load_reg_3542_pp0_iter1_reg == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2456 = ((1'b0 == ap_block_pp0_stage1_01001) & (state_load_reg_3542_pp0_iter1_reg == 8'd4) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2459 = ((1'b0 == ap_block_pp0_stage0_11001) & (state_load_load_fu_1715_p1 == 8'd32) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_498 = ((1'b0 == ap_block_pp0_stage1_11001) & (state_load_reg_3542 == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_1004_p3 = ((grp_fu_998_p2[0:0] === 1'b1) ? grp_fu_777_p4 : grp_fu_697_p4);

assign grp_fu_1013_p3 = grp_fu_1004_p3[32'd15];

assign grp_fu_1021_p2 = (($signed(grp_fu_707_p4) < $signed(grp_fu_787_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1027_p3 = ((grp_fu_1021_p2[0:0] === 1'b1) ? grp_fu_787_p4 : grp_fu_707_p4);

assign grp_fu_1036_p3 = grp_fu_1027_p3[32'd15];

assign grp_fu_1044_p3 = a_Data_0_data_out[32'd271];

assign grp_fu_1052_p3 = ((grp_fu_1044_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_797_p4);

assign grp_fu_1060_p3 = a_Data_0_data_out[32'd287];

assign grp_fu_1068_p3 = ((grp_fu_1060_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_807_p4);

assign grp_fu_1076_p3 = a_Data_0_data_out[32'd303];

assign grp_fu_1084_p3 = ((grp_fu_1076_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_817_p4);

assign grp_fu_1092_p3 = a_Data_0_data_out[32'd319];

assign grp_fu_1100_p3 = ((grp_fu_1092_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_827_p4);

assign grp_fu_1108_p3 = a_Data_0_data_out[32'd335];

assign grp_fu_1116_p3 = ((grp_fu_1108_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_837_p4);

assign grp_fu_1124_p3 = a_Data_0_data_out[32'd351];

assign grp_fu_1132_p3 = ((grp_fu_1124_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_847_p4);

assign grp_fu_1140_p3 = a_Data_0_data_out[32'd367];

assign grp_fu_1148_p3 = ((grp_fu_1140_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_857_p4);

assign grp_fu_1156_p3 = a_Data_0_data_out[32'd383];

assign grp_fu_1164_p3 = ((grp_fu_1156_p3[0:0] === 1'b1) ? 15'd0 : grp_fu_867_p4);

assign grp_fu_1172_p4 = {{a_Data_0_data_out[271:256]}};

assign grp_fu_1182_p4 = {{a_Data_0_data_out[287:272]}};

assign grp_fu_1192_p4 = {{a_Data_0_data_out[303:288]}};

assign grp_fu_1202_p4 = {{a_Data_0_data_out[319:304]}};

assign grp_fu_1212_p4 = {{a_Data_0_data_out[335:320]}};

assign grp_fu_1222_p4 = {{a_Data_0_data_out[351:336]}};

assign grp_fu_1232_p4 = {{a_Data_0_data_out[367:352]}};

assign grp_fu_1242_p4 = {{a_Data_0_data_out[383:368]}};

assign grp_fu_1252_p4 = {{a_Data_0_data_out[399:384]}};

assign grp_fu_1262_p4 = {{a_Data_0_data_out[415:400]}};

assign grp_fu_1272_p4 = {{a_Data_0_data_out[431:416]}};

assign grp_fu_1282_p4 = {{a_Data_0_data_out[447:432]}};

assign grp_fu_1292_p4 = {{a_Data_0_data_out[463:448]}};

assign grp_fu_1302_p4 = {{a_Data_0_data_out[479:464]}};

assign grp_fu_1312_p4 = {{a_Data_0_data_out[495:480]}};

assign grp_fu_1322_p4 = {{a_Data_0_data_out[511:496]}};

assign grp_fu_1332_p2 = (($signed(grp_fu_1172_p4) < $signed(grp_fu_1252_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1338_p3 = ((grp_fu_1332_p2[0:0] === 1'b1) ? grp_fu_1252_p4 : grp_fu_1172_p4);

assign grp_fu_1346_p2 = (($signed(grp_fu_1182_p4) < $signed(grp_fu_1262_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1352_p3 = ((grp_fu_1346_p2[0:0] === 1'b1) ? grp_fu_1262_p4 : grp_fu_1182_p4);

assign grp_fu_1360_p2 = (($signed(grp_fu_1192_p4) < $signed(grp_fu_1272_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1366_p3 = ((grp_fu_1360_p2[0:0] === 1'b1) ? grp_fu_1272_p4 : grp_fu_1192_p4);

assign grp_fu_1374_p2 = (($signed(grp_fu_1202_p4) < $signed(grp_fu_1282_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1380_p3 = ((grp_fu_1374_p2[0:0] === 1'b1) ? grp_fu_1282_p4 : grp_fu_1202_p4);

assign grp_fu_1388_p2 = (($signed(grp_fu_1212_p4) < $signed(grp_fu_1292_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1394_p3 = ((grp_fu_1388_p2[0:0] === 1'b1) ? grp_fu_1292_p4 : grp_fu_1212_p4);

assign grp_fu_1402_p2 = (($signed(grp_fu_1222_p4) < $signed(grp_fu_1302_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1408_p3 = ((grp_fu_1402_p2[0:0] === 1'b1) ? grp_fu_1302_p4 : grp_fu_1222_p4);

assign grp_fu_1416_p2 = (($signed(grp_fu_1232_p4) < $signed(grp_fu_1312_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1422_p3 = ((grp_fu_1416_p2[0:0] === 1'b1) ? grp_fu_1312_p4 : grp_fu_1232_p4);

assign grp_fu_1430_p2 = (($signed(grp_fu_1242_p4) < $signed(grp_fu_1322_p4)) ? 1'b1 : 1'b0);

assign grp_fu_1436_p3 = ((grp_fu_1430_p2[0:0] === 1'b1) ? grp_fu_1322_p4 : grp_fu_1242_p4);

assign grp_fu_1444_p2 = (8'd1 + column);

assign grp_fu_1455_p2 = ((grp_fu_1444_p2 == 8'd2) ? 1'b1 : 1'b0);

assign grp_fu_1561_p2 = (($signed(C0_1_q0) < $signed(reg_1493)) ? 1'b1 : 1'b0);

assign grp_fu_1567_p3 = ((grp_fu_1561_p2[0:0] === 1'b1) ? reg_1493 : C0_1_q0);

assign grp_fu_1575_p2 = (($signed(C0_2_q0) < $signed(reg_1497)) ? 1'b1 : 1'b0);

assign grp_fu_1581_p3 = ((grp_fu_1575_p2[0:0] === 1'b1) ? reg_1497 : C0_2_q0);

assign grp_fu_1589_p2 = (($signed(C0_3_q0) < $signed(reg_1501)) ? 1'b1 : 1'b0);

assign grp_fu_1595_p3 = ((grp_fu_1589_p2[0:0] === 1'b1) ? reg_1501 : C0_3_q0);

assign grp_fu_1603_p2 = (($signed(C0_4_q0) < $signed(reg_1505)) ? 1'b1 : 1'b0);

assign grp_fu_1609_p3 = ((grp_fu_1603_p2[0:0] === 1'b1) ? reg_1505 : C0_4_q0);

assign grp_fu_1617_p2 = (($signed(C0_5_q0) < $signed(reg_1509)) ? 1'b1 : 1'b0);

assign grp_fu_1623_p3 = ((grp_fu_1617_p2[0:0] === 1'b1) ? reg_1509 : C0_5_q0);

assign grp_fu_1631_p2 = (($signed(C0_6_q0) < $signed(reg_1513)) ? 1'b1 : 1'b0);

assign grp_fu_1637_p3 = ((grp_fu_1631_p2[0:0] === 1'b1) ? reg_1513 : C0_6_q0);

assign grp_fu_1645_p2 = (($signed(C0_7_q0) < $signed(reg_1517)) ? 1'b1 : 1'b0);

assign grp_fu_1651_p3 = ((grp_fu_1645_p2[0:0] === 1'b1) ? reg_1517 : C0_7_q0);

assign grp_fu_1659_p3 = grp_fu_1567_p3[32'd15];

assign grp_fu_1667_p3 = grp_fu_1581_p3[32'd15];

assign grp_fu_1675_p3 = grp_fu_1595_p3[32'd15];

assign grp_fu_1683_p3 = grp_fu_1609_p3[32'd15];

assign grp_fu_1691_p3 = grp_fu_1623_p3[32'd15];

assign grp_fu_1699_p3 = grp_fu_1637_p3[32'd15];

assign grp_fu_1707_p3 = grp_fu_1651_p3[32'd15];

assign grp_fu_647_p4 = {{a_Data_0_data_out[31:16]}};

assign grp_fu_657_p4 = {{a_Data_0_data_out[47:32]}};

assign grp_fu_667_p4 = {{a_Data_0_data_out[63:48]}};

assign grp_fu_677_p4 = {{a_Data_0_data_out[79:64]}};

assign grp_fu_687_p4 = {{a_Data_0_data_out[95:80]}};

assign grp_fu_697_p4 = {{a_Data_0_data_out[111:96]}};

assign grp_fu_707_p4 = {{a_Data_0_data_out[127:112]}};

assign grp_fu_717_p4 = {{a_Data_0_data_out[143:128]}};

assign grp_fu_727_p4 = {{a_Data_0_data_out[159:144]}};

assign grp_fu_737_p4 = {{a_Data_0_data_out[175:160]}};

assign grp_fu_747_p4 = {{a_Data_0_data_out[191:176]}};

assign grp_fu_757_p4 = {{a_Data_0_data_out[207:192]}};

assign grp_fu_767_p4 = {{a_Data_0_data_out[223:208]}};

assign grp_fu_777_p4 = {{a_Data_0_data_out[239:224]}};

assign grp_fu_787_p4 = {{a_Data_0_data_out[255:240]}};

assign grp_fu_797_p4 = {{a_Data_0_data_out[270:256]}};

assign grp_fu_807_p4 = {{a_Data_0_data_out[286:272]}};

assign grp_fu_817_p4 = {{a_Data_0_data_out[302:288]}};

assign grp_fu_827_p4 = {{a_Data_0_data_out[318:304]}};

assign grp_fu_837_p4 = {{a_Data_0_data_out[334:320]}};

assign grp_fu_847_p4 = {{a_Data_0_data_out[350:336]}};

assign grp_fu_857_p4 = {{a_Data_0_data_out[366:352]}};

assign grp_fu_867_p4 = {{a_Data_0_data_out[382:368]}};

assign grp_fu_883_p2 = (($signed(grp_fu_647_p4) < $signed(grp_fu_727_p4)) ? 1'b1 : 1'b0);

assign grp_fu_889_p3 = ((grp_fu_883_p2[0:0] === 1'b1) ? grp_fu_727_p4 : grp_fu_647_p4);

assign grp_fu_898_p3 = grp_fu_889_p3[32'd15];

assign grp_fu_906_p2 = (($signed(grp_fu_657_p4) < $signed(grp_fu_737_p4)) ? 1'b1 : 1'b0);

assign grp_fu_912_p3 = ((grp_fu_906_p2[0:0] === 1'b1) ? grp_fu_737_p4 : grp_fu_657_p4);

assign grp_fu_921_p3 = grp_fu_912_p3[32'd15];

assign grp_fu_929_p2 = (($signed(grp_fu_667_p4) < $signed(grp_fu_747_p4)) ? 1'b1 : 1'b0);

assign grp_fu_935_p3 = ((grp_fu_929_p2[0:0] === 1'b1) ? grp_fu_747_p4 : grp_fu_667_p4);

assign grp_fu_944_p3 = grp_fu_935_p3[32'd15];

assign grp_fu_952_p2 = (($signed(grp_fu_677_p4) < $signed(grp_fu_757_p4)) ? 1'b1 : 1'b0);

assign grp_fu_958_p3 = ((grp_fu_952_p2[0:0] === 1'b1) ? grp_fu_757_p4 : grp_fu_677_p4);

assign grp_fu_967_p3 = grp_fu_958_p3[32'd15];

assign grp_fu_975_p2 = (($signed(grp_fu_687_p4) < $signed(grp_fu_767_p4)) ? 1'b1 : 1'b0);

assign grp_fu_981_p3 = ((grp_fu_975_p2[0:0] === 1'b1) ? grp_fu_767_p4 : grp_fu_687_p4);

assign grp_fu_990_p3 = grp_fu_981_p3[32'd15];

assign grp_fu_998_p2 = (($signed(grp_fu_697_p4) < $signed(grp_fu_777_p4)) ? 1'b1 : 1'b0);

assign p_cast_cast_fu_2180_p3 = ((tmp_7_fu_2174_p2[0:0] === 1'b1) ? 8'd16 : 8'd1);

assign p_phi17_fu_2248_p3 = ((tmp_15_fu_2242_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_1_fu_2238_p1);

assign p_phi1_fu_2273_p3 = ((tmp_6_fu_2267_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_fu_2263_p1);

assign p_phi25_fu_2204_p3 = ((tmp_17_fu_2198_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_2_fu_2194_p1);

assign p_phi41_fu_2150_p3 = ((tmp_27_fu_2144_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_3_fu_2140_p1);

assign p_phi49_fu_1862_p3 = ((tmp_37_fu_1856_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_4_fu_1852_p1);

assign p_phi65_fu_1740_p3 = ((tmp_39_fu_1734_p2[0:0] === 1'b1) ? grp_fu_717_p4 : a_t0_Data_0_5_fu_1730_p1);

assign state_load_load_fu_1715_p1 = state;

assign tmp_100_1_cast_fu_2356_p1 = tmp_100_1_reg_3595;

assign tmp_100_1_fu_1956_p3 = ((grp_fu_898_p3[0:0] === 1'b1) ? 15'd0 : tmp_120_fu_1878_p1);

assign tmp_100_2_cast_fu_2359_p1 = tmp_100_2_reg_3600;

assign tmp_100_2_fu_1964_p3 = ((grp_fu_921_p3[0:0] === 1'b1) ? 15'd0 : tmp_122_fu_1886_p1);

assign tmp_100_3_cast_fu_2362_p1 = tmp_100_3_reg_3605;

assign tmp_100_3_fu_1972_p3 = ((grp_fu_944_p3[0:0] === 1'b1) ? 15'd0 : tmp_124_fu_1894_p1);

assign tmp_100_4_cast_fu_2365_p1 = tmp_100_4_reg_3610;

assign tmp_100_4_fu_1980_p3 = ((grp_fu_967_p3[0:0] === 1'b1) ? 15'd0 : tmp_126_fu_1902_p1);

assign tmp_100_5_cast_fu_2368_p1 = tmp_100_5_reg_3615;

assign tmp_100_5_fu_1988_p3 = ((grp_fu_990_p3[0:0] === 1'b1) ? 15'd0 : tmp_128_fu_1910_p1);

assign tmp_100_6_cast_fu_2371_p1 = tmp_100_6_reg_3620;

assign tmp_100_6_fu_1996_p3 = ((grp_fu_1013_p3[0:0] === 1'b1) ? 15'd0 : tmp_130_fu_1918_p1);

assign tmp_100_7_fu_2004_p3 = ((grp_fu_1036_p3[0:0] === 1'b1) ? 15'd0 : tmp_132_fu_1926_p1);

assign tmp_100_fu_3032_p1 = tmp_63_7_fu_3025_p3[14:0];

assign tmp_101_fu_2442_p3 = tmp_29_fu_2403_p3[32'd15];

assign tmp_103_1_cast_fu_3072_p1 = tmp_103_1_fu_3064_p3;

assign tmp_103_1_fu_3064_p3 = ((tmp_110_fu_3056_p3[0:0] === 1'b1) ? 15'd0 : tmp_88_fu_2936_p1);

assign tmp_103_2_cast_fu_3092_p1 = tmp_103_2_fu_3084_p3;

assign tmp_103_2_fu_3084_p3 = ((tmp_111_fu_3076_p3[0:0] === 1'b1) ? 15'd0 : tmp_90_fu_2952_p1);

assign tmp_103_3_cast_fu_3112_p1 = tmp_103_3_fu_3104_p3;

assign tmp_103_3_fu_3104_p3 = ((tmp_112_fu_3096_p3[0:0] === 1'b1) ? 15'd0 : tmp_92_fu_2968_p1);

assign tmp_103_4_cast_fu_3132_p1 = tmp_103_4_fu_3124_p3;

assign tmp_103_4_fu_3124_p3 = ((tmp_113_fu_3116_p3[0:0] === 1'b1) ? 15'd0 : tmp_94_fu_2984_p1);

assign tmp_103_5_cast_fu_3152_p1 = tmp_103_5_fu_3144_p3;

assign tmp_103_5_fu_3144_p3 = ((tmp_114_fu_3136_p3[0:0] === 1'b1) ? 15'd0 : tmp_96_fu_3000_p1);

assign tmp_103_6_cast_fu_3172_p1 = tmp_103_6_fu_3164_p3;

assign tmp_103_6_fu_3164_p3 = ((tmp_115_fu_3156_p3[0:0] === 1'b1) ? 15'd0 : tmp_98_fu_3016_p1);

assign tmp_103_7_fu_3184_p3 = ((tmp_116_fu_3176_p3[0:0] === 1'b1) ? 15'd0 : tmp_100_fu_3032_p1);

assign tmp_106_1_cast_fu_3397_p1 = tmp_106_1_fu_3389_p3;

assign tmp_106_1_fu_3389_p3 = ((tmp_168_fu_3381_p3[0:0] === 1'b1) ? 15'd0 : tmp_71_fu_3249_p1);

assign tmp_106_2_cast_fu_3417_p1 = tmp_106_2_fu_3409_p3;

assign tmp_106_2_fu_3409_p3 = ((tmp_169_fu_3401_p3[0:0] === 1'b1) ? 15'd0 : tmp_73_fu_3267_p1);

assign tmp_106_3_cast_fu_3437_p1 = tmp_106_3_fu_3429_p3;

assign tmp_106_3_fu_3429_p3 = ((tmp_170_fu_3421_p3[0:0] === 1'b1) ? 15'd0 : tmp_75_fu_3285_p1);

assign tmp_106_4_cast_fu_3457_p1 = tmp_106_4_fu_3449_p3;

assign tmp_106_4_fu_3449_p3 = ((tmp_171_fu_3441_p3[0:0] === 1'b1) ? 15'd0 : tmp_77_fu_3303_p1);

assign tmp_106_5_cast_fu_3477_p1 = tmp_106_5_fu_3469_p3;

assign tmp_106_5_fu_3469_p3 = ((tmp_172_fu_3461_p3[0:0] === 1'b1) ? 15'd0 : tmp_79_fu_3321_p1);

assign tmp_106_6_cast_fu_3497_p1 = tmp_106_6_fu_3489_p3;

assign tmp_106_6_fu_3489_p3 = ((tmp_173_fu_3481_p3[0:0] === 1'b1) ? 15'd0 : tmp_81_fu_3339_p1);

assign tmp_106_7_fu_3509_p3 = ((tmp_174_fu_3501_p3[0:0] === 1'b1) ? 15'd0 : tmp_83_fu_3357_p1);

assign tmp_109_1_cast_fu_2866_p1 = tmp_109_1_reg_3635;

assign tmp_109_1_fu_2036_p3 = ((tmp_184_fu_2028_p3[0:0] === 1'b1) ? 15'd0 : tmp_121_fu_1882_p1);

assign tmp_109_2_cast_fu_2869_p1 = tmp_109_2_reg_3640;

assign tmp_109_2_fu_2052_p3 = ((tmp_185_fu_2044_p3[0:0] === 1'b1) ? 15'd0 : tmp_123_fu_1890_p1);

assign tmp_109_3_cast_fu_2872_p1 = tmp_109_3_reg_3645;

assign tmp_109_3_fu_2068_p3 = ((tmp_186_fu_2060_p3[0:0] === 1'b1) ? 15'd0 : tmp_125_fu_1898_p1);

assign tmp_109_4_cast_fu_2875_p1 = tmp_109_4_reg_3650;

assign tmp_109_4_fu_2084_p3 = ((tmp_187_fu_2076_p3[0:0] === 1'b1) ? 15'd0 : tmp_127_fu_1906_p1);

assign tmp_109_5_cast_fu_2878_p1 = tmp_109_5_reg_3655;

assign tmp_109_5_fu_2100_p3 = ((tmp_188_fu_2092_p3[0:0] === 1'b1) ? 15'd0 : tmp_129_fu_1914_p1);

assign tmp_109_6_cast_fu_2881_p1 = tmp_109_6_reg_3660;

assign tmp_109_6_fu_2116_p3 = ((tmp_189_fu_2108_p3[0:0] === 1'b1) ? 15'd0 : tmp_131_fu_1922_p1);

assign tmp_109_7_fu_2132_p3 = ((tmp_190_fu_2124_p3[0:0] === 1'b1) ? 15'd0 : tmp_133_fu_1930_p1);

assign tmp_109_fu_3036_p3 = tmp_31_fu_2913_p3[32'd15];

assign tmp_10_fu_3212_p1 = tmp_35_fu_3192_p9;

assign tmp_110_fu_3056_p3 = tmp_63_1_fu_2929_p3[32'd15];

assign tmp_111_fu_3076_p3 = tmp_63_2_fu_2945_p3[32'd15];

assign tmp_112_fu_3096_p3 = tmp_63_3_fu_2961_p3[32'd15];

assign tmp_113_fu_3116_p3 = tmp_63_4_fu_2977_p3[32'd15];

assign tmp_114_fu_3136_p3 = tmp_63_5_fu_2993_p3[32'd15];

assign tmp_115_fu_3156_p3 = tmp_63_6_fu_3009_p3[32'd15];

assign tmp_116_fu_3176_p3 = tmp_63_7_fu_3025_p3[32'd15];

assign tmp_118_fu_1870_p1 = p_phi49_fu_1862_p3[14:0];

assign tmp_119_fu_1874_p1 = grp_fu_1338_p3[14:0];

assign tmp_120_fu_1878_p1 = grp_fu_889_p3[14:0];

assign tmp_121_fu_1882_p1 = grp_fu_1352_p3[14:0];

assign tmp_122_fu_1886_p1 = grp_fu_912_p3[14:0];

assign tmp_123_fu_1890_p1 = grp_fu_1366_p3[14:0];

assign tmp_124_fu_1894_p1 = grp_fu_935_p3[14:0];

assign tmp_125_fu_1898_p1 = grp_fu_1380_p3[14:0];

assign tmp_126_fu_1902_p1 = grp_fu_958_p3[14:0];

assign tmp_127_fu_1906_p1 = grp_fu_1394_p3[14:0];

assign tmp_128_fu_1910_p1 = grp_fu_981_p3[14:0];

assign tmp_129_fu_1914_p1 = grp_fu_1408_p3[14:0];

assign tmp_130_fu_1918_p1 = grp_fu_1004_p3[14:0];

assign tmp_131_fu_1922_p1 = grp_fu_1422_p3[14:0];

assign tmp_132_fu_1926_p1 = grp_fu_1027_p3[14:0];

assign tmp_133_fu_1930_p1 = grp_fu_1436_p3[14:0];

assign tmp_135_fu_1748_p1 = p_phi65_fu_1740_p3[14:0];

assign tmp_136_fu_1752_p3 = p_phi65_fu_1740_p3[32'd15];

assign tmp_137_fu_1768_p1 = grp_fu_889_p3[14:0];

assign tmp_139_fu_1780_p1 = grp_fu_912_p3[14:0];

assign tmp_13_fu_2793_p2 = (tmp_9_reg_3779 | 9'd1);

assign tmp_141_fu_1792_p1 = grp_fu_935_p3[14:0];

assign tmp_143_fu_1804_p1 = grp_fu_958_p3[14:0];

assign tmp_145_fu_1816_p1 = grp_fu_981_p3[14:0];

assign tmp_147_fu_1828_p1 = grp_fu_1004_p3[14:0];

assign tmp_149_fu_1840_p1 = grp_fu_1027_p3[14:0];

assign tmp_14_fu_2798_p1 = tmp_13_fu_2793_p2;

assign tmp_159_fu_2628_p3 = tmp_22_fu_2572_p3[32'd15];

assign tmp_15_fu_2242_p2 = (($signed(a_t0_Data_0_1_fu_2238_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_167_fu_3361_p3 = tmp_26_fu_3223_p3[32'd15];

assign tmp_168_fu_3381_p3 = tmp_49_1_fu_3241_p3[32'd15];

assign tmp_169_fu_3401_p3 = tmp_49_2_fu_3259_p3[32'd15];

assign tmp_170_fu_3421_p3 = tmp_49_3_fu_3277_p3[32'd15];

assign tmp_171_fu_3441_p3 = tmp_49_4_fu_3295_p3[32'd15];

assign tmp_172_fu_3461_p3 = tmp_49_5_fu_3313_p3[32'd15];

assign tmp_173_fu_3481_p3 = tmp_49_6_fu_3331_p3[32'd15];

assign tmp_174_fu_3501_p3 = tmp_49_7_fu_3349_p3[32'd15];

assign tmp_175_fu_1940_p3 = p_phi49_fu_1862_p3[32'd15];

assign tmp_17_fu_2198_p2 = (($signed(a_t0_Data_0_2_fu_2194_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_183_fu_2012_p3 = grp_fu_1338_p3[32'd15];

assign tmp_184_fu_2028_p3 = grp_fu_1352_p3[32'd15];

assign tmp_185_fu_2044_p3 = grp_fu_1366_p3[32'd15];

assign tmp_186_fu_2060_p3 = grp_fu_1380_p3[32'd15];

assign tmp_187_fu_2076_p3 = grp_fu_1394_p3[32'd15];

assign tmp_188_fu_2092_p3 = grp_fu_1408_p3[32'd15];

assign tmp_189_fu_2108_p3 = grp_fu_1422_p3[32'd15];

assign tmp_18_cast_fu_2753_p1 = reg_1461;

assign tmp_190_fu_2124_p3 = grp_fu_1436_p3[32'd15];

assign tmp_19_fu_2212_p3 = {{column}, {1'd0}};

assign tmp_20_fu_2220_p1 = tmp_19_fu_2212_p3;

assign tmp_21_fu_2567_p2 = (($signed(C0_0_q0) < $signed(p_phi25_reg_3724)) ? 1'b1 : 1'b0);

assign tmp_22_fu_2572_p3 = ((tmp_21_fu_2567_p2[0:0] === 1'b1) ? p_phi25_reg_3724 : C0_0_q0);

assign tmp_23_fu_2583_p2 = (tmp_19_reg_3730 | 9'd1);

assign tmp_24_fu_2588_p1 = tmp_23_fu_2583_p2;

assign tmp_25_fu_3217_p2 = (($signed(C0_0_q0) < $signed(reg_1521)) ? 1'b1 : 1'b0);

assign tmp_26_fu_3223_p3 = ((tmp_25_fu_3217_p2[0:0] === 1'b1) ? reg_1521 : C0_0_q0);

assign tmp_27_1_cast_fu_2758_p1 = reg_1465;

assign tmp_27_2_cast_fu_2763_p1 = reg_1469;

assign tmp_27_3_cast_fu_2768_p1 = reg_1473;

assign tmp_27_4_cast_fu_2773_p1 = reg_1477;

assign tmp_27_5_cast_fu_2778_p1 = reg_1481;

assign tmp_27_6_cast_fu_2783_p1 = reg_1485;

assign tmp_27_7_cast_fu_2788_p1 = reg_1489;

assign tmp_27_fu_2144_p2 = (($signed(a_t0_Data_0_3_fu_2140_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_28_fu_2398_p2 = (($signed(C0_0_q0) < $signed(p_phi41_reg_3718)) ? 1'b1 : 1'b0);

assign tmp_29_fu_2403_p3 = ((tmp_28_fu_2398_p2[0:0] === 1'b1) ? p_phi41_reg_3718 : C0_0_q0);

assign tmp_30_fu_2908_p2 = (($signed(C0_0_q0) < $signed(a_t0_Data_16_2_reg_3670)) ? 1'b1 : 1'b0);

assign tmp_31_fu_2913_p3 = ((tmp_30_fu_2908_p2[0:0] === 1'b1) ? a_t0_Data_16_2_reg_3670 : C0_0_q0);

assign tmp_32_fu_2450_p3 = ((tmp_101_fu_2442_p3[0:0] === 1'b1) ? 15'd0 : tmp_85_fu_2410_p1);

assign tmp_33_fu_2542_p9 = {{{{{{{{tmp_89_7_fu_2534_p3}, {tmp_89_6_cast_fu_2530_p1}}, {tmp_89_5_cast_fu_2518_p1}}, {tmp_89_4_cast_fu_2506_p1}}, {tmp_89_3_cast_fu_2494_p1}}, {tmp_89_2_cast_fu_2482_p1}}, {tmp_89_1_cast_fu_2470_p1}}, {tmp_36_cast_fu_2458_p1}};

assign tmp_34_fu_3044_p3 = ((tmp_109_fu_3036_p3[0:0] === 1'b1) ? 15'd0 : tmp_86_fu_2920_p1);

assign tmp_35_fu_3192_p9 = {{{{{{{{tmp_103_7_fu_3184_p3}, {tmp_103_6_cast_fu_3172_p1}}, {tmp_103_5_cast_fu_3152_p1}}, {tmp_103_4_cast_fu_3132_p1}}, {tmp_103_3_cast_fu_3112_p1}}, {tmp_103_2_cast_fu_3092_p1}}, {tmp_103_1_cast_fu_3072_p1}}, {tmp_38_cast_fu_3052_p1}};

assign tmp_36_cast_fu_2458_p1 = tmp_32_fu_2450_p3;

assign tmp_37_fu_1856_p2 = (($signed(a_t0_Data_0_4_fu_1852_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_38_cast_fu_3052_p1 = tmp_34_fu_3044_p3;

assign tmp_39_fu_1734_p2 = (($signed(a_t0_Data_0_5_fu_1730_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_40_fu_1760_p3 = ((tmp_136_fu_1752_p3[0:0] === 1'b1) ? 15'd0 : tmp_135_fu_1748_p1);

assign tmp_41_fu_2329_p9 = {{{{{{{{tmp_83_7_reg_3581}, {tmp_83_6_cast_fu_2326_p1}}, {tmp_83_5_cast_fu_2323_p1}}, {tmp_83_4_cast_fu_2320_p1}}, {tmp_83_3_cast_fu_2317_p1}}, {tmp_83_2_cast_fu_2314_p1}}, {tmp_83_1_cast_fu_2311_p1}}, {tmp_43_cast_fu_2308_p1}};

assign tmp_43_cast_fu_2308_p1 = tmp_40_reg_3546;

assign tmp_43_fu_2348_p1 = tmp_41_fu_2329_p9;

assign tmp_46_cast_fu_2810_p1 = reg_1461;

assign tmp_46_fu_2838_p9 = {{{{{{{{reg_1489}, {tmp_93_6_cast_fu_2834_p1}}, {tmp_93_5_cast_fu_2830_p1}}, {tmp_93_4_cast_fu_2826_p1}}, {tmp_93_3_cast_fu_2822_p1}}, {tmp_93_2_cast_fu_2818_p1}}, {tmp_93_1_cast_fu_2814_p1}}, {tmp_46_cast_fu_2810_p1}};

assign tmp_47_fu_2858_p1 = tmp_46_fu_2838_p9;

assign tmp_48_1_fu_3235_p2 = (($signed(C0_1_q0) < $signed(reg_1526)) ? 1'b1 : 1'b0);

assign tmp_48_2_fu_3253_p2 = (($signed(C0_2_q0) < $signed(reg_1531)) ? 1'b1 : 1'b0);

assign tmp_48_3_fu_3271_p2 = (($signed(C0_3_q0) < $signed(reg_1536)) ? 1'b1 : 1'b0);

assign tmp_48_4_fu_3289_p2 = (($signed(C0_4_q0) < $signed(reg_1541)) ? 1'b1 : 1'b0);

assign tmp_48_5_fu_3307_p2 = (($signed(C0_5_q0) < $signed(reg_1546)) ? 1'b1 : 1'b0);

assign tmp_48_6_fu_3325_p2 = (($signed(C0_6_q0) < $signed(reg_1551)) ? 1'b1 : 1'b0);

assign tmp_48_7_fu_3343_p2 = (($signed(C0_7_q0) < $signed(reg_1556)) ? 1'b1 : 1'b0);

assign tmp_49_1_fu_3241_p3 = ((tmp_48_1_fu_3235_p2[0:0] === 1'b1) ? reg_1526 : C0_1_q0);

assign tmp_49_2_fu_3259_p3 = ((tmp_48_2_fu_3253_p2[0:0] === 1'b1) ? reg_1531 : C0_2_q0);

assign tmp_49_3_fu_3277_p3 = ((tmp_48_3_fu_3271_p2[0:0] === 1'b1) ? reg_1536 : C0_3_q0);

assign tmp_49_4_fu_3295_p3 = ((tmp_48_4_fu_3289_p2[0:0] === 1'b1) ? reg_1541 : C0_4_q0);

assign tmp_49_5_fu_3313_p3 = ((tmp_48_5_fu_3307_p2[0:0] === 1'b1) ? reg_1546 : C0_5_q0);

assign tmp_49_6_fu_3331_p3 = ((tmp_48_6_fu_3325_p2[0:0] === 1'b1) ? reg_1551 : C0_6_q0);

assign tmp_49_7_fu_3349_p3 = ((tmp_48_7_fu_3343_p2[0:0] === 1'b1) ? reg_1556 : C0_7_q0);

assign tmp_49_cast_fu_2644_p1 = tmp_49_fu_2636_p3;

assign tmp_49_fu_2636_p3 = ((tmp_159_fu_2628_p3[0:0] === 1'b1) ? 15'd0 : tmp_68_fu_2579_p1);

assign tmp_50_fu_2748_p1 = tmp_60_fu_2728_p9;

assign tmp_52_cast_fu_3377_p1 = tmp_52_fu_3369_p3;

assign tmp_52_fu_3369_p3 = ((tmp_167_fu_3361_p3[0:0] === 1'b1) ? 15'd0 : tmp_69_fu_3231_p1);

assign tmp_53_fu_3537_p1 = tmp_61_fu_3517_p9;

assign tmp_55_cast_fu_2353_p1 = tmp_55_reg_3590;

assign tmp_55_fu_1948_p3 = ((tmp_175_fu_1940_p3[0:0] === 1'b1) ? 15'd0 : tmp_118_fu_1870_p1);

assign tmp_56_fu_2393_p1 = tmp_62_fu_2374_p9;

assign tmp_58_cast_fu_2863_p1 = tmp_58_reg_3630;

assign tmp_58_fu_2020_p3 = ((tmp_183_fu_2012_p3[0:0] === 1'b1) ? 15'd0 : tmp_119_fu_1874_p1);

assign tmp_59_fu_2903_p1 = tmp_63_fu_2884_p9;

assign tmp_5_fu_2162_p2 = (8'd1 + row);

assign tmp_60_fu_2728_p9 = {{{{{{{{tmp_97_7_fu_2720_p3}, {tmp_97_6_cast_fu_2716_p1}}, {tmp_97_5_cast_fu_2704_p1}}, {tmp_97_4_cast_fu_2692_p1}}, {tmp_97_3_cast_fu_2680_p1}}, {tmp_97_2_cast_fu_2668_p1}}, {tmp_97_1_cast_fu_2656_p1}}, {tmp_49_cast_fu_2644_p1}};

assign tmp_61_fu_3517_p9 = {{{{{{{{tmp_106_7_fu_3509_p3}, {tmp_106_6_cast_fu_3497_p1}}, {tmp_106_5_cast_fu_3477_p1}}, {tmp_106_4_cast_fu_3457_p1}}, {tmp_106_3_cast_fu_3437_p1}}, {tmp_106_2_cast_fu_3417_p1}}, {tmp_106_1_cast_fu_3397_p1}}, {tmp_52_cast_fu_3377_p1}};

assign tmp_62_1_fu_2924_p2 = (($signed(C0_1_q0) < $signed(a_t0_Data_17_2_reg_3676)) ? 1'b1 : 1'b0);

assign tmp_62_2_fu_2940_p2 = (($signed(C0_2_q0) < $signed(a_t0_Data_18_2_reg_3682)) ? 1'b1 : 1'b0);

assign tmp_62_3_fu_2956_p2 = (($signed(C0_3_q0) < $signed(a_t0_Data_19_2_reg_3688)) ? 1'b1 : 1'b0);

assign tmp_62_4_fu_2972_p2 = (($signed(C0_4_q0) < $signed(a_t0_Data_20_2_reg_3694)) ? 1'b1 : 1'b0);

assign tmp_62_5_fu_2988_p2 = (($signed(C0_5_q0) < $signed(a_t0_Data_21_2_reg_3700)) ? 1'b1 : 1'b0);

assign tmp_62_6_fu_3004_p2 = (($signed(C0_6_q0) < $signed(a_t0_Data_22_2_reg_3706)) ? 1'b1 : 1'b0);

assign tmp_62_7_fu_3020_p2 = (($signed(C0_7_q0) < $signed(a_t0_Data_23_2_reg_3712)) ? 1'b1 : 1'b0);

assign tmp_62_fu_2374_p9 = {{{{{{{{tmp_100_7_reg_3625}, {tmp_100_6_cast_fu_2371_p1}}, {tmp_100_5_cast_fu_2368_p1}}, {tmp_100_4_cast_fu_2365_p1}}, {tmp_100_3_cast_fu_2362_p1}}, {tmp_100_2_cast_fu_2359_p1}}, {tmp_100_1_cast_fu_2356_p1}}, {tmp_55_cast_fu_2353_p1}};

assign tmp_63_1_fu_2929_p3 = ((tmp_62_1_fu_2924_p2[0:0] === 1'b1) ? a_t0_Data_17_2_reg_3676 : C0_1_q0);

assign tmp_63_2_fu_2945_p3 = ((tmp_62_2_fu_2940_p2[0:0] === 1'b1) ? a_t0_Data_18_2_reg_3682 : C0_2_q0);

assign tmp_63_3_fu_2961_p3 = ((tmp_62_3_fu_2956_p2[0:0] === 1'b1) ? a_t0_Data_19_2_reg_3688 : C0_3_q0);

assign tmp_63_4_fu_2977_p3 = ((tmp_62_4_fu_2972_p2[0:0] === 1'b1) ? a_t0_Data_20_2_reg_3694 : C0_4_q0);

assign tmp_63_5_fu_2993_p3 = ((tmp_62_5_fu_2988_p2[0:0] === 1'b1) ? a_t0_Data_21_2_reg_3700 : C0_5_q0);

assign tmp_63_6_fu_3009_p3 = ((tmp_62_6_fu_3004_p2[0:0] === 1'b1) ? a_t0_Data_22_2_reg_3706 : C0_6_q0);

assign tmp_63_7_fu_3025_p3 = ((tmp_62_7_fu_3020_p2[0:0] === 1'b1) ? a_t0_Data_23_2_reg_3712 : C0_7_q0);

assign tmp_63_fu_2884_p9 = {{{{{{{{tmp_109_7_reg_3665}, {tmp_109_6_cast_fu_2881_p1}}, {tmp_109_5_cast_fu_2878_p1}}, {tmp_109_4_cast_fu_2875_p1}}, {tmp_109_3_cast_fu_2872_p1}}, {tmp_109_2_cast_fu_2869_p1}}, {tmp_109_1_cast_fu_2866_p1}}, {tmp_58_cast_fu_2863_p1}};

assign tmp_68_fu_2579_p1 = tmp_22_fu_2572_p3[14:0];

assign tmp_69_fu_3231_p1 = tmp_26_fu_3223_p3[14:0];

assign tmp_6_fu_2267_p2 = (($signed(a_t0_Data_0_fu_2263_p1) < $signed(grp_fu_717_p4)) ? 1'b1 : 1'b0);

assign tmp_70_fu_2600_p1 = grp_fu_1567_p3[14:0];

assign tmp_71_fu_3249_p1 = tmp_49_1_fu_3241_p3[14:0];

assign tmp_72_fu_2604_p1 = grp_fu_1581_p3[14:0];

assign tmp_73_fu_3267_p1 = tmp_49_2_fu_3259_p3[14:0];

assign tmp_74_fu_2608_p1 = grp_fu_1595_p3[14:0];

assign tmp_75_fu_3285_p1 = tmp_49_3_fu_3277_p3[14:0];

assign tmp_76_fu_2612_p1 = grp_fu_1609_p3[14:0];

assign tmp_77_fu_3303_p1 = tmp_49_4_fu_3295_p3[14:0];

assign tmp_78_fu_2616_p1 = grp_fu_1623_p3[14:0];

assign tmp_79_fu_3321_p1 = tmp_49_5_fu_3313_p3[14:0];

assign tmp_7_fu_2174_p2 = ((tmp_5_fu_2162_p2 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_80_fu_2620_p1 = grp_fu_1637_p3[14:0];

assign tmp_81_fu_3339_p1 = tmp_49_6_fu_3331_p3[14:0];

assign tmp_82_fu_2624_p1 = grp_fu_1651_p3[14:0];

assign tmp_83_1_cast_fu_2311_p1 = tmp_83_1_reg_3551;

assign tmp_83_1_fu_1772_p3 = ((grp_fu_898_p3[0:0] === 1'b1) ? 15'd0 : tmp_137_fu_1768_p1);

assign tmp_83_2_cast_fu_2314_p1 = tmp_83_2_reg_3556;

assign tmp_83_2_fu_1784_p3 = ((grp_fu_921_p3[0:0] === 1'b1) ? 15'd0 : tmp_139_fu_1780_p1);

assign tmp_83_3_cast_fu_2317_p1 = tmp_83_3_reg_3561;

assign tmp_83_3_fu_1796_p3 = ((grp_fu_944_p3[0:0] === 1'b1) ? 15'd0 : tmp_141_fu_1792_p1);

assign tmp_83_4_cast_fu_2320_p1 = tmp_83_4_reg_3566;

assign tmp_83_4_fu_1808_p3 = ((grp_fu_967_p3[0:0] === 1'b1) ? 15'd0 : tmp_143_fu_1804_p1);

assign tmp_83_5_cast_fu_2323_p1 = tmp_83_5_reg_3571;

assign tmp_83_5_fu_1820_p3 = ((grp_fu_990_p3[0:0] === 1'b1) ? 15'd0 : tmp_145_fu_1816_p1);

assign tmp_83_6_cast_fu_2326_p1 = tmp_83_6_reg_3576;

assign tmp_83_6_fu_1832_p3 = ((grp_fu_1013_p3[0:0] === 1'b1) ? 15'd0 : tmp_147_fu_1828_p1);

assign tmp_83_7_fu_1844_p3 = ((grp_fu_1036_p3[0:0] === 1'b1) ? 15'd0 : tmp_149_fu_1840_p1);

assign tmp_83_fu_3357_p1 = tmp_49_7_fu_3349_p3[14:0];

assign tmp_85_fu_2410_p1 = tmp_29_fu_2403_p3[14:0];

assign tmp_86_fu_2920_p1 = tmp_31_fu_2913_p3[14:0];

assign tmp_87_fu_2414_p1 = grp_fu_1567_p3[14:0];

assign tmp_88_fu_2936_p1 = tmp_63_1_fu_2929_p3[14:0];

assign tmp_89_1_cast_fu_2470_p1 = tmp_89_1_fu_2462_p3;

assign tmp_89_1_fu_2462_p3 = ((grp_fu_1659_p3[0:0] === 1'b1) ? 15'd0 : tmp_87_fu_2414_p1);

assign tmp_89_2_cast_fu_2482_p1 = tmp_89_2_fu_2474_p3;

assign tmp_89_2_fu_2474_p3 = ((grp_fu_1667_p3[0:0] === 1'b1) ? 15'd0 : tmp_89_fu_2418_p1);

assign tmp_89_3_cast_fu_2494_p1 = tmp_89_3_fu_2486_p3;

assign tmp_89_3_fu_2486_p3 = ((grp_fu_1675_p3[0:0] === 1'b1) ? 15'd0 : tmp_91_fu_2422_p1);

assign tmp_89_4_cast_fu_2506_p1 = tmp_89_4_fu_2498_p3;

assign tmp_89_4_fu_2498_p3 = ((grp_fu_1683_p3[0:0] === 1'b1) ? 15'd0 : tmp_93_fu_2426_p1);

assign tmp_89_5_cast_fu_2518_p1 = tmp_89_5_fu_2510_p3;

assign tmp_89_5_fu_2510_p3 = ((grp_fu_1691_p3[0:0] === 1'b1) ? 15'd0 : tmp_95_fu_2430_p1);

assign tmp_89_6_cast_fu_2530_p1 = tmp_89_6_fu_2522_p3;

assign tmp_89_6_fu_2522_p3 = ((grp_fu_1699_p3[0:0] === 1'b1) ? 15'd0 : tmp_97_fu_2434_p1);

assign tmp_89_7_fu_2534_p3 = ((grp_fu_1707_p3[0:0] === 1'b1) ? 15'd0 : tmp_99_fu_2438_p1);

assign tmp_89_fu_2418_p1 = grp_fu_1581_p3[14:0];

assign tmp_90_fu_2952_p1 = tmp_63_2_fu_2945_p3[14:0];

assign tmp_91_fu_2422_p1 = grp_fu_1595_p3[14:0];

assign tmp_92_fu_2968_p1 = tmp_63_3_fu_2961_p3[14:0];

assign tmp_93_1_cast_fu_2814_p1 = reg_1465;

assign tmp_93_2_cast_fu_2818_p1 = reg_1469;

assign tmp_93_3_cast_fu_2822_p1 = reg_1473;

assign tmp_93_4_cast_fu_2826_p1 = reg_1477;

assign tmp_93_5_cast_fu_2830_p1 = reg_1481;

assign tmp_93_6_cast_fu_2834_p1 = reg_1485;

assign tmp_93_fu_2426_p1 = grp_fu_1609_p3[14:0];

assign tmp_94_fu_2984_p1 = tmp_63_4_fu_2977_p3[14:0];

assign tmp_95_fu_2430_p1 = grp_fu_1623_p3[14:0];

assign tmp_96_fu_3000_p1 = tmp_63_5_fu_2993_p3[14:0];

assign tmp_97_1_cast_fu_2656_p1 = tmp_97_1_fu_2648_p3;

assign tmp_97_1_fu_2648_p3 = ((grp_fu_1659_p3[0:0] === 1'b1) ? 15'd0 : tmp_70_fu_2600_p1);

assign tmp_97_2_cast_fu_2668_p1 = tmp_97_2_fu_2660_p3;

assign tmp_97_2_fu_2660_p3 = ((grp_fu_1667_p3[0:0] === 1'b1) ? 15'd0 : tmp_72_fu_2604_p1);

assign tmp_97_3_cast_fu_2680_p1 = tmp_97_3_fu_2672_p3;

assign tmp_97_3_fu_2672_p3 = ((grp_fu_1675_p3[0:0] === 1'b1) ? 15'd0 : tmp_74_fu_2608_p1);

assign tmp_97_4_cast_fu_2692_p1 = tmp_97_4_fu_2684_p3;

assign tmp_97_4_fu_2684_p3 = ((grp_fu_1683_p3[0:0] === 1'b1) ? 15'd0 : tmp_76_fu_2612_p1);

assign tmp_97_5_cast_fu_2704_p1 = tmp_97_5_fu_2696_p3;

assign tmp_97_5_fu_2696_p3 = ((grp_fu_1691_p3[0:0] === 1'b1) ? 15'd0 : tmp_78_fu_2616_p1);

assign tmp_97_6_cast_fu_2716_p1 = tmp_97_6_fu_2708_p3;

assign tmp_97_6_fu_2708_p3 = ((grp_fu_1699_p3[0:0] === 1'b1) ? 15'd0 : tmp_80_fu_2620_p1);

assign tmp_97_7_fu_2720_p3 = ((grp_fu_1707_p3[0:0] === 1'b1) ? 15'd0 : tmp_82_fu_2624_p1);

assign tmp_97_fu_2434_p1 = grp_fu_1637_p3[14:0];

assign tmp_98_fu_3016_p1 = tmp_63_6_fu_3009_p3[14:0];

assign tmp_99_fu_2438_p1 = grp_fu_1651_p3[14:0];

assign tmp_9_fu_2282_p3 = {{column}, {1'd0}};

assign tmp_fu_2562_p1 = tmp_33_fu_2542_p9;

assign tmp_s_fu_2290_p1 = tmp_9_fu_2282_p3;

always @ (posedge ap_clk) begin
    state[7:6] <= 2'b00;
    state_load_reg_3542[7:6] <= 2'b00;
    state_load_reg_3542_pp0_iter1_reg[7:6] <= 2'b00;
    tmp_19_reg_3730[0] <= 1'b0;
    tmp_9_reg_3779[0] <= 1'b0;
end

endmodule //Layer2_Pooling
