Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/407-426/J5/test1_isim_beh.exe -prj D:/407-426/J5/test1_beh.prj work.test1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/407-426/J5/HalfAdder.vhd" into library work
Parsing VHDL file "D:/407-426/J5/FullAdder.vhd" into library work
Parsing VHDL file "D:/407-426/J5/fourbitmulti.vhd" into library work
Parsing VHDL file "D:/407-426/J5/FourBitLine.vhd" into library work
Parsing VHDL file "D:/407-426/J5/NormalMultiplier.vhd" into library work
Parsing VHDL file "D:/407-426/J5/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fourbitmulti [fourbitmulti_default]
Compiling package numeric_std
Compiling architecture rtl of entity HalfAdder [halfadder_default]
Compiling architecture gate_level of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity FourBitLine [fourbitline_default]
Compiling architecture behavioral of entity NormalMultiplier [normalmultiplier_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/407-426/J5/test1_isim_beh.exe
Fuse Memory Usage: 36860 KB
Fuse CPU Usage: 374 ms
