ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Apr 20, 2022 at 22:50:13 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/testfixture.sv' is newer than expected.
	expected: Wed Apr 20 22:39:19 2022
	actual:   Wed Apr 20 22:50:06 2022
file: ../rtl/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x2e7418a2>
			streams:  53, words: 117319
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              238     238
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           27      27
		Initial blocks:           9       9
		Parallel blocks:          3       3
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'wave.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
The dog is coming, shutdown
Simulation complete via $finish(1) at time 300 US + 0
../rtl/testfixture.sv:567   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Apr 20, 2022 at 22:50:16 CST  (total: 00:00:03)
