<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit.load.0" VarName="_ZGVZ21interleave_manual_rndPA640_A3_6ap_intILi8EEPA213_S1_bE1x" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt; (*) [640][3], ap_int&lt;8&gt; (*) [213][3], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb7.store.3" VarName="_ZGVZ21interleave_manual_rndPA640_A3_6ap_intILi8EEPA213_S1_bE1x" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt; (*) [640][3], ap_int&lt;8&gt; (*) [213][3], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:32:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb13.store.6" VarName="_ZZ21interleave_manual_rndPA640_A3_6ap_intILi8EEPA213_S1_bE1x.2" LoopLoc="../src/interleave_manual_rnd.cpp:32:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt; (*) [640][3], ap_int&lt;8&gt; (*) [213][3], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:32:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb12.store.6" VarName="_ZZ21interleave_manual_rndPA640_A3_6ap_intILi8EEPA213_S1_bE1x.1" LoopLoc="../src/interleave_manual_rnd.cpp:32:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt; (*) [640][3], ap_int&lt;8&gt; (*) [213][3], bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../src/interleave_manual_rnd.cpp:32:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb11.store.6" VarName="_ZZ21interleave_manual_rndPA640_A3_6ap_intILi8EEPA213_S1_bE1x.0" LoopLoc="../src/interleave_manual_rnd.cpp:32:5" LoopName="LOAD" ParentFunc="interleave_manual_rnd(ap_int&lt;8&gt; (*) [640][3], ap_int&lt;8&gt; (*) [213][3], bool)"/>
</VitisHLS:BurstInfo>

