
charIOT-Key-C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a8  0800f0e0  0800f0e0  0001f0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f988  0800f988  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f988  0800f988  0001f988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f990  0800f990  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f990  0800f990  0001f990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f994  0800f994  0001f994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800f998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cec  200000a8  0800fa40  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003d94  0800fa40  00023d94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000690de  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006223  00000000  00000000  000891b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004838  00000000  00000000  0008f3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00004590  00000000  00000000  00093c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005d72  00000000  00000000  000981a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000325f2  00000000  00000000  0009df1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010459f  00000000  00000000  000d050c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d4aab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00014684  00000000  00000000  001d4afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f0c4 	.word	0x0800f0c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	0800f0c4 	.word	0x0800f0c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <u8g2_ClearBuffer>:
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	7c1b      	ldrb	r3, [r3, #16]
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	fb02 f303 	mul.w	r3, r2, r3
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f00c f8f8 	bl	800d0d0 <memset>
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <u8g2_send_tile_row>:
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af02      	add	r7, sp, #8
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	70bb      	strb	r3, [r7, #2]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	7c1b      	ldrb	r3, [r3, #16]
 8000efe:	73fb      	strb	r3, [r7, #15]
 8000f00:	78fb      	ldrb	r3, [r7, #3]
 8000f02:	81bb      	strh	r3, [r7, #12]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	89ba      	ldrh	r2, [r7, #12]
 8000f10:	fb12 f303 	smulbb	r3, r2, r3
 8000f14:	81bb      	strh	r3, [r7, #12]
 8000f16:	89bb      	ldrh	r3, [r7, #12]
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	81bb      	strh	r3, [r7, #12]
 8000f1c:	89bb      	ldrh	r3, [r7, #12]
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	4413      	add	r3, r2
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	7bf9      	ldrb	r1, [r7, #15]
 8000f26:	78ba      	ldrb	r2, [r7, #2]
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	2100      	movs	r1, #0
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f001 fc96 	bl	8002862 <u8x8_DrawTile>
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <u8g2_send_buffer>:
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b084      	sub	sp, #16
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	2300      	movs	r3, #0
 8000f48:	73fb      	strb	r3, [r7, #15]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000f50:	737b      	strb	r3, [r7, #13]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000f58:	73bb      	strb	r3, [r7, #14]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	7c5b      	ldrb	r3, [r3, #17]
 8000f60:	733b      	strb	r3, [r7, #12]
 8000f62:	7bba      	ldrb	r2, [r7, #14]
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	4619      	mov	r1, r3
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ffbd 	bl	8000ee8 <u8g2_send_tile_row>
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	3301      	adds	r3, #1
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	7bbb      	ldrb	r3, [r7, #14]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73bb      	strb	r3, [r7, #14]
 8000f7a:	7bfa      	ldrb	r2, [r7, #15]
 8000f7c:	7b7b      	ldrb	r3, [r7, #13]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d203      	bcs.n	8000f8a <u8g2_send_buffer+0x4c>
 8000f82:	7bba      	ldrb	r2, [r7, #14]
 8000f84:	7b3b      	ldrb	r3, [r7, #12]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d3eb      	bcc.n	8000f62 <u8g2_send_buffer+0x24>
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <u8g2_SendBuffer>:
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffcf 	bl	8000f3e <u8g2_send_buffer>
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f001 fcaf 	bl	8002904 <u8x8_RefreshDisplay>
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <u8g2_SetBufferCurrTileRow>:
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70fb      	strb	r3, [r7, #3]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	78fa      	ldrb	r2, [r7, #3]
 8000fbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	4798      	blx	r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	4798      	blx	r3
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <u8g2_FirstPage>:
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d002      	beq.n	8000ff6 <u8g2_FirstPage+0x18>
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ff5b 	bl	8000eac <u8g2_ClearBuffer>
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ffd8 	bl	8000fae <u8g2_SetBufferCurrTileRow>
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <u8g2_NextPage>:
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff ff95 	bl	8000f3e <u8g2_send_buffer>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800101a:	73fb      	strb	r3, [r7, #15]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4413      	add	r3, r2
 8001026:	73fb      	strb	r3, [r7, #15]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	7c5b      	ldrb	r3, [r3, #17]
 800102e:	7bfa      	ldrb	r2, [r7, #15]
 8001030:	429a      	cmp	r2, r3
 8001032:	d304      	bcc.n	800103e <u8g2_NextPage+0x38>
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f001 fc65 	bl	8002904 <u8x8_RefreshDisplay>
 800103a:	2300      	movs	r3, #0
 800103c:	e00d      	b.n	800105a <u8g2_NextPage+0x54>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001044:	2b00      	cmp	r3, #0
 8001046:	d002      	beq.n	800104e <u8g2_NextPage+0x48>
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ff2f 	bl	8000eac <u8g2_ClearBuffer>
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ffab 	bl	8000fae <u8g2_SetBufferCurrTileRow>
 8001058:	2301      	movs	r3, #1
 800105a:	4618      	mov	r0, r3
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <u8g2_ClearDisplay>:
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffb7 	bl	8000fde <u8g2_FirstPage>
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ffc8 	bl	8001006 <u8g2_NextPage>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1f9      	bne.n	8001070 <u8g2_ClearDisplay+0xe>
 800107c:	2100      	movs	r1, #0
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff95 	bl	8000fae <u8g2_SetBufferCurrTileRow>
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <u8g2_m_16_4_f>:
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2204      	movs	r2, #4
 8001098:	701a      	strb	r2, [r3, #0]
 800109a:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <u8g2_m_16_4_f+0x1c>)
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	200000c4 	.word	0x200000c4

080010ac <u8g2_Setup_ssd1305_i2c_128x32_noname_f>:
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
 80010b8:	603b      	str	r3, [r7, #0]
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a0b      	ldr	r2, [pc, #44]	; (80010f0 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x44>)
 80010c2:	490c      	ldr	r1, [pc, #48]	; (80010f4 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x48>)
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f001 fc7d 	bl	80029c4 <u8x8_Setup>
 80010ca:	f107 0313 	add.w	r3, r7, #19
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ffdc 	bl	800108c <u8g2_m_16_4_f>
 80010d4:	6178      	str	r0, [r7, #20]
 80010d6:	7cfa      	ldrb	r2, [r7, #19]
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x4c>)
 80010de:	6979      	ldr	r1, [r7, #20]
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f000 ffc4 	bl	800206e <u8g2_SetupBuffer>
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	08002559 	.word	0x08002559
 80010f4:	08002719 	.word	0x08002719
 80010f8:	08001ef1 	.word	0x08001ef1

080010fc <u8g2_font_get_byte>:
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <u8g2_font_get_word>:
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	81fb      	strh	r3, [r7, #14]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3301      	adds	r3, #1
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	89fb      	ldrh	r3, [r7, #14]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	81fb      	strh	r3, [r7, #14]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b29a      	uxth	r2, r3
 800114c:	89fb      	ldrh	r3, [r7, #14]
 800114e:	4413      	add	r3, r2
 8001150:	81fb      	strh	r3, [r7, #14]
 8001152:	89fb      	ldrh	r3, [r7, #14]
 8001154:	4618      	mov	r0, r3
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <u8g2_read_font_info>:
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	2100      	movs	r1, #0
 800116c:	6838      	ldr	r0, [r7, #0]
 800116e:	f7ff ffc5 	bl	80010fc <u8g2_font_get_byte>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	701a      	strb	r2, [r3, #0]
 800117a:	2101      	movs	r1, #1
 800117c:	6838      	ldr	r0, [r7, #0]
 800117e:	f7ff ffbd 	bl	80010fc <u8g2_font_get_byte>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	705a      	strb	r2, [r3, #1]
 800118a:	2102      	movs	r1, #2
 800118c:	6838      	ldr	r0, [r7, #0]
 800118e:	f7ff ffb5 	bl	80010fc <u8g2_font_get_byte>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	709a      	strb	r2, [r3, #2]
 800119a:	2103      	movs	r1, #3
 800119c:	6838      	ldr	r0, [r7, #0]
 800119e:	f7ff ffad 	bl	80010fc <u8g2_font_get_byte>
 80011a2:	4603      	mov	r3, r0
 80011a4:	461a      	mov	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	70da      	strb	r2, [r3, #3]
 80011aa:	2104      	movs	r1, #4
 80011ac:	6838      	ldr	r0, [r7, #0]
 80011ae:	f7ff ffa5 	bl	80010fc <u8g2_font_get_byte>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	711a      	strb	r2, [r3, #4]
 80011ba:	2105      	movs	r1, #5
 80011bc:	6838      	ldr	r0, [r7, #0]
 80011be:	f7ff ff9d 	bl	80010fc <u8g2_font_get_byte>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	715a      	strb	r2, [r3, #5]
 80011ca:	2106      	movs	r1, #6
 80011cc:	6838      	ldr	r0, [r7, #0]
 80011ce:	f7ff ff95 	bl	80010fc <u8g2_font_get_byte>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	719a      	strb	r2, [r3, #6]
 80011da:	2107      	movs	r1, #7
 80011dc:	6838      	ldr	r0, [r7, #0]
 80011de:	f7ff ff8d 	bl	80010fc <u8g2_font_get_byte>
 80011e2:	4603      	mov	r3, r0
 80011e4:	461a      	mov	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	71da      	strb	r2, [r3, #7]
 80011ea:	2108      	movs	r1, #8
 80011ec:	6838      	ldr	r0, [r7, #0]
 80011ee:	f7ff ff85 	bl	80010fc <u8g2_font_get_byte>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	721a      	strb	r2, [r3, #8]
 80011fa:	2109      	movs	r1, #9
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f7ff ff7d 	bl	80010fc <u8g2_font_get_byte>
 8001202:	4603      	mov	r3, r0
 8001204:	b25a      	sxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	725a      	strb	r2, [r3, #9]
 800120a:	210a      	movs	r1, #10
 800120c:	6838      	ldr	r0, [r7, #0]
 800120e:	f7ff ff75 	bl	80010fc <u8g2_font_get_byte>
 8001212:	4603      	mov	r3, r0
 8001214:	b25a      	sxtb	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	729a      	strb	r2, [r3, #10]
 800121a:	210b      	movs	r1, #11
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f7ff ff6d 	bl	80010fc <u8g2_font_get_byte>
 8001222:	4603      	mov	r3, r0
 8001224:	b25a      	sxtb	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	72da      	strb	r2, [r3, #11]
 800122a:	210c      	movs	r1, #12
 800122c:	6838      	ldr	r0, [r7, #0]
 800122e:	f7ff ff65 	bl	80010fc <u8g2_font_get_byte>
 8001232:	4603      	mov	r3, r0
 8001234:	b25a      	sxtb	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	731a      	strb	r2, [r3, #12]
 800123a:	210d      	movs	r1, #13
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	f7ff ff5d 	bl	80010fc <u8g2_font_get_byte>
 8001242:	4603      	mov	r3, r0
 8001244:	b25a      	sxtb	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	735a      	strb	r2, [r3, #13]
 800124a:	210e      	movs	r1, #14
 800124c:	6838      	ldr	r0, [r7, #0]
 800124e:	f7ff ff55 	bl	80010fc <u8g2_font_get_byte>
 8001252:	4603      	mov	r3, r0
 8001254:	b25a      	sxtb	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	739a      	strb	r2, [r3, #14]
 800125a:	210f      	movs	r1, #15
 800125c:	6838      	ldr	r0, [r7, #0]
 800125e:	f7ff ff4d 	bl	80010fc <u8g2_font_get_byte>
 8001262:	4603      	mov	r3, r0
 8001264:	b25a      	sxtb	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	73da      	strb	r2, [r3, #15]
 800126a:	2110      	movs	r1, #16
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f7ff ff45 	bl	80010fc <u8g2_font_get_byte>
 8001272:	4603      	mov	r3, r0
 8001274:	b25a      	sxtb	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	741a      	strb	r2, [r3, #16]
 800127a:	2111      	movs	r1, #17
 800127c:	6838      	ldr	r0, [r7, #0]
 800127e:	f7ff ff4f 	bl	8001120 <u8g2_font_get_word>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	825a      	strh	r2, [r3, #18]
 800128a:	2113      	movs	r1, #19
 800128c:	6838      	ldr	r0, [r7, #0]
 800128e:	f7ff ff47 	bl	8001120 <u8g2_font_get_word>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	829a      	strh	r2, [r3, #20]
 800129a:	2115      	movs	r1, #21
 800129c:	6838      	ldr	r0, [r7, #0]
 800129e:	f7ff ff3f 	bl	8001120 <u8g2_font_get_word>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	82da      	strh	r2, [r3, #22]
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <u8g2_font_decode_get_unsigned_bits>:
 80012b2:	b480      	push	{r7}
 80012b4:	b085      	sub	sp, #20
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	70fb      	strb	r3, [r7, #3]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	7b1b      	ldrb	r3, [r3, #12]
 80012c2:	737b      	strb	r3, [r7, #13]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	73fb      	strb	r3, [r7, #15]
 80012cc:	7bfa      	ldrb	r2, [r7, #15]
 80012ce:	7b7b      	ldrb	r3, [r7, #13]
 80012d0:	fa42 f303 	asr.w	r3, r2, r3
 80012d4:	73fb      	strb	r3, [r7, #15]
 80012d6:	7b7b      	ldrb	r3, [r7, #13]
 80012d8:	73bb      	strb	r3, [r7, #14]
 80012da:	7bba      	ldrb	r2, [r7, #14]
 80012dc:	78fb      	ldrb	r3, [r7, #3]
 80012de:	4413      	add	r3, r2
 80012e0:	73bb      	strb	r3, [r7, #14]
 80012e2:	7bbb      	ldrb	r3, [r7, #14]
 80012e4:	2b07      	cmp	r3, #7
 80012e6:	d91a      	bls.n	800131e <u8g2_font_decode_get_unsigned_bits+0x6c>
 80012e8:	2308      	movs	r3, #8
 80012ea:	733b      	strb	r3, [r7, #12]
 80012ec:	7b3a      	ldrb	r2, [r7, #12]
 80012ee:	7b7b      	ldrb	r3, [r7, #13]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	733b      	strb	r3, [r7, #12]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	7b3b      	ldrb	r3, [r7, #12]
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	b25a      	sxtb	r2, r3
 800130e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001312:	4313      	orrs	r3, r2
 8001314:	b25b      	sxtb	r3, r3
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	7bbb      	ldrb	r3, [r7, #14]
 800131a:	3b08      	subs	r3, #8
 800131c:	73bb      	strb	r3, [r7, #14]
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	b2da      	uxtb	r2, r3
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	4013      	ands	r3, r2
 8001332:	73fb      	strb	r3, [r7, #15]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	7bba      	ldrb	r2, [r7, #14]
 8001338:	731a      	strb	r2, [r3, #12]
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	4618      	mov	r0, r3
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <u8g2_font_decode_get_signed_bits>:
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	70fb      	strb	r3, [r7, #3]
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	4619      	mov	r1, r3
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ffaa 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 800135e:	4603      	mov	r3, r0
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	2301      	movs	r3, #1
 8001364:	73bb      	strb	r3, [r7, #14]
 8001366:	78fb      	ldrb	r3, [r7, #3]
 8001368:	3b01      	subs	r3, #1
 800136a:	70fb      	strb	r3, [r7, #3]
 800136c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001370:	78fb      	ldrb	r3, [r7, #3]
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	73bb      	strb	r3, [r7, #14]
 8001378:	7bfa      	ldrb	r2, [r7, #15]
 800137a:	7bbb      	ldrb	r3, [r7, #14]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	73fb      	strb	r3, [r7, #15]
 8001382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <u8g2_add_vector_y>:
 800138e:	b490      	push	{r4, r7}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	4604      	mov	r4, r0
 8001396:	4608      	mov	r0, r1
 8001398:	4611      	mov	r1, r2
 800139a:	461a      	mov	r2, r3
 800139c:	4623      	mov	r3, r4
 800139e:	80fb      	strh	r3, [r7, #6]
 80013a0:	4603      	mov	r3, r0
 80013a2:	717b      	strb	r3, [r7, #5]
 80013a4:	460b      	mov	r3, r1
 80013a6:	713b      	strb	r3, [r7, #4]
 80013a8:	4613      	mov	r3, r2
 80013aa:	70fb      	strb	r3, [r7, #3]
 80013ac:	78fb      	ldrb	r3, [r7, #3]
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d014      	beq.n	80013dc <u8g2_add_vector_y+0x4e>
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	dc19      	bgt.n	80013ea <u8g2_add_vector_y+0x5c>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <u8g2_add_vector_y+0x32>
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d007      	beq.n	80013ce <u8g2_add_vector_y+0x40>
 80013be:	e014      	b.n	80013ea <u8g2_add_vector_y+0x5c>
 80013c0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	88fb      	ldrh	r3, [r7, #6]
 80013c8:	4413      	add	r3, r2
 80013ca:	80fb      	strh	r3, [r7, #6]
 80013cc:	e014      	b.n	80013f8 <u8g2_add_vector_y+0x6a>
 80013ce:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	88fb      	ldrh	r3, [r7, #6]
 80013d6:	4413      	add	r3, r2
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	e00d      	b.n	80013f8 <u8g2_add_vector_y+0x6a>
 80013dc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	88fa      	ldrh	r2, [r7, #6]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	80fb      	strh	r3, [r7, #6]
 80013e8:	e006      	b.n	80013f8 <u8g2_add_vector_y+0x6a>
 80013ea:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	88fa      	ldrh	r2, [r7, #6]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	80fb      	strh	r3, [r7, #6]
 80013f6:	bf00      	nop
 80013f8:	88fb      	ldrh	r3, [r7, #6]
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc90      	pop	{r4, r7}
 8001402:	4770      	bx	lr

08001404 <u8g2_add_vector_x>:
 8001404:	b490      	push	{r4, r7}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	4604      	mov	r4, r0
 800140c:	4608      	mov	r0, r1
 800140e:	4611      	mov	r1, r2
 8001410:	461a      	mov	r2, r3
 8001412:	4623      	mov	r3, r4
 8001414:	80fb      	strh	r3, [r7, #6]
 8001416:	4603      	mov	r3, r0
 8001418:	717b      	strb	r3, [r7, #5]
 800141a:	460b      	mov	r3, r1
 800141c:	713b      	strb	r3, [r7, #4]
 800141e:	4613      	mov	r3, r2
 8001420:	70fb      	strb	r3, [r7, #3]
 8001422:	78fb      	ldrb	r3, [r7, #3]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d014      	beq.n	8001452 <u8g2_add_vector_x+0x4e>
 8001428:	2b02      	cmp	r3, #2
 800142a:	dc19      	bgt.n	8001460 <u8g2_add_vector_x+0x5c>
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <u8g2_add_vector_x+0x32>
 8001430:	2b01      	cmp	r3, #1
 8001432:	d007      	beq.n	8001444 <u8g2_add_vector_x+0x40>
 8001434:	e014      	b.n	8001460 <u8g2_add_vector_x+0x5c>
 8001436:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800143a:	b29a      	uxth	r2, r3
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	4413      	add	r3, r2
 8001440:	80fb      	strh	r3, [r7, #6]
 8001442:	e014      	b.n	800146e <u8g2_add_vector_x+0x6a>
 8001444:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001448:	b29b      	uxth	r3, r3
 800144a:	88fa      	ldrh	r2, [r7, #6]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	80fb      	strh	r3, [r7, #6]
 8001450:	e00d      	b.n	800146e <u8g2_add_vector_x+0x6a>
 8001452:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001456:	b29b      	uxth	r3, r3
 8001458:	88fa      	ldrh	r2, [r7, #6]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	80fb      	strh	r3, [r7, #6]
 800145e:	e006      	b.n	800146e <u8g2_add_vector_x+0x6a>
 8001460:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001464:	b29a      	uxth	r2, r3
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	4413      	add	r3, r2
 800146a:	80fb      	strh	r3, [r7, #6]
 800146c:	bf00      	nop
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bc90      	pop	{r4, r7}
 8001478:	4770      	bx	lr

0800147a <u8g2_font_decode_len>:
 800147a:	b580      	push	{r7, lr}
 800147c:	b088      	sub	sp, #32
 800147e:	af02      	add	r7, sp, #8
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	70fb      	strb	r3, [r7, #3]
 8001486:	4613      	mov	r3, r2
 8001488:	70bb      	strb	r3, [r7, #2]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3360      	adds	r3, #96	; 0x60
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	75fb      	strb	r3, [r7, #23]
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800149a:	757b      	strb	r3, [r7, #21]
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80014a2:	753b      	strb	r3, [r7, #20]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	7bfa      	ldrb	r2, [r7, #15]
 80014ae:	7d7b      	ldrb	r3, [r7, #21]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	73fb      	strb	r3, [r7, #15]
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	75bb      	strb	r3, [r7, #22]
 80014b8:	7dfa      	ldrb	r2, [r7, #23]
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d201      	bcs.n	80014c4 <u8g2_font_decode_len+0x4a>
 80014c0:	7dfb      	ldrb	r3, [r7, #23]
 80014c2:	75bb      	strb	r3, [r7, #22]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	889b      	ldrh	r3, [r3, #4]
 80014c8:	81bb      	strh	r3, [r7, #12]
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	88db      	ldrh	r3, [r3, #6]
 80014ce:	817b      	strh	r3, [r7, #10]
 80014d0:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80014d4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	7c1b      	ldrb	r3, [r3, #16]
 80014dc:	89b8      	ldrh	r0, [r7, #12]
 80014de:	f7ff ff91 	bl	8001404 <u8g2_add_vector_x>
 80014e2:	4603      	mov	r3, r0
 80014e4:	81bb      	strh	r3, [r7, #12]
 80014e6:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80014ea:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	7c1b      	ldrb	r3, [r3, #16]
 80014f2:	8978      	ldrh	r0, [r7, #10]
 80014f4:	f7ff ff4b 	bl	800138e <u8g2_add_vector_y>
 80014f8:	4603      	mov	r3, r0
 80014fa:	817b      	strh	r3, [r7, #10]
 80014fc:	78bb      	ldrb	r3, [r7, #2]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d010      	beq.n	8001524 <u8g2_font_decode_len+0xaa>
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	7b9a      	ldrb	r2, [r3, #14]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 800150c:	7dbb      	ldrb	r3, [r7, #22]
 800150e:	b298      	uxth	r0, r3
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	7c1b      	ldrb	r3, [r3, #16]
 8001514:	897a      	ldrh	r2, [r7, #10]
 8001516:	89b9      	ldrh	r1, [r7, #12]
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	4603      	mov	r3, r0
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 fbfe 	bl	8001d1e <u8g2_DrawHVLine>
 8001522:	e013      	b.n	800154c <u8g2_font_decode_len+0xd2>
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	7b5b      	ldrb	r3, [r3, #13]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10f      	bne.n	800154c <u8g2_font_decode_len+0xd2>
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	7bda      	ldrb	r2, [r3, #15]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8001536:	7dbb      	ldrb	r3, [r7, #22]
 8001538:	b298      	uxth	r0, r3
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	7c1b      	ldrb	r3, [r3, #16]
 800153e:	897a      	ldrh	r2, [r7, #10]
 8001540:	89b9      	ldrh	r1, [r7, #12]
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	4603      	mov	r3, r0
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 fbe9 	bl	8001d1e <u8g2_DrawHVLine>
 800154c:	7dfa      	ldrb	r2, [r7, #23]
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	429a      	cmp	r2, r3
 8001552:	d309      	bcc.n	8001568 <u8g2_font_decode_len+0xee>
 8001554:	7dfa      	ldrb	r2, [r7, #23]
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	75fb      	strb	r3, [r7, #23]
 800155c:	2300      	movs	r3, #0
 800155e:	757b      	strb	r3, [r7, #21]
 8001560:	7d3b      	ldrb	r3, [r7, #20]
 8001562:	3301      	adds	r3, #1
 8001564:	753b      	strb	r3, [r7, #20]
 8001566:	e79d      	b.n	80014a4 <u8g2_font_decode_len+0x2a>
 8001568:	bf00      	nop
 800156a:	7d7a      	ldrb	r2, [r7, #21]
 800156c:	7dfb      	ldrb	r3, [r7, #23]
 800156e:	4413      	add	r3, r2
 8001570:	757b      	strb	r3, [r7, #21]
 8001572:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	721a      	strb	r2, [r3, #8]
 800157a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	725a      	strb	r2, [r3, #9]
 8001582:	bf00      	nop
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <u8g2_font_setup_decode>:
 800158a:	b580      	push	{r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	6039      	str	r1, [r7, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3360      	adds	r3, #96	; 0x60
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	731a      	strb	r2, [r3, #12]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80015ac:	4619      	mov	r1, r3
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f7ff fe7f 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 80015b4:	4603      	mov	r3, r0
 80015b6:	b25a      	sxtb	r2, r3
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	729a      	strb	r2, [r3, #10]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 80015c2:	4619      	mov	r1, r3
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f7ff fe74 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 80015ca:	4603      	mov	r3, r0
 80015cc:	b25a      	sxtb	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	72da      	strb	r2, [r3, #11]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	739a      	strb	r2, [r3, #14]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	7b9b      	ldrb	r3, [r3, #14]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	bf0c      	ite	eq
 80015e4:	2301      	moveq	r3, #1
 80015e6:	2300      	movne	r3, #0
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	73da      	strb	r2, [r3, #15]
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <u8g2_font_decode_glyph>:
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3360      	adds	r3, #96	; 0x60
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	6839      	ldr	r1, [r7, #0]
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ffbd 	bl	800158a <u8g2_font_setup_decode>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8001616:	74fb      	strb	r3, [r7, #19]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 800161e:	4619      	mov	r1, r3
 8001620:	6978      	ldr	r0, [r7, #20]
 8001622:	f7ff fe91 	bl	8001348 <u8g2_font_decode_get_signed_bits>
 8001626:	4603      	mov	r3, r0
 8001628:	74bb      	strb	r3, [r7, #18]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8001630:	4619      	mov	r1, r3
 8001632:	6978      	ldr	r0, [r7, #20]
 8001634:	f7ff fe88 	bl	8001348 <u8g2_font_decode_get_signed_bits>
 8001638:	4603      	mov	r3, r0
 800163a:	747b      	strb	r3, [r7, #17]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001642:	4619      	mov	r1, r3
 8001644:	6978      	ldr	r0, [r7, #20]
 8001646:	f7ff fe7f 	bl	8001348 <u8g2_font_decode_get_signed_bits>
 800164a:	4603      	mov	r3, r0
 800164c:	743b      	strb	r3, [r7, #16]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001654:	2b00      	cmp	r3, #0
 8001656:	f340 80d7 	ble.w	8001808 <u8g2_font_decode_glyph+0x210>
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	8898      	ldrh	r0, [r3, #4]
 800165e:	7cfa      	ldrb	r2, [r7, #19]
 8001660:	7c7b      	ldrb	r3, [r7, #17]
 8001662:	4413      	add	r3, r2
 8001664:	b2db      	uxtb	r3, r3
 8001666:	425b      	negs	r3, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	b25a      	sxtb	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	7c1b      	ldrb	r3, [r3, #16]
 8001670:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001674:	f7ff fec6 	bl	8001404 <u8g2_add_vector_x>
 8001678:	4603      	mov	r3, r0
 800167a:	461a      	mov	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	809a      	strh	r2, [r3, #4]
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	88d8      	ldrh	r0, [r3, #6]
 8001684:	7cfa      	ldrb	r2, [r7, #19]
 8001686:	7c7b      	ldrb	r3, [r7, #17]
 8001688:	4413      	add	r3, r2
 800168a:	b2db      	uxtb	r3, r3
 800168c:	425b      	negs	r3, r3
 800168e:	b2db      	uxtb	r3, r3
 8001690:	b25a      	sxtb	r2, r3
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	7c1b      	ldrb	r3, [r3, #16]
 8001696:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800169a:	f7ff fe78 	bl	800138e <u8g2_add_vector_y>
 800169e:	4603      	mov	r3, r0
 80016a0:	461a      	mov	r2, r3
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	80da      	strh	r2, [r3, #6]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	889b      	ldrh	r3, [r3, #4]
 80016aa:	83fb      	strh	r3, [r7, #30]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	88db      	ldrh	r3, [r3, #6]
 80016b0:	837b      	strh	r3, [r7, #26]
 80016b2:	8bfb      	ldrh	r3, [r7, #30]
 80016b4:	83bb      	strh	r3, [r7, #28]
 80016b6:	8b7b      	ldrh	r3, [r7, #26]
 80016b8:	833b      	strh	r3, [r7, #24]
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	7c1b      	ldrb	r3, [r3, #16]
 80016be:	2b03      	cmp	r3, #3
 80016c0:	d85a      	bhi.n	8001778 <u8g2_font_decode_glyph+0x180>
 80016c2:	a201      	add	r2, pc, #4	; (adr r2, 80016c8 <u8g2_font_decode_glyph+0xd0>)
 80016c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c8:	080016d9 	.word	0x080016d9
 80016cc:	080016f5 	.word	0x080016f5
 80016d0:	0800171d 	.word	0x0800171d
 80016d4:	08001751 	.word	0x08001751
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80016de:	b29a      	uxth	r2, r3
 80016e0:	8bbb      	ldrh	r3, [r7, #28]
 80016e2:	4413      	add	r3, r2
 80016e4:	83bb      	strh	r3, [r7, #28]
 80016e6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	8b3b      	ldrh	r3, [r7, #24]
 80016ee:	4413      	add	r3, r2
 80016f0:	833b      	strh	r3, [r7, #24]
 80016f2:	e041      	b.n	8001778 <u8g2_font_decode_glyph+0x180>
 80016f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	8bfa      	ldrh	r2, [r7, #30]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	83fb      	strh	r3, [r7, #30]
 8001700:	8bfb      	ldrh	r3, [r7, #30]
 8001702:	3301      	adds	r3, #1
 8001704:	83fb      	strh	r3, [r7, #30]
 8001706:	8bbb      	ldrh	r3, [r7, #28]
 8001708:	3301      	adds	r3, #1
 800170a:	83bb      	strh	r3, [r7, #28]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001712:	b29a      	uxth	r2, r3
 8001714:	8b3b      	ldrh	r3, [r7, #24]
 8001716:	4413      	add	r3, r2
 8001718:	833b      	strh	r3, [r7, #24]
 800171a:	e02d      	b.n	8001778 <u8g2_font_decode_glyph+0x180>
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001722:	b29b      	uxth	r3, r3
 8001724:	8bfa      	ldrh	r2, [r7, #30]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	83fb      	strh	r3, [r7, #30]
 800172a:	8bfb      	ldrh	r3, [r7, #30]
 800172c:	3301      	adds	r3, #1
 800172e:	83fb      	strh	r3, [r7, #30]
 8001730:	8bbb      	ldrh	r3, [r7, #28]
 8001732:	3301      	adds	r3, #1
 8001734:	83bb      	strh	r3, [r7, #28]
 8001736:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800173a:	b29b      	uxth	r3, r3
 800173c:	8b7a      	ldrh	r2, [r7, #26]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	837b      	strh	r3, [r7, #26]
 8001742:	8b7b      	ldrh	r3, [r7, #26]
 8001744:	3301      	adds	r3, #1
 8001746:	837b      	strh	r3, [r7, #26]
 8001748:	8b3b      	ldrh	r3, [r7, #24]
 800174a:	3301      	adds	r3, #1
 800174c:	833b      	strh	r3, [r7, #24]
 800174e:	e013      	b.n	8001778 <u8g2_font_decode_glyph+0x180>
 8001750:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001754:	b29a      	uxth	r2, r3
 8001756:	8bbb      	ldrh	r3, [r7, #28]
 8001758:	4413      	add	r3, r2
 800175a:	83bb      	strh	r3, [r7, #28]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001762:	b29b      	uxth	r3, r3
 8001764:	8b7a      	ldrh	r2, [r7, #26]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	837b      	strh	r3, [r7, #26]
 800176a:	8b7b      	ldrh	r3, [r7, #26]
 800176c:	3301      	adds	r3, #1
 800176e:	837b      	strh	r3, [r7, #26]
 8001770:	8b3b      	ldrh	r3, [r7, #24]
 8001772:	3301      	adds	r3, #1
 8001774:	833b      	strh	r3, [r7, #24]
 8001776:	bf00      	nop
 8001778:	8bb8      	ldrh	r0, [r7, #28]
 800177a:	8b7a      	ldrh	r2, [r7, #26]
 800177c:	8bf9      	ldrh	r1, [r7, #30]
 800177e:	8b3b      	ldrh	r3, [r7, #24]
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	4603      	mov	r3, r0
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 fb88 	bl	8001e9a <u8g2_IsIntersection>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <u8g2_font_decode_glyph+0x19e>
 8001790:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001794:	e03a      	b.n	800180c <u8g2_font_decode_glyph+0x214>
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	2200      	movs	r2, #0
 800179a:	721a      	strb	r2, [r3, #8]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	2200      	movs	r2, #0
 80017a0:	725a      	strb	r2, [r3, #9]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80017a8:	4619      	mov	r1, r3
 80017aa:	6978      	ldr	r0, [r7, #20]
 80017ac:	f7ff fd81 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 80017b0:	4603      	mov	r3, r0
 80017b2:	73fb      	strb	r3, [r7, #15]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 80017ba:	4619      	mov	r1, r3
 80017bc:	6978      	ldr	r0, [r7, #20]
 80017be:	f7ff fd78 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 80017c2:	4603      	mov	r3, r0
 80017c4:	73bb      	strb	r3, [r7, #14]
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff fe54 	bl	800147a <u8g2_font_decode_len>
 80017d2:	7bbb      	ldrb	r3, [r7, #14]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4619      	mov	r1, r3
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fe4e 	bl	800147a <u8g2_font_decode_len>
 80017de:	2101      	movs	r1, #1
 80017e0:	6978      	ldr	r0, [r7, #20]
 80017e2:	f7ff fd66 	bl	80012b2 <u8g2_font_decode_get_unsigned_bits>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1ec      	bne.n	80017c6 <u8g2_font_decode_glyph+0x1ce>
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80017f2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	dd00      	ble.n	80017fc <u8g2_font_decode_glyph+0x204>
 80017fa:	e7d2      	b.n	80017a2 <u8g2_font_decode_glyph+0x1aa>
 80017fc:	bf00      	nop
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	7b9a      	ldrb	r2, [r3, #14]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8001808:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800180c:	4618      	mov	r0, r3
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <u8g2_font_get_glyph_data>:
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	3317      	adds	r3, #23
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	887b      	ldrh	r3, [r7, #2]
 800182e:	2bff      	cmp	r3, #255	; 0xff
 8001830:	d82a      	bhi.n	8001888 <u8g2_font_get_glyph_data+0x74>
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	2b60      	cmp	r3, #96	; 0x60
 8001836:	d907      	bls.n	8001848 <u8g2_font_get_glyph_data+0x34>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800183e:	461a      	mov	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	4413      	add	r3, r2
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	e009      	b.n	800185c <u8g2_font_get_glyph_data+0x48>
 8001848:	887b      	ldrh	r3, [r7, #2]
 800184a:	2b40      	cmp	r3, #64	; 0x40
 800184c:	d906      	bls.n	800185c <u8g2_font_get_glyph_data+0x48>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001854:	461a      	mov	r2, r3
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	4413      	add	r3, r2
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d04e      	beq.n	8001904 <u8g2_font_get_glyph_data+0xf0>
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b29b      	uxth	r3, r3
 800186c:	887a      	ldrh	r2, [r7, #2]
 800186e:	429a      	cmp	r2, r3
 8001870:	d102      	bne.n	8001878 <u8g2_font_get_glyph_data+0x64>
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	3302      	adds	r3, #2
 8001876:	e049      	b.n	800190c <u8g2_font_get_glyph_data+0xf8>
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	4413      	add	r3, r2
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	e7e9      	b.n	800185c <u8g2_font_get_glyph_data+0x48>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800188e:	461a      	mov	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	4413      	add	r3, r2
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	2100      	movs	r1, #0
 800189c:	6938      	ldr	r0, [r7, #16]
 800189e:	f7ff fc3f 	bl	8001120 <u8g2_font_get_word>
 80018a2:	4603      	mov	r3, r0
 80018a4:	461a      	mov	r2, r3
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	4413      	add	r3, r2
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	2102      	movs	r1, #2
 80018ae:	6938      	ldr	r0, [r7, #16]
 80018b0:	f7ff fc36 	bl	8001120 <u8g2_font_get_word>
 80018b4:	4603      	mov	r3, r0
 80018b6:	81fb      	strh	r3, [r7, #14]
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	3304      	adds	r3, #4
 80018bc:	613b      	str	r3, [r7, #16]
 80018be:	89fa      	ldrh	r2, [r7, #14]
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d3e9      	bcc.n	800189a <u8g2_font_get_glyph_data+0x86>
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	81fb      	strh	r3, [r7, #14]
 80018cc:	89fb      	ldrh	r3, [r7, #14]
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	81fb      	strh	r3, [r7, #14]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b29a      	uxth	r2, r3
 80018da:	89fb      	ldrh	r3, [r7, #14]
 80018dc:	4313      	orrs	r3, r2
 80018de:	81fb      	strh	r3, [r7, #14]
 80018e0:	89fb      	ldrh	r3, [r7, #14]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d010      	beq.n	8001908 <u8g2_font_get_glyph_data+0xf4>
 80018e6:	89fa      	ldrh	r2, [r7, #14]
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d102      	bne.n	80018f4 <u8g2_font_get_glyph_data+0xe0>
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3303      	adds	r3, #3
 80018f2:	e00b      	b.n	800190c <u8g2_font_get_glyph_data+0xf8>
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	3302      	adds	r3, #2
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	4413      	add	r3, r2
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	e7e0      	b.n	80018c6 <u8g2_font_get_glyph_data+0xb2>
 8001904:	bf00      	nop
 8001906:	e000      	b.n	800190a <u8g2_font_get_glyph_data+0xf6>
 8001908:	bf00      	nop
 800190a:	2300      	movs	r3, #0
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <u8g2_font_draw_glyph>:
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	4608      	mov	r0, r1
 800191e:	4611      	mov	r1, r2
 8001920:	461a      	mov	r2, r3
 8001922:	4603      	mov	r3, r0
 8001924:	817b      	strh	r3, [r7, #10]
 8001926:	460b      	mov	r3, r1
 8001928:	813b      	strh	r3, [r7, #8]
 800192a:	4613      	mov	r3, r2
 800192c:	80fb      	strh	r3, [r7, #6]
 800192e:	2300      	movs	r3, #0
 8001930:	82fb      	strh	r3, [r7, #22]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	897a      	ldrh	r2, [r7, #10]
 8001936:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	893a      	ldrh	r2, [r7, #8]
 800193e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	4619      	mov	r1, r3
 8001946:	68f8      	ldr	r0, [r7, #12]
 8001948:	f7ff ff64 	bl	8001814 <u8g2_font_get_glyph_data>
 800194c:	6138      	str	r0, [r7, #16]
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <u8g2_font_draw_glyph+0x4c>
 8001954:	6939      	ldr	r1, [r7, #16]
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	f7ff fe4e 	bl	80015f8 <u8g2_font_decode_glyph>
 800195c:	4603      	mov	r3, r0
 800195e:	82fb      	strh	r3, [r7, #22]
 8001960:	8afb      	ldrh	r3, [r7, #22]
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <u8g2_DrawGlyph>:
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	4608      	mov	r0, r1
 8001976:	4611      	mov	r1, r2
 8001978:	461a      	mov	r2, r3
 800197a:	4603      	mov	r3, r0
 800197c:	817b      	strh	r3, [r7, #10]
 800197e:	460b      	mov	r3, r1
 8001980:	813b      	strh	r3, [r7, #8]
 8001982:	4613      	mov	r3, r2
 8001984:	80fb      	strh	r3, [r7, #6]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800198c:	2b03      	cmp	r3, #3
 800198e:	d833      	bhi.n	80019f8 <u8g2_DrawGlyph+0x8c>
 8001990:	a201      	add	r2, pc, #4	; (adr r2, 8001998 <u8g2_DrawGlyph+0x2c>)
 8001992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001996:	bf00      	nop
 8001998:	080019a9 	.word	0x080019a9
 800199c:	080019bd 	.word	0x080019bd
 80019a0:	080019d1 	.word	0x080019d1
 80019a4:	080019e5 	.word	0x080019e5
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	4798      	blx	r3
 80019b0:	4603      	mov	r3, r0
 80019b2:	461a      	mov	r2, r3
 80019b4:	893b      	ldrh	r3, [r7, #8]
 80019b6:	4413      	add	r3, r2
 80019b8:	813b      	strh	r3, [r7, #8]
 80019ba:	e01d      	b.n	80019f8 <u8g2_DrawGlyph+0x8c>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019c0:	68f8      	ldr	r0, [r7, #12]
 80019c2:	4798      	blx	r3
 80019c4:	4603      	mov	r3, r0
 80019c6:	461a      	mov	r2, r3
 80019c8:	897b      	ldrh	r3, [r7, #10]
 80019ca:	1a9b      	subs	r3, r3, r2
 80019cc:	817b      	strh	r3, [r7, #10]
 80019ce:	e013      	b.n	80019f8 <u8g2_DrawGlyph+0x8c>
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019d4:	68f8      	ldr	r0, [r7, #12]
 80019d6:	4798      	blx	r3
 80019d8:	4603      	mov	r3, r0
 80019da:	461a      	mov	r2, r3
 80019dc:	893b      	ldrh	r3, [r7, #8]
 80019de:	1a9b      	subs	r3, r3, r2
 80019e0:	813b      	strh	r3, [r7, #8]
 80019e2:	e009      	b.n	80019f8 <u8g2_DrawGlyph+0x8c>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	4798      	blx	r3
 80019ec:	4603      	mov	r3, r0
 80019ee:	461a      	mov	r2, r3
 80019f0:	897b      	ldrh	r3, [r7, #10]
 80019f2:	4413      	add	r3, r2
 80019f4:	817b      	strh	r3, [r7, #10]
 80019f6:	bf00      	nop
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	893a      	ldrh	r2, [r7, #8]
 80019fc:	8979      	ldrh	r1, [r7, #10]
 80019fe:	68f8      	ldr	r0, [r7, #12]
 8001a00:	f7ff ff88 	bl	8001914 <u8g2_font_draw_glyph>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop

08001a10 <u8g2_draw_string>:
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	817b      	strh	r3, [r7, #10]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	813b      	strh	r3, [r7, #8]
 8001a22:	68f8      	ldr	r0, [r7, #12]
 8001a24:	f000 fc6a 	bl	80022fc <u8x8_utf8_init>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	82fb      	strh	r3, [r7, #22]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	7812      	ldrb	r2, [r2, #0]
 8001a34:	4611      	mov	r1, r2
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	4798      	blx	r3
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	82bb      	strh	r3, [r7, #20]
 8001a3e:	8abb      	ldrh	r3, [r7, #20]
 8001a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d038      	beq.n	8001aba <u8g2_draw_string+0xaa>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	8abb      	ldrh	r3, [r7, #20]
 8001a50:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d0e9      	beq.n	8001a2c <u8g2_draw_string+0x1c>
 8001a58:	8abb      	ldrh	r3, [r7, #20]
 8001a5a:	893a      	ldrh	r2, [r7, #8]
 8001a5c:	8979      	ldrh	r1, [r7, #10]
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7ff ff84 	bl	800196c <u8g2_DrawGlyph>
 8001a64:	4603      	mov	r3, r0
 8001a66:	827b      	strh	r3, [r7, #18]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d81e      	bhi.n	8001ab0 <u8g2_draw_string+0xa0>
 8001a72:	a201      	add	r2, pc, #4	; (adr r2, 8001a78 <u8g2_draw_string+0x68>)
 8001a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a78:	08001a89 	.word	0x08001a89
 8001a7c:	08001a93 	.word	0x08001a93
 8001a80:	08001a9d 	.word	0x08001a9d
 8001a84:	08001aa7 	.word	0x08001aa7
 8001a88:	897a      	ldrh	r2, [r7, #10]
 8001a8a:	8a7b      	ldrh	r3, [r7, #18]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	817b      	strh	r3, [r7, #10]
 8001a90:	e00e      	b.n	8001ab0 <u8g2_draw_string+0xa0>
 8001a92:	893a      	ldrh	r2, [r7, #8]
 8001a94:	8a7b      	ldrh	r3, [r7, #18]
 8001a96:	4413      	add	r3, r2
 8001a98:	813b      	strh	r3, [r7, #8]
 8001a9a:	e009      	b.n	8001ab0 <u8g2_draw_string+0xa0>
 8001a9c:	897a      	ldrh	r2, [r7, #10]
 8001a9e:	8a7b      	ldrh	r3, [r7, #18]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	817b      	strh	r3, [r7, #10]
 8001aa4:	e004      	b.n	8001ab0 <u8g2_draw_string+0xa0>
 8001aa6:	893a      	ldrh	r2, [r7, #8]
 8001aa8:	8a7b      	ldrh	r3, [r7, #18]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	813b      	strh	r3, [r7, #8]
 8001aae:	bf00      	nop
 8001ab0:	8afa      	ldrh	r2, [r7, #22]
 8001ab2:	8a7b      	ldrh	r3, [r7, #18]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	82fb      	strh	r3, [r7, #22]
 8001ab8:	e7b8      	b.n	8001a2c <u8g2_draw_string+0x1c>
 8001aba:	bf00      	nop
 8001abc:	8afb      	ldrh	r3, [r7, #22]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop

08001ac8 <u8g2_DrawStr>:
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	817b      	strh	r3, [r7, #10]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	813b      	strh	r3, [r7, #8]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4a06      	ldr	r2, [pc, #24]	; (8001af8 <u8g2_DrawStr+0x30>)
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	893a      	ldrh	r2, [r7, #8]
 8001ae2:	8979      	ldrh	r1, [r7, #10]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f7ff ff92 	bl	8001a10 <u8g2_draw_string>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	08002319 	.word	0x08002319

08001afc <u8g2_UpdateRefHeight>:
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d05d      	beq.n	8001bc8 <u8g2_UpdateRefHeight+0xcc>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d04d      	beq.n	8001bca <u8g2_UpdateRefHeight+0xce>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d11c      	bne.n	8001b72 <u8g2_UpdateRefHeight+0x76>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8001b44:	429a      	cmp	r2, r3
 8001b46:	da05      	bge.n	8001b54 <u8g2_UpdateRefHeight+0x58>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8001b60:	429a      	cmp	r2, r3
 8001b62:	dd32      	ble.n	8001bca <u8g2_UpdateRefHeight+0xce>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001b70:	e02b      	b.n	8001bca <u8g2_UpdateRefHeight+0xce>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8001b78:	461a      	mov	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001b80:	4619      	mov	r1, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001b88:	440b      	add	r3, r1
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	da0d      	bge.n	8001baa <u8g2_UpdateRefHeight+0xae>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4413      	add	r3, r2
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	b25a      	sxtb	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	dd07      	ble.n	8001bca <u8g2_UpdateRefHeight+0xce>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8001bc6:	e000      	b.n	8001bca <u8g2_UpdateRefHeight+0xce>
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <u8g2_font_calc_vref_font>:
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <u8g2_SetFontPosBaseline>:
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a04      	ldr	r2, [pc, #16]	; (8001c08 <u8g2_SetFontPosBaseline+0x1c>)
 8001bf8:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	08001bd5 	.word	0x08001bd5

08001c0c <u8g2_SetFont>:
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d00b      	beq.n	8001c38 <u8g2_SetFont+0x2c>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	659a      	str	r2, [r3, #88]	; 0x58
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3374      	adds	r3, #116	; 0x74
 8001c2a:	6839      	ldr	r1, [r7, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fa97 	bl	8001160 <u8g2_read_font_info>
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff ff62 	bl	8001afc <u8g2_UpdateRefHeight>
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <u8g2_clip_intersection2>:
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	460b      	mov	r3, r1
 8001c50:	80fb      	strh	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	80bb      	strh	r3, [r7, #4]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	82fb      	strh	r3, [r7, #22]
 8001c5c:	8afb      	ldrh	r3, [r7, #22]
 8001c5e:	82bb      	strh	r3, [r7, #20]
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	881a      	ldrh	r2, [r3, #0]
 8001c64:	8abb      	ldrh	r3, [r7, #20]
 8001c66:	4413      	add	r3, r2
 8001c68:	82bb      	strh	r3, [r7, #20]
 8001c6a:	8afa      	ldrh	r2, [r7, #22]
 8001c6c:	8abb      	ldrh	r3, [r7, #20]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d90b      	bls.n	8001c8a <u8g2_clip_intersection2+0x4a>
 8001c72:	8afa      	ldrh	r2, [r7, #22]
 8001c74:	88bb      	ldrh	r3, [r7, #4]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d205      	bcs.n	8001c86 <u8g2_clip_intersection2+0x46>
 8001c7a:	88bb      	ldrh	r3, [r7, #4]
 8001c7c:	82bb      	strh	r3, [r7, #20]
 8001c7e:	8abb      	ldrh	r3, [r7, #20]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	82bb      	strh	r3, [r7, #20]
 8001c84:	e001      	b.n	8001c8a <u8g2_clip_intersection2+0x4a>
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	82fb      	strh	r3, [r7, #22]
 8001c8a:	8afa      	ldrh	r2, [r7, #22]
 8001c8c:	88bb      	ldrh	r3, [r7, #4]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d301      	bcc.n	8001c96 <u8g2_clip_intersection2+0x56>
 8001c92:	2300      	movs	r3, #0
 8001c94:	e01c      	b.n	8001cd0 <u8g2_clip_intersection2+0x90>
 8001c96:	8aba      	ldrh	r2, [r7, #20]
 8001c98:	88fb      	ldrh	r3, [r7, #6]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d801      	bhi.n	8001ca2 <u8g2_clip_intersection2+0x62>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	e016      	b.n	8001cd0 <u8g2_clip_intersection2+0x90>
 8001ca2:	8afa      	ldrh	r2, [r7, #22]
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d201      	bcs.n	8001cae <u8g2_clip_intersection2+0x6e>
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	82fb      	strh	r3, [r7, #22]
 8001cae:	8aba      	ldrh	r2, [r7, #20]
 8001cb0:	88bb      	ldrh	r3, [r7, #4]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d901      	bls.n	8001cba <u8g2_clip_intersection2+0x7a>
 8001cb6:	88bb      	ldrh	r3, [r7, #4]
 8001cb8:	82bb      	strh	r3, [r7, #20]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8afa      	ldrh	r2, [r7, #22]
 8001cbe:	801a      	strh	r2, [r3, #0]
 8001cc0:	8aba      	ldrh	r2, [r7, #20]
 8001cc2:	8afb      	ldrh	r3, [r7, #22]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	82bb      	strh	r3, [r7, #20]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	8aba      	ldrh	r2, [r7, #20]
 8001ccc:	801a      	strh	r2, [r3, #0]
 8001cce:	2301      	movs	r3, #1
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	371c      	adds	r7, #28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <u8g2_draw_hv_line_2dir>:
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	4608      	mov	r0, r1
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4603      	mov	r3, r0
 8001cec:	817b      	strh	r3, [r7, #10]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	813b      	strh	r3, [r7, #8]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	80fb      	strh	r3, [r7, #6]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cfa:	893a      	ldrh	r2, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	813b      	strh	r3, [r7, #8]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001d04:	88f8      	ldrh	r0, [r7, #6]
 8001d06:	893a      	ldrh	r2, [r7, #8]
 8001d08:	8979      	ldrh	r1, [r7, #10]
 8001d0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	4603      	mov	r3, r0
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	47a0      	blx	r4
 8001d16:	bf00      	nop
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd90      	pop	{r4, r7, pc}

08001d1e <u8g2_DrawHVLine>:
 8001d1e:	b590      	push	{r4, r7, lr}
 8001d20:	b087      	sub	sp, #28
 8001d22:	af02      	add	r7, sp, #8
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	4608      	mov	r0, r1
 8001d28:	4611      	mov	r1, r2
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	817b      	strh	r3, [r7, #10]
 8001d30:	460b      	mov	r3, r1
 8001d32:	813b      	strh	r3, [r7, #8]
 8001d34:	4613      	mov	r3, r2
 8001d36:	80fb      	strh	r3, [r7, #6]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d075      	beq.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d072      	beq.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d91a      	bls.n	8001d84 <u8g2_DrawHVLine+0x66>
 8001d4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d109      	bne.n	8001d6a <u8g2_DrawHVLine+0x4c>
 8001d56:	897a      	ldrh	r2, [r7, #10]
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	817b      	strh	r3, [r7, #10]
 8001d60:	897b      	ldrh	r3, [r7, #10]
 8001d62:	3301      	adds	r3, #1
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	817b      	strh	r3, [r7, #10]
 8001d68:	e00c      	b.n	8001d84 <u8g2_DrawHVLine+0x66>
 8001d6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d108      	bne.n	8001d84 <u8g2_DrawHVLine+0x66>
 8001d72:	893a      	ldrh	r2, [r7, #8]
 8001d74:	88fb      	ldrh	r3, [r7, #6]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	813b      	strh	r3, [r7, #8]
 8001d7c:	893b      	ldrh	r3, [r7, #8]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	813b      	strh	r3, [r7, #8]
 8001d84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	f887 3020 	strb.w	r3, [r7, #32]
 8001d90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d11a      	bne.n	8001dce <u8g2_DrawHVLine+0xb0>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001d9e:	893b      	ldrh	r3, [r7, #8]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d83b      	bhi.n	8001e1c <u8g2_DrawHVLine+0xfe>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8001daa:	893b      	ldrh	r3, [r7, #8]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d937      	bls.n	8001e20 <u8g2_DrawHVLine+0x102>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8001dbc:	1db9      	adds	r1, r7, #6
 8001dbe:	f107 000a 	add.w	r0, r7, #10
 8001dc2:	f7ff ff3d 	bl	8001c40 <u8g2_clip_intersection2>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d11a      	bne.n	8001e02 <u8g2_DrawHVLine+0xe4>
 8001dcc:	e02f      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001dd4:	897b      	ldrh	r3, [r7, #10]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d824      	bhi.n	8001e24 <u8g2_DrawHVLine+0x106>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8001de0:	897b      	ldrh	r3, [r7, #10]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d920      	bls.n	8001e28 <u8g2_DrawHVLine+0x10a>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8001df2:	1db9      	adds	r1, r7, #6
 8001df4:	f107 0008 	add.w	r0, r7, #8
 8001df8:	f7ff ff22 	bl	8001c40 <u8g2_clip_intersection2>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d014      	beq.n	8001e2c <u8g2_DrawHVLine+0x10e>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	689c      	ldr	r4, [r3, #8]
 8001e08:	8979      	ldrh	r1, [r7, #10]
 8001e0a:	893a      	ldrh	r2, [r7, #8]
 8001e0c:	88f8      	ldrh	r0, [r7, #6]
 8001e0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4603      	mov	r3, r0
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	47a0      	blx	r4
 8001e1a:	e008      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001e1c:	bf00      	nop
 8001e1e:	e006      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001e20:	bf00      	nop
 8001e22:	e004      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001e24:	bf00      	nop
 8001e26:	e002      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001e28:	bf00      	nop
 8001e2a:	e000      	b.n	8001e2e <u8g2_DrawHVLine+0x110>
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd90      	pop	{r4, r7, pc}

08001e34 <u8g2_is_intersection_decision_tree>:
 8001e34:	b490      	push	{r4, r7}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	4608      	mov	r0, r1
 8001e3e:	4611      	mov	r1, r2
 8001e40:	461a      	mov	r2, r3
 8001e42:	4623      	mov	r3, r4
 8001e44:	80fb      	strh	r3, [r7, #6]
 8001e46:	4603      	mov	r3, r0
 8001e48:	80bb      	strh	r3, [r7, #4]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	807b      	strh	r3, [r7, #2]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	803b      	strh	r3, [r7, #0]
 8001e52:	887a      	ldrh	r2, [r7, #2]
 8001e54:	88bb      	ldrh	r3, [r7, #4]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d20d      	bcs.n	8001e76 <u8g2_is_intersection_decision_tree+0x42>
 8001e5a:	883a      	ldrh	r2, [r7, #0]
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d901      	bls.n	8001e66 <u8g2_is_intersection_decision_tree+0x32>
 8001e62:	2301      	movs	r3, #1
 8001e64:	e014      	b.n	8001e90 <u8g2_is_intersection_decision_tree+0x5c>
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	883b      	ldrh	r3, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d901      	bls.n	8001e72 <u8g2_is_intersection_decision_tree+0x3e>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00e      	b.n	8001e90 <u8g2_is_intersection_decision_tree+0x5c>
 8001e72:	2300      	movs	r3, #0
 8001e74:	e00c      	b.n	8001e90 <u8g2_is_intersection_decision_tree+0x5c>
 8001e76:	883a      	ldrh	r2, [r7, #0]
 8001e78:	88fb      	ldrh	r3, [r7, #6]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d907      	bls.n	8001e8e <u8g2_is_intersection_decision_tree+0x5a>
 8001e7e:	887a      	ldrh	r2, [r7, #2]
 8001e80:	883b      	ldrh	r3, [r7, #0]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d901      	bls.n	8001e8a <u8g2_is_intersection_decision_tree+0x56>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e002      	b.n	8001e90 <u8g2_is_intersection_decision_tree+0x5c>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	e000      	b.n	8001e90 <u8g2_is_intersection_decision_tree+0x5c>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc90      	pop	{r4, r7}
 8001e98:	4770      	bx	lr

08001e9a <u8g2_IsIntersection>:
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b084      	sub	sp, #16
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	4608      	mov	r0, r1
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	817b      	strh	r3, [r7, #10]
 8001eac:	460b      	mov	r3, r1
 8001eae:	813b      	strh	r3, [r7, #8]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	80fb      	strh	r3, [r7, #6]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 8001ec0:	8b3b      	ldrh	r3, [r7, #24]
 8001ec2:	893a      	ldrh	r2, [r7, #8]
 8001ec4:	f7ff ffb6 	bl	8001e34 <u8g2_is_intersection_decision_tree>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <u8g2_IsIntersection+0x38>
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e00a      	b.n	8001ee8 <u8g2_IsIntersection+0x4e>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	897a      	ldrh	r2, [r7, #10]
 8001ee2:	f7ff ffa7 	bl	8001e34 <u8g2_is_intersection_decision_tree>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <u8g2_ll_hvline_vertical_top_lsb>:
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	4608      	mov	r0, r1
 8001efa:	4611      	mov	r1, r2
 8001efc:	461a      	mov	r2, r3
 8001efe:	4603      	mov	r3, r0
 8001f00:	817b      	strh	r3, [r7, #10]
 8001f02:	460b      	mov	r3, r1
 8001f04:	813b      	strh	r3, [r7, #8]
 8001f06:	4613      	mov	r3, r2
 8001f08:	80fb      	strh	r3, [r7, #6]
 8001f0a:	893b      	ldrh	r3, [r7, #8]
 8001f0c:	76fb      	strb	r3, [r7, #27]
 8001f0e:	7efb      	ldrb	r3, [r7, #27]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	76fb      	strb	r3, [r7, #27]
 8001f16:	2301      	movs	r3, #1
 8001f18:	763b      	strb	r3, [r7, #24]
 8001f1a:	7e3a      	ldrb	r2, [r7, #24]
 8001f1c:	7efb      	ldrb	r3, [r7, #27]
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	763b      	strb	r3, [r7, #24]
 8001f24:	2300      	movs	r3, #0
 8001f26:	76bb      	strb	r3, [r7, #26]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	767b      	strb	r3, [r7, #25]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d801      	bhi.n	8001f3a <u8g2_ll_hvline_vertical_top_lsb+0x4a>
 8001f36:	7e3b      	ldrb	r3, [r7, #24]
 8001f38:	76bb      	strb	r3, [r7, #26]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d001      	beq.n	8001f48 <u8g2_ll_hvline_vertical_top_lsb+0x58>
 8001f44:	7e3b      	ldrb	r3, [r7, #24]
 8001f46:	767b      	strb	r3, [r7, #25]
 8001f48:	893b      	ldrh	r3, [r7, #8]
 8001f4a:	82fb      	strh	r3, [r7, #22]
 8001f4c:	8afb      	ldrh	r3, [r7, #22]
 8001f4e:	f023 0307 	bic.w	r3, r3, #7
 8001f52:	82fb      	strh	r3, [r7, #22]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	7c1b      	ldrb	r3, [r3, #16]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	8afa      	ldrh	r2, [r7, #22]
 8001f5e:	fb12 f303 	smulbb	r3, r2, r3
 8001f62:	82fb      	strh	r3, [r7, #22]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	8afb      	ldrh	r3, [r7, #22]
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	4413      	add	r3, r2
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	897b      	ldrh	r3, [r7, #10]
 8001f74:	69fa      	ldr	r2, [r7, #28]
 8001f76:	4413      	add	r3, r2
 8001f78:	61fb      	str	r3, [r7, #28]
 8001f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d117      	bne.n	8001fb2 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	781a      	ldrb	r2, [r3, #0]
 8001f86:	7ebb      	ldrb	r3, [r7, #26]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	701a      	strb	r2, [r3, #0]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	781a      	ldrb	r2, [r3, #0]
 8001f94:	7e7b      	ldrb	r3, [r7, #25]
 8001f96:	4053      	eors	r3, r2
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	80fb      	strh	r3, [r7, #6]
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1e8      	bne.n	8001f82 <u8g2_ll_hvline_vertical_top_lsb+0x92>
 8001fb0:	e038      	b.n	8002024 <u8g2_ll_hvline_vertical_top_lsb+0x134>
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	781a      	ldrb	r2, [r3, #0]
 8001fb6:	7ebb      	ldrb	r3, [r7, #26]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	701a      	strb	r2, [r3, #0]
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	781a      	ldrb	r2, [r3, #0]
 8001fc4:	7e7b      	ldrb	r3, [r7, #25]
 8001fc6:	4053      	eors	r3, r2
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	701a      	strb	r2, [r3, #0]
 8001fce:	7efb      	ldrb	r3, [r7, #27]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	76fb      	strb	r3, [r7, #27]
 8001fd4:	7efb      	ldrb	r3, [r7, #27]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	76fb      	strb	r3, [r7, #27]
 8001fdc:	88fb      	ldrh	r3, [r7, #6]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	80fb      	strh	r3, [r7, #6]
 8001fe2:	7efb      	ldrb	r3, [r7, #27]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d114      	bne.n	8002012 <u8g2_ll_hvline_vertical_top_lsb+0x122>
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8001fec:	461a      	mov	r2, r3
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	61fb      	str	r3, [r7, #28]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d801      	bhi.n	8002002 <u8g2_ll_hvline_vertical_top_lsb+0x112>
 8001ffe:	2301      	movs	r3, #1
 8002000:	76bb      	strb	r3, [r7, #26]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8002008:	2b01      	cmp	r3, #1
 800200a:	d008      	beq.n	800201e <u8g2_ll_hvline_vertical_top_lsb+0x12e>
 800200c:	2301      	movs	r3, #1
 800200e:	767b      	strb	r3, [r7, #25]
 8002010:	e005      	b.n	800201e <u8g2_ll_hvline_vertical_top_lsb+0x12e>
 8002012:	7ebb      	ldrb	r3, [r7, #26]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	76bb      	strb	r3, [r7, #26]
 8002018:	7e7b      	ldrb	r3, [r7, #25]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	767b      	strb	r3, [r7, #25]
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1c6      	bne.n	8001fb2 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
 8002024:	bf00      	nop
 8002026:	3724      	adds	r7, #36	; 0x24
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <u8g2_SetMaxClipWindow>:
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002058:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	4798      	blx	r3
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <u8g2_SetupBuffer>:
 800206e:	b580      	push	{r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	4613      	mov	r3, r2
 800207c:	71fb      	strb	r3, [r7, #7]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2200      	movs	r2, #0
 8002082:	659a      	str	r2, [r3, #88]	; 0x58
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	62da      	str	r2, [r3, #44]	; 0x2c
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	635a      	str	r2, [r3, #52]	; 0x34
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	79fa      	ldrb	r2, [r7, #7]
 8002094:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	631a      	str	r2, [r3, #48]	; 0x30
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68f8      	ldr	r0, [r7, #12]
 80020d6:	4798      	blx	r3
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f7ff ffa9 	bl	8002030 <u8g2_SetMaxClipWindow>
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f7ff fd84 	bl	8001bec <u8g2_SetFontPosBaseline>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80020ec:	bf00      	nop
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <u8g2_update_dimension_common>:
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002108:	81fb      	strh	r3, [r7, #14]
 800210a:	89fb      	ldrh	r3, [r7, #14]
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	81fb      	strh	r3, [r7, #14]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	89fa      	ldrh	r2, [r7, #14]
 8002114:	879a      	strh	r2, [r3, #60]	; 0x3c
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	7c1b      	ldrb	r3, [r3, #16]
 800211a:	81fb      	strh	r3, [r7, #14]
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	81fb      	strh	r3, [r7, #14]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	89fa      	ldrh	r2, [r7, #14]
 8002126:	875a      	strh	r2, [r3, #58]	; 0x3a
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800212e:	81fb      	strh	r3, [r7, #14]
 8002130:	89fb      	ldrh	r3, [r7, #14]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	81fb      	strh	r3, [r7, #14]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	89fa      	ldrh	r2, [r7, #14]
 800213a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002142:	81fb      	strh	r3, [r7, #14]
 8002144:	89fb      	ldrh	r3, [r7, #14]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800214c:	4413      	add	r3, r2
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	7c52      	ldrb	r2, [r2, #17]
 8002152:	4293      	cmp	r3, r2
 8002154:	dd08      	ble.n	8002168 <u8g2_update_dimension_common+0x74>
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	7c5b      	ldrb	r3, [r3, #17]
 800215a:	b29a      	uxth	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002162:	b29b      	uxth	r3, r3
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	81fb      	strh	r3, [r7, #14]
 8002168:	89fb      	ldrh	r3, [r7, #14]
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	81fb      	strh	r3, [r7, #14]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800218a:	89fb      	ldrh	r3, [r7, #14]
 800218c:	4413      	add	r3, r2
 800218e:	b29a      	uxth	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	8a9a      	ldrh	r2, [r3, #20]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	8ada      	ldrh	r2, [r3, #22]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80021aa:	bf00      	nop
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <u8g2_apply_clip_window>:
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af02      	add	r7, sp, #8
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	4603      	mov	r3, r0
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff fe5d 	bl	8001e9a <u8g2_IsIntersection>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d104      	bne.n	80021f0 <u8g2_apply_clip_window+0x3a>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 80021ee:	e03b      	b.n	8002268 <u8g2_apply_clip_window+0xb2>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002204:	429a      	cmp	r2, r3
 8002206:	d205      	bcs.n	8002214 <u8g2_apply_clip_window+0x5e>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002220:	429a      	cmp	r2, r3
 8002222:	d905      	bls.n	8002230 <u8g2_apply_clip_window+0x7a>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800223c:	429a      	cmp	r2, r3
 800223e:	d205      	bcs.n	800224c <u8g2_apply_clip_window+0x96>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002258:	429a      	cmp	r2, r3
 800225a:	d905      	bls.n	8002268 <u8g2_apply_clip_window+0xb2>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <u8g2_update_dimension_r0>:
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff ff3b 	bl	80020f4 <u8g2_update_dimension_common>
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <u8g2_update_page_win_r0>:
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff ff7b 	bl	80021b6 <u8g2_apply_clip_window>
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <u8g2_draw_l90_r0>:
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	4608      	mov	r0, r1
 80022d2:	4611      	mov	r1, r2
 80022d4:	461a      	mov	r2, r3
 80022d6:	4603      	mov	r3, r0
 80022d8:	817b      	strh	r3, [r7, #10]
 80022da:	460b      	mov	r3, r1
 80022dc:	813b      	strh	r3, [r7, #8]
 80022de:	4613      	mov	r3, r2
 80022e0:	80fb      	strh	r3, [r7, #6]
 80022e2:	88f8      	ldrh	r0, [r7, #6]
 80022e4:	893a      	ldrh	r2, [r7, #8]
 80022e6:	8979      	ldrh	r1, [r7, #10]
 80022e8:	7e3b      	ldrb	r3, [r7, #24]
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	4603      	mov	r3, r0
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f7ff fcf4 	bl	8001cdc <u8g2_draw_hv_line_2dir>
 80022f4:	bf00      	nop
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <u8x8_utf8_init>:
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <u8x8_ascii_next>:
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	70fb      	strb	r3, [r7, #3]
 8002324:	78fb      	ldrb	r3, [r7, #3]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <u8x8_ascii_next+0x18>
 800232a:	78fb      	ldrb	r3, [r7, #3]
 800232c:	2b0a      	cmp	r3, #10
 800232e:	d102      	bne.n	8002336 <u8x8_ascii_next+0x1e>
 8002330:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002334:	e001      	b.n	800233a <u8x8_ascii_next+0x22>
 8002336:	78fb      	ldrb	r3, [r7, #3]
 8002338:	b29b      	uxth	r3, r3
 800233a:	4618      	mov	r0, r3
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <u8x8_byte_SendBytes>:
 8002346:	b590      	push	{r4, r7, lr}
 8002348:	b085      	sub	sp, #20
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	460b      	mov	r3, r1
 8002350:	607a      	str	r2, [r7, #4]
 8002352:	72fb      	strb	r3, [r7, #11]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	691c      	ldr	r4, [r3, #16]
 8002358:	7afa      	ldrb	r2, [r7, #11]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2117      	movs	r1, #23
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	47a0      	blx	r4
 8002362:	4603      	mov	r3, r0
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	bd90      	pop	{r4, r7, pc}

0800236c <u8x8_byte_SendByte>:
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	70fb      	strb	r3, [r7, #3]
 8002378:	1cfb      	adds	r3, r7, #3
 800237a:	461a      	mov	r2, r3
 800237c:	2101      	movs	r1, #1
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff ffe1 	bl	8002346 <u8x8_byte_SendBytes>
 8002384:	4603      	mov	r3, r0
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <u8x8_byte_StartTransfer>:
 800238e:	b590      	push	{r4, r7, lr}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691c      	ldr	r4, [r3, #16]
 800239a:	2300      	movs	r3, #0
 800239c:	2200      	movs	r2, #0
 800239e:	2118      	movs	r1, #24
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	47a0      	blx	r4
 80023a4:	4603      	mov	r3, r0
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd90      	pop	{r4, r7, pc}

080023ae <u8x8_byte_EndTransfer>:
 80023ae:	b590      	push	{r4, r7, lr}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691c      	ldr	r4, [r3, #16]
 80023ba:	2300      	movs	r3, #0
 80023bc:	2200      	movs	r2, #0
 80023be:	2119      	movs	r1, #25
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	47a0      	blx	r4
 80023c4:	4603      	mov	r3, r0
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd90      	pop	{r4, r7, pc}

080023ce <u8x8_cad_SendCmd>:
 80023ce:	b590      	push	{r4, r7, lr}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	460b      	mov	r3, r1
 80023d8:	70fb      	strb	r3, [r7, #3]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68dc      	ldr	r4, [r3, #12]
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	2300      	movs	r3, #0
 80023e2:	2115      	movs	r1, #21
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	47a0      	blx	r4
 80023e8:	4603      	mov	r3, r0
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd90      	pop	{r4, r7, pc}

080023f2 <u8x8_cad_SendArg>:
 80023f2:	b590      	push	{r4, r7, lr}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	70fb      	strb	r3, [r7, #3]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68dc      	ldr	r4, [r3, #12]
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	2300      	movs	r3, #0
 8002406:	2116      	movs	r1, #22
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	47a0      	blx	r4
 800240c:	4603      	mov	r3, r0
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bd90      	pop	{r4, r7, pc}

08002416 <u8x8_cad_SendData>:
 8002416:	b590      	push	{r4, r7, lr}
 8002418:	b085      	sub	sp, #20
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	460b      	mov	r3, r1
 8002420:	607a      	str	r2, [r7, #4]
 8002422:	72fb      	strb	r3, [r7, #11]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	68dc      	ldr	r4, [r3, #12]
 8002428:	7afa      	ldrb	r2, [r7, #11]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2117      	movs	r1, #23
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	47a0      	blx	r4
 8002432:	4603      	mov	r3, r0
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bd90      	pop	{r4, r7, pc}

0800243c <u8x8_cad_StartTransfer>:
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68dc      	ldr	r4, [r3, #12]
 8002448:	2300      	movs	r3, #0
 800244a:	2200      	movs	r2, #0
 800244c:	2118      	movs	r1, #24
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	47a0      	blx	r4
 8002452:	4603      	mov	r3, r0
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bd90      	pop	{r4, r7, pc}

0800245c <u8x8_cad_EndTransfer>:
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68dc      	ldr	r4, [r3, #12]
 8002468:	2300      	movs	r3, #0
 800246a:	2200      	movs	r2, #0
 800246c:	2119      	movs	r1, #25
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	47a0      	blx	r4
 8002472:	4603      	mov	r3, r0
 8002474:	4618      	mov	r0, r3
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	bd90      	pop	{r4, r7, pc}

0800247c <u8x8_cad_SendSequence>:
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	3301      	adds	r3, #1
 8002490:	603b      	str	r3, [r7, #0]
 8002492:	7bfb      	ldrb	r3, [r7, #15]
 8002494:	2bfe      	cmp	r3, #254	; 0xfe
 8002496:	d031      	beq.n	80024fc <u8x8_cad_SendSequence+0x80>
 8002498:	2bfe      	cmp	r3, #254	; 0xfe
 800249a:	dc3d      	bgt.n	8002518 <u8x8_cad_SendSequence+0x9c>
 800249c:	2b19      	cmp	r3, #25
 800249e:	dc3b      	bgt.n	8002518 <u8x8_cad_SendSequence+0x9c>
 80024a0:	2b18      	cmp	r3, #24
 80024a2:	da23      	bge.n	80024ec <u8x8_cad_SendSequence+0x70>
 80024a4:	2b16      	cmp	r3, #22
 80024a6:	dc02      	bgt.n	80024ae <u8x8_cad_SendSequence+0x32>
 80024a8:	2b15      	cmp	r3, #21
 80024aa:	da03      	bge.n	80024b4 <u8x8_cad_SendSequence+0x38>
 80024ac:	e034      	b.n	8002518 <u8x8_cad_SendSequence+0x9c>
 80024ae:	2b17      	cmp	r3, #23
 80024b0:	d00e      	beq.n	80024d0 <u8x8_cad_SendSequence+0x54>
 80024b2:	e031      	b.n	8002518 <u8x8_cad_SendSequence+0x9c>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	73bb      	strb	r3, [r7, #14]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68dc      	ldr	r4, [r3, #12]
 80024be:	7bba      	ldrb	r2, [r7, #14]
 80024c0:	7bf9      	ldrb	r1, [r7, #15]
 80024c2:	2300      	movs	r3, #0
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	47a0      	blx	r4
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	3301      	adds	r3, #1
 80024cc:	603b      	str	r3, [r7, #0]
 80024ce:	e022      	b.n	8002516 <u8x8_cad_SendSequence+0x9a>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	73bb      	strb	r3, [r7, #14]
 80024d6:	f107 030e 	add.w	r3, r7, #14
 80024da:	461a      	mov	r2, r3
 80024dc:	2101      	movs	r1, #1
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff ff99 	bl	8002416 <u8x8_cad_SendData>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	3301      	adds	r3, #1
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	e014      	b.n	8002516 <u8x8_cad_SendSequence+0x9a>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68dc      	ldr	r4, [r3, #12]
 80024f0:	7bf9      	ldrb	r1, [r7, #15]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2200      	movs	r2, #0
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	47a0      	blx	r4
 80024fa:	e00c      	b.n	8002516 <u8x8_cad_SendSequence+0x9a>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	73bb      	strb	r3, [r7, #14]
 8002502:	7bbb      	ldrb	r3, [r7, #14]
 8002504:	461a      	mov	r2, r3
 8002506:	2129      	movs	r1, #41	; 0x29
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fa0a 	bl	8002922 <u8x8_gpio_call>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	3301      	adds	r3, #1
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	bf00      	nop
 8002516:	e7b6      	b.n	8002486 <u8x8_cad_SendSequence+0xa>
 8002518:	bf00      	nop
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	bd90      	pop	{r4, r7, pc}

08002520 <u8x8_i2c_data_transfer>:
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	460b      	mov	r3, r1
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	72fb      	strb	r3, [r7, #11]
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f7ff ff2d 	bl	800238e <u8x8_byte_StartTransfer>
 8002534:	2140      	movs	r1, #64	; 0x40
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f7ff ff18 	bl	800236c <u8x8_byte_SendByte>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	691c      	ldr	r4, [r3, #16]
 8002540:	7afa      	ldrb	r2, [r7, #11]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2117      	movs	r1, #23
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	47a0      	blx	r4
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f7ff ff2f 	bl	80023ae <u8x8_byte_EndTransfer>
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	bd90      	pop	{r4, r7, pc}

08002558 <u8x8_cad_ssd13xx_i2c>:
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	460b      	mov	r3, r1
 8002564:	72fb      	strb	r3, [r7, #11]
 8002566:	4613      	mov	r3, r2
 8002568:	72bb      	strb	r3, [r7, #10]
 800256a:	7afb      	ldrb	r3, [r7, #11]
 800256c:	3b14      	subs	r3, #20
 800256e:	2b05      	cmp	r3, #5
 8002570:	d848      	bhi.n	8002604 <u8x8_cad_ssd13xx_i2c+0xac>
 8002572:	a201      	add	r2, pc, #4	; (adr r2, 8002578 <u8x8_cad_ssd13xx_i2c+0x20>)
 8002574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002578:	080025e1 	.word	0x080025e1
 800257c:	08002591 	.word	0x08002591
 8002580:	08002591 	.word	0x08002591
 8002584:	080025b1 	.word	0x080025b1
 8002588:	08002609 	.word	0x08002609
 800258c:	08002609 	.word	0x08002609
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f7ff fefc 	bl	800238e <u8x8_byte_StartTransfer>
 8002596:	2100      	movs	r1, #0
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f7ff fee7 	bl	800236c <u8x8_byte_SendByte>
 800259e:	7abb      	ldrb	r3, [r7, #10]
 80025a0:	4619      	mov	r1, r3
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f7ff fee2 	bl	800236c <u8x8_byte_SendByte>
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f7ff ff00 	bl	80023ae <u8x8_byte_EndTransfer>
 80025ae:	e02c      	b.n	800260a <u8x8_cad_ssd13xx_i2c+0xb2>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	e00a      	b.n	80025cc <u8x8_cad_ssd13xx_i2c+0x74>
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	2118      	movs	r1, #24
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f7ff ffb0 	bl	8002520 <u8x8_i2c_data_transfer>
 80025c0:	7abb      	ldrb	r3, [r7, #10]
 80025c2:	3b18      	subs	r3, #24
 80025c4:	72bb      	strb	r3, [r7, #10]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3318      	adds	r3, #24
 80025ca:	617b      	str	r3, [r7, #20]
 80025cc:	7abb      	ldrb	r3, [r7, #10]
 80025ce:	2b18      	cmp	r3, #24
 80025d0:	d8f1      	bhi.n	80025b6 <u8x8_cad_ssd13xx_i2c+0x5e>
 80025d2:	7abb      	ldrb	r3, [r7, #10]
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	4619      	mov	r1, r3
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f7ff ffa1 	bl	8002520 <u8x8_i2c_data_transfer>
 80025de:	e014      	b.n	800260a <u8x8_cad_ssd13xx_i2c+0xb2>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025e6:	2bff      	cmp	r3, #255	; 0xff
 80025e8:	d103      	bne.n	80025f2 <u8x8_cad_ssd13xx_i2c+0x9a>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2278      	movs	r2, #120	; 0x78
 80025ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	691c      	ldr	r4, [r3, #16]
 80025f6:	7aba      	ldrb	r2, [r7, #10]
 80025f8:	7af9      	ldrb	r1, [r7, #11]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	47a0      	blx	r4
 8002600:	4603      	mov	r3, r0
 8002602:	e003      	b.n	800260c <u8x8_cad_ssd13xx_i2c+0xb4>
 8002604:	2300      	movs	r3, #0
 8002606:	e001      	b.n	800260c <u8x8_cad_ssd13xx_i2c+0xb4>
 8002608:	bf00      	nop
 800260a:	2301      	movs	r3, #1
 800260c:	4618      	mov	r0, r3
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	bd90      	pop	{r4, r7, pc}

08002614 <u8x8_d_ssd1305_generic>:
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	72fb      	strb	r3, [r7, #11]
 8002622:	4613      	mov	r3, r2
 8002624:	72bb      	strb	r3, [r7, #10]
 8002626:	7afb      	ldrb	r3, [r7, #11]
 8002628:	2b0f      	cmp	r3, #15
 800262a:	d006      	beq.n	800263a <u8x8_d_ssd1305_generic+0x26>
 800262c:	2b0f      	cmp	r3, #15
 800262e:	dc67      	bgt.n	8002700 <u8x8_d_ssd1305_generic+0xec>
 8002630:	2b0b      	cmp	r3, #11
 8002632:	d048      	beq.n	80026c6 <u8x8_d_ssd1305_generic+0xb2>
 8002634:	2b0e      	cmp	r3, #14
 8002636:	d053      	beq.n	80026e0 <u8x8_d_ssd1305_generic+0xcc>
 8002638:	e062      	b.n	8002700 <u8x8_d_ssd1305_generic+0xec>
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f7ff fefe 	bl	800243c <u8x8_cad_StartTransfer>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	795b      	ldrb	r3, [r3, #5]
 8002644:	75fb      	strb	r3, [r7, #23]
 8002646:	7dfb      	ldrb	r3, [r7, #23]
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	75fb      	strb	r3, [r7, #23]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	4413      	add	r3, r2
 8002656:	75fb      	strb	r3, [r7, #23]
 8002658:	2140      	movs	r1, #64	; 0x40
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f7ff feb7 	bl	80023ce <u8x8_cad_SendCmd>
 8002660:	7dfb      	ldrb	r3, [r7, #23]
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f043 0310 	orr.w	r3, r3, #16
 800266a:	b2db      	uxtb	r3, r3
 800266c:	4619      	mov	r1, r3
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f7ff fead 	bl	80023ce <u8x8_cad_SendCmd>
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	b2db      	uxtb	r3, r3
 800267c:	4619      	mov	r1, r3
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f7ff feb7 	bl	80023f2 <u8x8_cad_SendArg>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	799b      	ldrb	r3, [r3, #6]
 8002688:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800268c:	b2db      	uxtb	r3, r3
 800268e:	4619      	mov	r1, r3
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f7ff feae 	bl	80023f2 <u8x8_cad_SendArg>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	791b      	ldrb	r3, [r3, #4]
 800269a:	75bb      	strb	r3, [r7, #22]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	613b      	str	r3, [r7, #16]
 80026a2:	7dbb      	ldrb	r3, [r7, #22]
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4619      	mov	r1, r3
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7ff feb2 	bl	8002416 <u8x8_cad_SendData>
 80026b2:	7abb      	ldrb	r3, [r7, #10]
 80026b4:	3b01      	subs	r3, #1
 80026b6:	72bb      	strb	r3, [r7, #10]
 80026b8:	7abb      	ldrb	r3, [r7, #10]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1eb      	bne.n	8002696 <u8x8_d_ssd1305_generic+0x82>
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f7ff fecc 	bl	800245c <u8x8_cad_EndTransfer>
 80026c4:	e01e      	b.n	8002704 <u8x8_d_ssd1305_generic+0xf0>
 80026c6:	7abb      	ldrb	r3, [r7, #10]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d104      	bne.n	80026d6 <u8x8_d_ssd1305_generic+0xc2>
 80026cc:	4910      	ldr	r1, [pc, #64]	; (8002710 <u8x8_d_ssd1305_generic+0xfc>)
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f7ff fed4 	bl	800247c <u8x8_cad_SendSequence>
 80026d4:	e016      	b.n	8002704 <u8x8_d_ssd1305_generic+0xf0>
 80026d6:	490f      	ldr	r1, [pc, #60]	; (8002714 <u8x8_d_ssd1305_generic+0x100>)
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f7ff fecf 	bl	800247c <u8x8_cad_SendSequence>
 80026de:	e011      	b.n	8002704 <u8x8_d_ssd1305_generic+0xf0>
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f7ff feab 	bl	800243c <u8x8_cad_StartTransfer>
 80026e6:	2181      	movs	r1, #129	; 0x81
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7ff fe70 	bl	80023ce <u8x8_cad_SendCmd>
 80026ee:	7abb      	ldrb	r3, [r7, #10]
 80026f0:	4619      	mov	r1, r3
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f7ff fe7d 	bl	80023f2 <u8x8_cad_SendArg>
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f7ff feaf 	bl	800245c <u8x8_cad_EndTransfer>
 80026fe:	e001      	b.n	8002704 <u8x8_d_ssd1305_generic+0xf0>
 8002700:	2300      	movs	r3, #0
 8002702:	e000      	b.n	8002706 <u8x8_d_ssd1305_generic+0xf2>
 8002704:	2301      	movs	r3, #1
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	0800f5e8 	.word	0x0800f5e8
 8002714:	0800f5f0 	.word	0x0800f5f0

08002718 <u8x8_d_ssd1305_128x32_noname>:
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	72fb      	strb	r3, [r7, #11]
 8002726:	4613      	mov	r3, r2
 8002728:	72bb      	strb	r3, [r7, #10]
 800272a:	7aba      	ldrb	r2, [r7, #10]
 800272c:	7af9      	ldrb	r1, [r7, #11]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff ff6f 	bl	8002614 <u8x8_d_ssd1305_generic>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <u8x8_d_ssd1305_128x32_noname+0x28>
 800273c:	2301      	movs	r3, #1
 800273e:	e032      	b.n	80027a6 <u8x8_d_ssd1305_128x32_noname+0x8e>
 8002740:	7afb      	ldrb	r3, [r7, #11]
 8002742:	2b0d      	cmp	r3, #13
 8002744:	d006      	beq.n	8002754 <u8x8_d_ssd1305_128x32_noname+0x3c>
 8002746:	2b0d      	cmp	r3, #13
 8002748:	dc2a      	bgt.n	80027a0 <u8x8_d_ssd1305_128x32_noname+0x88>
 800274a:	2b09      	cmp	r3, #9
 800274c:	d023      	beq.n	8002796 <u8x8_d_ssd1305_128x32_noname+0x7e>
 800274e:	2b0a      	cmp	r3, #10
 8002750:	d019      	beq.n	8002786 <u8x8_d_ssd1305_128x32_noname+0x6e>
 8002752:	e025      	b.n	80027a0 <u8x8_d_ssd1305_128x32_noname+0x88>
 8002754:	7abb      	ldrb	r3, [r7, #10]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10a      	bne.n	8002770 <u8x8_d_ssd1305_128x32_noname+0x58>
 800275a:	4915      	ldr	r1, [pc, #84]	; (80027b0 <u8x8_d_ssd1305_128x32_noname+0x98>)
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f7ff fe8d 	bl	800247c <u8x8_cad_SendSequence>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	7c9a      	ldrb	r2, [r3, #18]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800276e:	e019      	b.n	80027a4 <u8x8_d_ssd1305_128x32_noname+0x8c>
 8002770:	4910      	ldr	r1, [pc, #64]	; (80027b4 <u8x8_d_ssd1305_128x32_noname+0x9c>)
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f7ff fe82 	bl	800247c <u8x8_cad_SendSequence>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	7cda      	ldrb	r2, [r3, #19]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002784:	e00e      	b.n	80027a4 <u8x8_d_ssd1305_128x32_noname+0x8c>
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 f82e 	bl	80027e8 <u8x8_d_helper_display_init>
 800278c:	490a      	ldr	r1, [pc, #40]	; (80027b8 <u8x8_d_ssd1305_128x32_noname+0xa0>)
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f7ff fe74 	bl	800247c <u8x8_cad_SendSequence>
 8002794:	e006      	b.n	80027a4 <u8x8_d_ssd1305_128x32_noname+0x8c>
 8002796:	4909      	ldr	r1, [pc, #36]	; (80027bc <u8x8_d_ssd1305_128x32_noname+0xa4>)
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 f811 	bl	80027c0 <u8x8_d_helper_display_setup_memory>
 800279e:	e001      	b.n	80027a4 <u8x8_d_ssd1305_128x32_noname+0x8c>
 80027a0:	2300      	movs	r3, #0
 80027a2:	e000      	b.n	80027a6 <u8x8_d_ssd1305_128x32_noname+0x8e>
 80027a4:	2301      	movs	r3, #1
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	0800f5f8 	.word	0x0800f5f8
 80027b4:	0800f604 	.word	0x0800f604
 80027b8:	0800f628 	.word	0x0800f628
 80027bc:	0800f610 	.word	0x0800f610

080027c0 <u8x8_d_helper_display_setup_memory>:
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	7c9a      	ldrb	r2, [r3, #18]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <u8x8_d_helper_display_init>:
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695c      	ldr	r4, [r3, #20]
 80027f4:	2300      	movs	r3, #0
 80027f6:	2200      	movs	r2, #0
 80027f8:	2128      	movs	r1, #40	; 0x28
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	47a0      	blx	r4
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68dc      	ldr	r4, [r3, #12]
 8002802:	2300      	movs	r3, #0
 8002804:	2200      	movs	r2, #0
 8002806:	2114      	movs	r1, #20
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	47a0      	blx	r4
 800280c:	2201      	movs	r2, #1
 800280e:	214b      	movs	r1, #75	; 0x4b
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f886 	bl	8002922 <u8x8_gpio_call>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	791b      	ldrb	r3, [r3, #4]
 800281c:	461a      	mov	r2, r3
 800281e:	2129      	movs	r1, #41	; 0x29
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f87e 	bl	8002922 <u8x8_gpio_call>
 8002826:	2200      	movs	r2, #0
 8002828:	214b      	movs	r1, #75	; 0x4b
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f879 	bl	8002922 <u8x8_gpio_call>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	791b      	ldrb	r3, [r3, #4]
 8002836:	461a      	mov	r2, r3
 8002838:	2129      	movs	r1, #41	; 0x29
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f871 	bl	8002922 <u8x8_gpio_call>
 8002840:	2201      	movs	r2, #1
 8002842:	214b      	movs	r1, #75	; 0x4b
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f86c 	bl	8002922 <u8x8_gpio_call>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	795b      	ldrb	r3, [r3, #5]
 8002850:	461a      	mov	r2, r3
 8002852:	2129      	movs	r1, #41	; 0x29
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 f864 	bl	8002922 <u8x8_gpio_call>
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	bd90      	pop	{r4, r7, pc}

08002862 <u8x8_DrawTile>:
 8002862:	b590      	push	{r4, r7, lr}
 8002864:	b085      	sub	sp, #20
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
 800286a:	4608      	mov	r0, r1
 800286c:	4611      	mov	r1, r2
 800286e:	461a      	mov	r2, r3
 8002870:	4603      	mov	r3, r0
 8002872:	70fb      	strb	r3, [r7, #3]
 8002874:	460b      	mov	r3, r1
 8002876:	70bb      	strb	r3, [r7, #2]
 8002878:	4613      	mov	r3, r2
 800287a:	707b      	strb	r3, [r7, #1]
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	737b      	strb	r3, [r7, #13]
 8002880:	78bb      	ldrb	r3, [r7, #2]
 8002882:	73bb      	strb	r3, [r7, #14]
 8002884:	787b      	ldrb	r3, [r7, #1]
 8002886:	733b      	strb	r3, [r7, #12]
 8002888:	6a3b      	ldr	r3, [r7, #32]
 800288a:	60bb      	str	r3, [r7, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689c      	ldr	r4, [r3, #8]
 8002890:	f107 0308 	add.w	r3, r7, #8
 8002894:	2201      	movs	r2, #1
 8002896:	210f      	movs	r1, #15
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	47a0      	blx	r4
 800289c:	4603      	mov	r3, r0
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}

080028a6 <u8x8_SetupMemory>:
 80028a6:	b590      	push	{r4, r7, lr}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689c      	ldr	r4, [r3, #8]
 80028b2:	2300      	movs	r3, #0
 80028b4:	2200      	movs	r2, #0
 80028b6:	2109      	movs	r1, #9
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	47a0      	blx	r4
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd90      	pop	{r4, r7, pc}

080028c4 <u8x8_InitDisplay>:
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689c      	ldr	r4, [r3, #8]
 80028d0:	2300      	movs	r3, #0
 80028d2:	2200      	movs	r2, #0
 80028d4:	210a      	movs	r1, #10
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	47a0      	blx	r4
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd90      	pop	{r4, r7, pc}

080028e2 <u8x8_SetPowerSave>:
 80028e2:	b590      	push	{r4, r7, lr}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	460b      	mov	r3, r1
 80028ec:	70fb      	strb	r3, [r7, #3]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689c      	ldr	r4, [r3, #8]
 80028f2:	78fa      	ldrb	r2, [r7, #3]
 80028f4:	2300      	movs	r3, #0
 80028f6:	210b      	movs	r1, #11
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	47a0      	blx	r4
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bd90      	pop	{r4, r7, pc}

08002904 <u8x8_RefreshDisplay>:
 8002904:	b590      	push	{r4, r7, lr}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689c      	ldr	r4, [r3, #8]
 8002910:	2300      	movs	r3, #0
 8002912:	2200      	movs	r2, #0
 8002914:	2110      	movs	r1, #16
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	47a0      	blx	r4
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bd90      	pop	{r4, r7, pc}

08002922 <u8x8_gpio_call>:
 8002922:	b590      	push	{r4, r7, lr}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
 800292a:	460b      	mov	r3, r1
 800292c:	70fb      	strb	r3, [r7, #3]
 800292e:	4613      	mov	r3, r2
 8002930:	70bb      	strb	r3, [r7, #2]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695c      	ldr	r4, [r3, #20]
 8002936:	78ba      	ldrb	r2, [r7, #2]
 8002938:	78f9      	ldrb	r1, [r7, #3]
 800293a:	2300      	movs	r3, #0
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	47a0      	blx	r4
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	bd90      	pop	{r4, r7, pc}

08002948 <u8x8_dummy_cb>:
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	607b      	str	r3, [r7, #4]
 8002952:	460b      	mov	r3, r1
 8002954:	72fb      	strb	r3, [r7, #11]
 8002956:	4613      	mov	r3, r2
 8002958:	72bb      	strb	r3, [r7, #10]
 800295a:	2300      	movs	r3, #0
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <u8x8_SetupDefaults>:
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a11      	ldr	r2, [pc, #68]	; (80029c0 <u8x8_SetupDefaults+0x58>)
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a10      	ldr	r2, [pc, #64]	; (80029c0 <u8x8_SetupDefaults+0x58>)
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a0e      	ldr	r2, [pc, #56]	; (80029c0 <u8x8_SetupDefaults+0x58>)
 8002986:	611a      	str	r2, [r3, #16]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a0d      	ldr	r2, [pc, #52]	; (80029c0 <u8x8_SetupDefaults+0x58>)
 800298c:	615a      	str	r2, [r3, #20]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	22ff      	movs	r2, #255	; 0xff
 80029a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	22ff      	movs	r2, #255	; 0xff
 80029b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	08002949 	.word	0x08002949

080029c4 <u8x8_Setup>:
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
 80029d0:	603b      	str	r3, [r7, #0]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f7ff ffc8 	bl	8002968 <u8x8_SetupDefaults>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	60da      	str	r2, [r3, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	611a      	str	r2, [r3, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	615a      	str	r2, [r3, #20]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f7ff ff58 	bl	80028a6 <u8x8_SetupMemory>
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	rotationSteps(dreal, dimag);
 8002a04:	493f      	ldr	r1, [pc, #252]	; (8002b04 <main+0x104>)
 8002a06:	4840      	ldr	r0, [pc, #256]	; (8002b08 <main+0x108>)
 8002a08:	f000 fcd2 	bl	80033b0 <rotationSteps>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a0c:	f001 fa45 	bl	8003e9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a10:	f000 f8a6 	bl	8002b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a14:	f000 fadc 	bl	8002fd0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a18:	f000 fabc 	bl	8002f94 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002a1c:	f000 fa8a 	bl	8002f34 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8002a20:	f000 f964 	bl	8002cec <MX_CAN1_Init>
  MX_I2C1_Init();
 8002a24:	f000 f9d6 	bl	8002dd4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002a28:	f000 f8fc 	bl	8002c24 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002a2c:	f000 f996 	bl	8002d5c <MX_DAC1_Init>
  MX_TIM6_Init();
 8002a30:	f000 fa14 	bl	8002e5c <MX_TIM6_Init>
  MX_TIM7_Init();
 8002a34:	f000 fa48 	bl	8002ec8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim7);
 8002a38:	4834      	ldr	r0, [pc, #208]	; (8002b0c <main+0x10c>)
 8002a3a:	f006 f911 	bl	8008c60 <HAL_TIM_Base_Start>

	HAL_TIM_Base_Start_IT(&htim6);
 8002a3e:	4834      	ldr	r0, [pc, #208]	; (8002b10 <main+0x110>)
 8002a40:	f006 f95a 	bl	8008cf8 <HAL_TIM_Base_Start_IT>

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002a44:	2100      	movs	r1, #0
 8002a46:	4833      	ldr	r0, [pc, #204]	; (8002b14 <main+0x114>)
 8002a48:	f002 ff54 	bl	80058f4 <HAL_DAC_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002a4c:	2110      	movs	r1, #16
 8002a4e:	4831      	ldr	r0, [pc, #196]	; (8002b14 <main+0x114>)
 8002a50:	f002 ff50 	bl	80058f4 <HAL_DAC_Start>

	setOutMuxBit(DRST_BIT, GPIO_PIN_RESET);
 8002a54:	2304      	movs	r3, #4
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fb5e 	bl	800311c <setOutMuxBit>
	delayMicro(2);
 8002a60:	2002      	movs	r0, #2
 8002a62:	f000 fb41 	bl	80030e8 <delayMicro>
	setOutMuxBit(DRST_BIT, GPIO_PIN_SET);
 8002a66:	2304      	movs	r3, #4
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f000 fb55 	bl	800311c <setOutMuxBit>
	u8g2_Setup_ssd1305_i2c_128x32_noname_f(&u8g2, U8G2_R0, u8x8_byte_i2c,
 8002a72:	4b29      	ldr	r3, [pc, #164]	; (8002b18 <main+0x118>)
 8002a74:	4a29      	ldr	r2, [pc, #164]	; (8002b1c <main+0x11c>)
 8002a76:	492a      	ldr	r1, [pc, #168]	; (8002b20 <main+0x120>)
 8002a78:	482a      	ldr	r0, [pc, #168]	; (8002b24 <main+0x124>)
 8002a7a:	f7fe fb17 	bl	80010ac <u8g2_Setup_ssd1305_i2c_128x32_noname_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&u8g2);
 8002a7e:	4829      	ldr	r0, [pc, #164]	; (8002b24 <main+0x124>)
 8002a80:	f7ff ff20 	bl	80028c4 <u8x8_InitDisplay>
	u8g2_ClearDisplay(&u8g2);
 8002a84:	4827      	ldr	r0, [pc, #156]	; (8002b24 <main+0x124>)
 8002a86:	f7fe faec 	bl	8001062 <u8g2_ClearDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4825      	ldr	r0, [pc, #148]	; (8002b24 <main+0x124>)
 8002a8e:	f7ff ff28 	bl	80028e2 <u8x8_SetPowerSave>
	setOutMuxBit(DEN_BIT, GPIO_PIN_SET);
 8002a92:	2303      	movs	r3, #3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2101      	movs	r1, #1
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 fb3f 	bl	800311c <setOutMuxBit>

	serialPrintln("charIOT-Key-C");
 8002a9e:	4822      	ldr	r0, [pc, #136]	; (8002b28 <main+0x128>)
 8002aa0:	f000 fb04 	bl	80030ac <serialPrintln>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8002aa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002aa8:	4920      	ldr	r1, [pc, #128]	; (8002b2c <main+0x12c>)
 8002aaa:	4821      	ldr	r0, [pc, #132]	; (8002b30 <main+0x130>)
 8002aac:	f001 fd62 	bl	8004574 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002ab0:	f007 f8a8 	bl	8009c04 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of keysMutex */
  keysMutexHandle = osMutexNew(&keysMutex_attributes);
 8002ab4:	481f      	ldr	r0, [pc, #124]	; (8002b34 <main+0x134>)
 8002ab6:	f007 f99c 	bl	8009df2 <osMutexNew>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4a1e      	ldr	r2, [pc, #120]	; (8002b38 <main+0x138>)
 8002abe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	osMutexRelease(keysMutexHandle);
 8002ac0:	4b1d      	ldr	r3, [pc, #116]	; (8002b38 <main+0x138>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f007 fa65 	bl	8009f94 <osMutexRelease>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002aca:	4a1c      	ldr	r2, [pc, #112]	; (8002b3c <main+0x13c>)
 8002acc:	2100      	movs	r1, #0
 8002ace:	481c      	ldr	r0, [pc, #112]	; (8002b40 <main+0x140>)
 8002ad0:	f007 f8e2 	bl	8009c98 <osThreadNew>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	4a1b      	ldr	r2, [pc, #108]	; (8002b44 <main+0x144>)
 8002ad8:	6013      	str	r3, [r2, #0]

  /* creation of scanKeys */
  scanKeysHandle = osThreadNew(scanKeysTask, NULL, &scanKeys_attributes);
 8002ada:	4a1b      	ldr	r2, [pc, #108]	; (8002b48 <main+0x148>)
 8002adc:	2100      	movs	r1, #0
 8002ade:	481b      	ldr	r0, [pc, #108]	; (8002b4c <main+0x14c>)
 8002ae0:	f007 f8da 	bl	8009c98 <osThreadNew>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	4a1a      	ldr	r2, [pc, #104]	; (8002b50 <main+0x150>)
 8002ae8:	6013      	str	r3, [r2, #0]

  /* creation of displayUpdate */
  displayUpdateHandle = osThreadNew(displayUpdateTask, NULL, &displayUpdate_attributes);
 8002aea:	4a1a      	ldr	r2, [pc, #104]	; (8002b54 <main+0x154>)
 8002aec:	2100      	movs	r1, #0
 8002aee:	481a      	ldr	r0, [pc, #104]	; (8002b58 <main+0x158>)
 8002af0:	f007 f8d2 	bl	8009c98 <osThreadNew>
 8002af4:	4603      	mov	r3, r0
 8002af6:	4a19      	ldr	r2, [pc, #100]	; (8002b5c <main+0x15c>)
 8002af8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002afa:	f007 f8a7 	bl	8009c4c <osKernelStart>
 8002afe:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200005f0 	.word	0x200005f0
 8002b08:	200005c0 	.word	0x200005c0
 8002b0c:	2000044c 	.word	0x2000044c
 8002b10:	20000400 	.word	0x20000400
 8002b14:	20000398 	.word	0x20000398
 8002b18:	080031a5 	.word	0x080031a5
 8002b1c:	080031c5 	.word	0x080031c5
 8002b20:	0800f5dc 	.word	0x0800f5dc
 8002b24:	2000052c 	.word	0x2000052c
 8002b28:	0800f114 	.word	0x0800f114
 8002b2c:	20000620 	.word	0x20000620
 8002b30:	200002c4 	.word	0x200002c4
 8002b34:	0800f6c8 	.word	0x0800f6c8
 8002b38:	20000528 	.word	0x20000528
 8002b3c:	0800f65c 	.word	0x0800f65c
 8002b40:	0800350d 	.word	0x0800350d
 8002b44:	2000051c 	.word	0x2000051c
 8002b48:	0800f680 	.word	0x0800f680
 8002b4c:	0800351d 	.word	0x0800351d
 8002b50:	20000520 	.word	0x20000520
 8002b54:	0800f6a4 	.word	0x0800f6a4
 8002b58:	0800356d 	.word	0x0800356d
 8002b5c:	20000524 	.word	0x20000524

08002b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b096      	sub	sp, #88	; 0x58
 8002b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	2244      	movs	r2, #68	; 0x44
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f00a faae 	bl	800d0d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b74:	463b      	mov	r3, r7
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	60da      	str	r2, [r3, #12]
 8002b80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002b82:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b86:	f004 fe5b 	bl	8007840 <HAL_PWREx_ControlVoltageScaling>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002b90:	f000 fe00 	bl	8003794 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b94:	f004 fe36 	bl	8007804 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002b98:	4b21      	ldr	r3, [pc, #132]	; (8002c20 <SystemClock_Config+0xc0>)
 8002b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9e:	4a20      	ldr	r2, [pc, #128]	; (8002c20 <SystemClock_Config+0xc0>)
 8002ba0:	f023 0318 	bic.w	r3, r3, #24
 8002ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002ba8:	2314      	movs	r3, #20
 8002baa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002bac:	2301      	movs	r3, #1
 8002bae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002bb8:	2360      	movs	r3, #96	; 0x60
 8002bba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002bc8:	2328      	movs	r3, #40	; 0x28
 8002bca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002bcc:	2307      	movs	r3, #7
 8002bce:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f004 fe85 	bl	80078ec <HAL_RCC_OscConfig>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002be8:	f000 fdd4 	bl	8003794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bec:	230f      	movs	r3, #15
 8002bee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c00:	463b      	mov	r3, r7
 8002c02:	2104      	movs	r1, #4
 8002c04:	4618      	mov	r0, r3
 8002c06:	f005 fa85 	bl	8008114 <HAL_RCC_ClockConfig>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002c10:	f000 fdc0 	bl	8003794 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002c14:	f005 feca 	bl	80089ac <HAL_RCCEx_EnableMSIPLLMode>
}
 8002c18:	bf00      	nop
 8002c1a:	3758      	adds	r7, #88	; 0x58
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40021000 	.word	0x40021000

08002c24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c2a:	463b      	mov	r3, r7
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	609a      	str	r2, [r3, #8]
 8002c34:	60da      	str	r2, [r3, #12]
 8002c36:	611a      	str	r2, [r3, #16]
 8002c38:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002c3a:	4b29      	ldr	r3, [pc, #164]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c3c:	4a29      	ldr	r2, [pc, #164]	; (8002ce4 <MX_ADC1_Init+0xc0>)
 8002c3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002c40:	4b27      	ldr	r3, [pc, #156]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c46:	4b26      	ldr	r3, [pc, #152]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c4c:	4b24      	ldr	r3, [pc, #144]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c52:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c58:	4b21      	ldr	r3, [pc, #132]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c5e:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c64:	4b1e      	ldr	r3, [pc, #120]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002c6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c70:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c78:	4b19      	ldr	r3, [pc, #100]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c7e:	4b18      	ldr	r3, [pc, #96]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002c84:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002c8c:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002c92:	4b13      	ldr	r3, [pc, #76]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c9a:	4811      	ldr	r0, [pc, #68]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002c9c:	f001 fb22 	bl	80042e4 <HAL_ADC_Init>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002ca6:	f000 fd75 	bl	8003794 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002caa:	4b0f      	ldr	r3, [pc, #60]	; (8002ce8 <MX_ADC1_Init+0xc4>)
 8002cac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002cae:	2306      	movs	r3, #6
 8002cb0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002cb6:	237f      	movs	r3, #127	; 0x7f
 8002cb8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002cba:	2304      	movs	r3, #4
 8002cbc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc2:	463b      	mov	r3, r7
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4806      	ldr	r0, [pc, #24]	; (8002ce0 <MX_ADC1_Init+0xbc>)
 8002cc8:	f001 fce2 	bl	8004690 <HAL_ADC_ConfigChannel>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002cd2:	f000 fd5f 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cd6:	bf00      	nop
 8002cd8:	3718      	adds	r7, #24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200002c4 	.word	0x200002c4
 8002ce4:	50040000 	.word	0x50040000
 8002ce8:	14f00020 	.word	0x14f00020

08002cec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002cf0:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002cf2:	4a19      	ldr	r2, [pc, #100]	; (8002d58 <MX_CAN1_Init+0x6c>)
 8002cf4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002cf8:	2228      	movs	r2, #40	; 0x28
 8002cfa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002cfc:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002d02:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d08:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d0c:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002d10:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d14:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d18:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002d1a:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8002d26:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002d2c:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002d3e:	4805      	ldr	r0, [pc, #20]	; (8002d54 <MX_CAN1_Init+0x68>)
 8002d40:	f002 f9a0 	bl	8005084 <HAL_CAN_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8002d4a:	f000 fd23 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20000370 	.word	0x20000370
 8002d58:	40006400 	.word	0x40006400

08002d5c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002d62:	1d3b      	adds	r3, r7, #4
 8002d64:	2224      	movs	r2, #36	; 0x24
 8002d66:	2100      	movs	r1, #0
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f00a f9b1 	bl	800d0d0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002d6e:	4b17      	ldr	r3, [pc, #92]	; (8002dcc <MX_DAC1_Init+0x70>)
 8002d70:	4a17      	ldr	r2, [pc, #92]	; (8002dd0 <MX_DAC1_Init+0x74>)
 8002d72:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002d74:	4815      	ldr	r0, [pc, #84]	; (8002dcc <MX_DAC1_Init+0x70>)
 8002d76:	f002 fd9b 	bl	80058b0 <HAL_DAC_Init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002d80:	f000 fd08 	bl	8003794 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002d84:	2300      	movs	r3, #0
 8002d86:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002d88:	2304      	movs	r3, #4
 8002d8a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8002d90:	2301      	movs	r3, #1
 8002d92:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	480b      	ldr	r0, [pc, #44]	; (8002dcc <MX_DAC1_Init+0x70>)
 8002da0:	f002 fe7e 	bl	8005aa0 <HAL_DAC_ConfigChannel>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002daa:	f000 fcf3 	bl	8003794 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002dae:	1d3b      	adds	r3, r7, #4
 8002db0:	2210      	movs	r2, #16
 8002db2:	4619      	mov	r1, r3
 8002db4:	4805      	ldr	r0, [pc, #20]	; (8002dcc <MX_DAC1_Init+0x70>)
 8002db6:	f002 fe73 	bl	8005aa0 <HAL_DAC_ConfigChannel>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8002dc0:	f000 fce8 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002dc4:	bf00      	nop
 8002dc6:	3728      	adds	r7, #40	; 0x28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	20000398 	.word	0x20000398
 8002dd0:	40007400 	.word	0x40007400

08002dd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002dda:	4a1e      	ldr	r2, [pc, #120]	; (8002e54 <MX_I2C1_Init+0x80>)
 8002ddc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F33;
 8002dde:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002de0:	4a1d      	ldr	r2, [pc, #116]	; (8002e58 <MX_I2C1_Init+0x84>)
 8002de2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002de4:	4b1a      	ldr	r3, [pc, #104]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002df0:	4b17      	ldr	r3, [pc, #92]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002dfc:	4b14      	ldr	r3, [pc, #80]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e02:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e08:	4b11      	ldr	r3, [pc, #68]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e0e:	4810      	ldr	r0, [pc, #64]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002e10:	f003 fb4a 	bl	80064a8 <HAL_I2C_Init>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e1a:	f000 fcbb 	bl	8003794 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e1e:	2100      	movs	r1, #0
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002e22:	f004 fc37 	bl	8007694 <HAL_I2CEx_ConfigAnalogFilter>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e2c:	f000 fcb2 	bl	8003794 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e30:	2100      	movs	r1, #0
 8002e32:	4807      	ldr	r0, [pc, #28]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002e34:	f004 fc79 	bl	800772a <HAL_I2CEx_ConfigDigitalFilter>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e3e:	f000 fca9 	bl	8003794 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002e42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002e46:	f004 fcbd 	bl	80077c4 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	200003ac 	.word	0x200003ac
 8002e54:	40005400 	.word	0x40005400
 8002e58:	00300f33 	.word	0x00300f33

08002e5c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e62:	1d3b      	adds	r3, r7, #4
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e6c:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e6e:	4a15      	ldr	r2, [pc, #84]	; (8002ec4 <MX_TIM6_Init+0x68>)
 8002e70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002e72:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e78:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 3636-1;
 8002e7e:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e80:	f640 6233 	movw	r2, #3635	; 0xe33
 8002e84:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e86:	4b0e      	ldr	r3, [pc, #56]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e8c:	480c      	ldr	r0, [pc, #48]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002e8e:	f005 fe8f 	bl	8008bb0 <HAL_TIM_Base_Init>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002e98:	f000 fc7c 	bl	8003794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_TIM6_Init+0x64>)
 8002eaa:	f006 f925 	bl	80090f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002eb4:	f000 fc6e 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002eb8:	bf00      	nop
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20000400 	.word	0x20000400
 8002ec4:	40001000 	.word	0x40001000

08002ec8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002ed8:	4b14      	ldr	r3, [pc, #80]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002eda:	4a15      	ldr	r2, [pc, #84]	; (8002f30 <MX_TIM7_Init+0x68>)
 8002edc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 80-1;
 8002ede:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002ee0:	224f      	movs	r2, #79	; 0x4f
 8002ee2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ee4:	4b11      	ldr	r3, [pc, #68]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8002eea:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002eec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002ef0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef2:	4b0e      	ldr	r3, [pc, #56]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002ef8:	480c      	ldr	r0, [pc, #48]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002efa:	f005 fe59 	bl	8008bb0 <HAL_TIM_Base_Init>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002f04:	f000 fc46 	bl	8003794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	4619      	mov	r1, r3
 8002f14:	4805      	ldr	r0, [pc, #20]	; (8002f2c <MX_TIM7_Init+0x64>)
 8002f16:	f006 f8ef 	bl	80090f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002f20:	f000 fc38 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002f24:	bf00      	nop
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	2000044c 	.word	0x2000044c
 8002f30:	40001400 	.word	0x40001400

08002f34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f38:	4b14      	ldr	r3, [pc, #80]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f3a:	4a15      	ldr	r2, [pc, #84]	; (8002f90 <MX_USART2_UART_Init+0x5c>)
 8002f3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f3e:	4b13      	ldr	r3, [pc, #76]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f46:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f4c:	4b0f      	ldr	r3, [pc, #60]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f52:	4b0e      	ldr	r3, [pc, #56]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f5a:	220c      	movs	r2, #12
 8002f5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f64:	4b09      	ldr	r3, [pc, #36]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f70:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f76:	4805      	ldr	r0, [pc, #20]	; (8002f8c <MX_USART2_UART_Init+0x58>)
 8002f78:	f006 f942 	bl	8009200 <HAL_UART_Init>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002f82:	f000 fc07 	bl	8003794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000498 	.word	0x20000498
 8002f90:	40004400 	.word	0x40004400

08002f94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f9a:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <MX_DMA_Init+0x38>)
 8002f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f9e:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <MX_DMA_Init+0x38>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6493      	str	r3, [r2, #72]	; 0x48
 8002fa6:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <MX_DMA_Init+0x38>)
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	607b      	str	r3, [r7, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2105      	movs	r1, #5
 8002fb6:	200b      	movs	r0, #11
 8002fb8:	f002 fc50 	bl	800585c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002fbc:	200b      	movs	r0, #11
 8002fbe:	f002 fc69 	bl	8005894 <HAL_NVIC_EnableIRQ>

}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40021000 	.word	0x40021000

08002fd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd6:	f107 030c 	add.w	r3, r7, #12
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	605a      	str	r2, [r3, #4]
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	60da      	str	r2, [r3, #12]
 8002fe4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fe6:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fea:	4a2e      	ldr	r2, [pc, #184]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8002fec:	f043 0304 	orr.w	r3, r3, #4
 8002ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ff2:	4b2c      	ldr	r3, [pc, #176]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ff6:	f003 0304 	and.w	r3, r3, #4
 8002ffa:	60bb      	str	r3, [r7, #8]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffe:	4b29      	ldr	r3, [pc, #164]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8003000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003002:	4a28      	ldr	r2, [pc, #160]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	64d3      	str	r3, [r2, #76]	; 0x4c
 800300a:	4b26      	ldr	r3, [pc, #152]	; (80030a4 <MX_GPIO_Init+0xd4>)
 800300c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003016:	4b23      	ldr	r3, [pc, #140]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8003018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301a:	4a22      	ldr	r2, [pc, #136]	; (80030a4 <MX_GPIO_Init+0xd4>)
 800301c:	f043 0302 	orr.w	r3, r3, #2
 8003020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <MX_GPIO_Init+0xd4>)
 8003024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	2140      	movs	r1, #64	; 0x40
 8003032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003036:	f003 fa1f 	bl	8006478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 800303a:	2200      	movs	r2, #0
 800303c:	213b      	movs	r1, #59	; 0x3b
 800303e:	481a      	ldr	r0, [pc, #104]	; (80030a8 <MX_GPIO_Init+0xd8>)
 8003040:	f003 fa1a 	bl	8006478 <HAL_GPIO_WritePin>
                          |OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : C0_Pin C2_Pin C1_Pin C3_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C2_Pin|C1_Pin|C3_Pin;
 8003044:	f44f 7362 	mov.w	r3, #904	; 0x388
 8003048:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003052:	f107 030c 	add.w	r3, r7, #12
 8003056:	4619      	mov	r1, r3
 8003058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800305c:	f003 f88a 	bl	8006174 <HAL_GPIO_Init>

  /*Configure GPIO pin : REN_Pin */
  GPIO_InitStruct.Pin = REN_Pin;
 8003060:	2340      	movs	r3, #64	; 0x40
 8003062:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003064:	2301      	movs	r3, #1
 8003066:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306c:	2300      	movs	r3, #0
 800306e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(REN_GPIO_Port, &GPIO_InitStruct);
 8003070:	f107 030c 	add.w	r3, r7, #12
 8003074:	4619      	mov	r1, r3
 8003076:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800307a:	f003 f87b 	bl	8006174 <HAL_GPIO_Init>

  /*Configure GPIO pins : RA0_Pin RA1_Pin LED_BUILTIN_Pin RA2_Pin
                           OUT_Pin */
  GPIO_InitStruct.Pin = RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 800307e:	233b      	movs	r3, #59	; 0x3b
 8003080:	60fb      	str	r3, [r7, #12]
                          |OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003082:	2301      	movs	r3, #1
 8003084:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308e:	f107 030c 	add.w	r3, r7, #12
 8003092:	4619      	mov	r1, r3
 8003094:	4804      	ldr	r0, [pc, #16]	; (80030a8 <MX_GPIO_Init+0xd8>)
 8003096:	f003 f86d 	bl	8006174 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800309a:	bf00      	nop
 800309c:	3720      	adds	r7, #32
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000
 80030a8:	48000400 	.word	0x48000400

080030ac <serialPrintln>:

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);

}

void serialPrintln(char val[]) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7fd f88b 	bl	80001d0 <strlen>
 80030ba:	4603      	mov	r3, r0
 80030bc:	b29a      	uxth	r2, r3
 80030be:	230a      	movs	r3, #10
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4808      	ldr	r0, [pc, #32]	; (80030e4 <serialPrintln+0x38>)
 80030c4:	f006 f8ea 	bl	800929c <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80030c8:	f640 230d 	movw	r3, #2573	; 0xa0d
 80030cc:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t*) newline, 2, 10);
 80030ce:	f107 010c 	add.w	r1, r7, #12
 80030d2:	230a      	movs	r3, #10
 80030d4:	2202      	movs	r2, #2
 80030d6:	4803      	ldr	r0, [pc, #12]	; (80030e4 <serialPrintln+0x38>)
 80030d8:	f006 f8e0 	bl	800929c <HAL_UART_Transmit>

}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000498 	.word	0x20000498

080030e8 <delayMicro>:

void delayMicro(uint16_t us) {
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	80fb      	strh	r3, [r7, #6]

	htim7.Instance->CNT = 0;
 80030f2:	4b09      	ldr	r3, [pc, #36]	; (8003118 <delayMicro+0x30>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2200      	movs	r2, #0
 80030f8:	625a      	str	r2, [r3, #36]	; 0x24
	while (htim7.Instance->CNT < us)
 80030fa:	bf00      	nop
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <delayMicro+0x30>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003102:	88fb      	ldrh	r3, [r7, #6]
 8003104:	429a      	cmp	r2, r3
 8003106:	d3f9      	bcc.n	80030fc <delayMicro+0x14>
		;

}
 8003108:	bf00      	nop
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	2000044c 	.word	0x2000044c

0800311c <setOutMuxBit>:

void setOutMuxBit(const uint8_t bitIdx, const bool value) {
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	460a      	mov	r2, r1
 8003126:	71fb      	strb	r3, [r7, #7]
 8003128:	4613      	mov	r3, r2
 800312a:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800312c:	2200      	movs	r2, #0
 800312e:	2140      	movs	r1, #64	; 0x40
 8003130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003134:	f003 f9a0 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, bitIdx & 0x01);
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	b2db      	uxtb	r3, r3
 8003140:	461a      	mov	r2, r3
 8003142:	2101      	movs	r1, #1
 8003144:	4816      	ldr	r0, [pc, #88]	; (80031a0 <setOutMuxBit+0x84>)
 8003146:	f003 f997 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, bitIdx & 0x02);
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	2102      	movs	r1, #2
 8003156:	4812      	ldr	r0, [pc, #72]	; (80031a0 <setOutMuxBit+0x84>)
 8003158:	f003 f98e 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, bitIdx & 0x04);
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	b2db      	uxtb	r3, r3
 8003164:	461a      	mov	r2, r3
 8003166:	2110      	movs	r1, #16
 8003168:	480d      	ldr	r0, [pc, #52]	; (80031a0 <setOutMuxBit+0x84>)
 800316a:	f003 f985 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, value);
 800316e:	79bb      	ldrb	r3, [r7, #6]
 8003170:	461a      	mov	r2, r3
 8003172:	2120      	movs	r1, #32
 8003174:	480a      	ldr	r0, [pc, #40]	; (80031a0 <setOutMuxBit+0x84>)
 8003176:	f003 f97f 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 800317a:	2201      	movs	r2, #1
 800317c:	2140      	movs	r1, #64	; 0x40
 800317e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003182:	f003 f979 	bl	8006478 <HAL_GPIO_WritePin>
	delayMicro(2);
 8003186:	2002      	movs	r0, #2
 8003188:	f7ff ffae 	bl	80030e8 <delayMicro>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800318c:	2200      	movs	r2, #0
 800318e:	2140      	movs	r1, #64	; 0x40
 8003190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003194:	f003 f970 	bl	8006478 <HAL_GPIO_WritePin>

}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	48000400 	.word	0x48000400

080031a4 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	607b      	str	r3, [r7, #4]
 80031ae:	460b      	mov	r3, r1
 80031b0:	72fb      	strb	r3, [r7, #11]
 80031b2:	4613      	mov	r3, r2
 80031b4:	72bb      	strb	r3, [r7, #10]

	return 1;
 80031b6:	2301      	movs	r3, #1

}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <u8x8_byte_i2c>:

uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	607b      	str	r3, [r7, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	72fb      	strb	r3, [r7, #11]
 80031d2:	4613      	mov	r3, r2
 80031d4:	72bb      	strb	r3, [r7, #10]

	static uint8_t buffer[32];
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg) {
 80031d6:	7afb      	ldrb	r3, [r7, #11]
 80031d8:	3b14      	subs	r3, #20
 80031da:	2b0c      	cmp	r3, #12
 80031dc:	d847      	bhi.n	800326e <u8x8_byte_i2c+0xaa>
 80031de:	a201      	add	r2, pc, #4	; (adr r2, 80031e4 <u8x8_byte_i2c+0x20>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	08003273 	.word	0x08003273
 80031e8:	0800326f 	.word	0x0800326f
 80031ec:	0800326f 	.word	0x0800326f
 80031f0:	08003219 	.word	0x08003219
 80031f4:	08003249 	.word	0x08003249
 80031f8:	08003251 	.word	0x08003251
 80031fc:	0800326f 	.word	0x0800326f
 8003200:	0800326f 	.word	0x0800326f
 8003204:	0800326f 	.word	0x0800326f
 8003208:	0800326f 	.word	0x0800326f
 800320c:	0800326f 	.word	0x0800326f
 8003210:	0800326f 	.word	0x0800326f
 8003214:	08003273 	.word	0x08003273
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	617b      	str	r3, [r7, #20]
		while (arg_int > 0) {
 800321c:	e010      	b.n	8003240 <u8x8_byte_i2c+0x7c>
			buffer[buf_idx++] = *data;
 800321e:	4b18      	ldr	r3, [pc, #96]	; (8003280 <u8x8_byte_i2c+0xbc>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	b2d1      	uxtb	r1, r2
 8003226:	4a16      	ldr	r2, [pc, #88]	; (8003280 <u8x8_byte_i2c+0xbc>)
 8003228:	7011      	strb	r1, [r2, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	7819      	ldrb	r1, [r3, #0]
 8003230:	4b14      	ldr	r3, [pc, #80]	; (8003284 <u8x8_byte_i2c+0xc0>)
 8003232:	5499      	strb	r1, [r3, r2]
			data++;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	3301      	adds	r3, #1
 8003238:	617b      	str	r3, [r7, #20]
			arg_int--;
 800323a:	7abb      	ldrb	r3, [r7, #10]
 800323c:	3b01      	subs	r3, #1
 800323e:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0) {
 8003240:	7abb      	ldrb	r3, [r7, #10]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1eb      	bne.n	800321e <u8x8_byte_i2c+0x5a>
		}
		break;
 8003246:	e015      	b.n	8003274 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_INIT:
		break;
	case U8X8_MSG_BYTE_SET_DC:
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 8003248:	4b0d      	ldr	r3, [pc, #52]	; (8003280 <u8x8_byte_i2c+0xbc>)
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]
		break;
 800324e:	e011      	b.n	8003274 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, u8x8_GetI2CAddress(u8x8),
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003256:	b299      	uxth	r1, r3
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <u8x8_byte_i2c+0xbc>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	b29b      	uxth	r3, r3
 800325e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003262:	9200      	str	r2, [sp, #0]
 8003264:	4a07      	ldr	r2, [pc, #28]	; (8003284 <u8x8_byte_i2c+0xc0>)
 8003266:	4808      	ldr	r0, [pc, #32]	; (8003288 <u8x8_byte_i2c+0xc4>)
 8003268:	f003 f9ae 	bl	80065c8 <HAL_I2C_Master_Transmit>
				(uint8_t*) buffer, buf_idx, HAL_MAX_DELAY);
		break;
 800326c:	e002      	b.n	8003274 <u8x8_byte_i2c+0xb0>
	default:
		return 0;
 800326e:	2300      	movs	r3, #0
 8003270:	e001      	b.n	8003276 <u8x8_byte_i2c+0xb2>
		break;
 8003272:	bf00      	nop
	}

	return 1;
 8003274:	2301      	movs	r3, #1

}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20002620 	.word	0x20002620
 8003284:	20002624 	.word	0x20002624
 8003288:	200003ac 	.word	0x200003ac

0800328c <setRow>:

void setRow(uint8_t rowIdx) {
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003296:	2200      	movs	r2, #0
 8003298:	2140      	movs	r1, #64	; 0x40
 800329a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800329e:	f003 f8eb 	bl	8006478 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, rowIdx & 0x01);
 80032a2:	79fb      	ldrb	r3, [r7, #7]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	461a      	mov	r2, r3
 80032ac:	2101      	movs	r1, #1
 80032ae:	480f      	ldr	r0, [pc, #60]	; (80032ec <setRow+0x60>)
 80032b0:	f003 f8e2 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, rowIdx & 0x02);
 80032b4:	79fb      	ldrb	r3, [r7, #7]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	461a      	mov	r2, r3
 80032be:	2102      	movs	r1, #2
 80032c0:	480a      	ldr	r0, [pc, #40]	; (80032ec <setRow+0x60>)
 80032c2:	f003 f8d9 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, rowIdx & 0x04);
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	2110      	movs	r1, #16
 80032d2:	4806      	ldr	r0, [pc, #24]	; (80032ec <setRow+0x60>)
 80032d4:	f003 f8d0 	bl	8006478 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 80032d8:	2201      	movs	r2, #1
 80032da:	2140      	movs	r1, #64	; 0x40
 80032dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032e0:	f003 f8ca 	bl	8006478 <HAL_GPIO_WritePin>

}
 80032e4:	bf00      	nop
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	48000400 	.word	0x48000400

080032f0 <readCols>:

uint8_t readCols() {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0

	uint8_t C0_val = HAL_GPIO_ReadPin(C0_GPIO_Port, C0_Pin);
 80032f6:	2108      	movs	r1, #8
 80032f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032fc:	f003 f8a4 	bl	8006448 <HAL_GPIO_ReadPin>
 8003300:	4603      	mov	r3, r0
 8003302:	71fb      	strb	r3, [r7, #7]
	uint8_t C1_val = HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin);
 8003304:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800330c:	f003 f89c 	bl	8006448 <HAL_GPIO_ReadPin>
 8003310:	4603      	mov	r3, r0
 8003312:	71bb      	strb	r3, [r7, #6]
	uint8_t C2_val = HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin);
 8003314:	2180      	movs	r1, #128	; 0x80
 8003316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800331a:	f003 f895 	bl	8006448 <HAL_GPIO_ReadPin>
 800331e:	4603      	mov	r3, r0
 8003320:	717b      	strb	r3, [r7, #5]
	uint8_t C3_val = HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin);
 8003322:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003326:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800332a:	f003 f88d 	bl	8006448 <HAL_GPIO_ReadPin>
 800332e:	4603      	mov	r3, r0
 8003330:	713b      	strb	r3, [r7, #4]

	return (C3_val << 3) | (C2_val << 2) | (C1_val << 1) | C0_val;
 8003332:	793b      	ldrb	r3, [r7, #4]
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	b25a      	sxtb	r2, r3
 8003338:	797b      	ldrb	r3, [r7, #5]
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	b25b      	sxtb	r3, r3
 800333e:	4313      	orrs	r3, r2
 8003340:	b25a      	sxtb	r2, r3
 8003342:	79bb      	ldrb	r3, [r7, #6]
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	b25b      	sxtb	r3, r3
 8003348:	4313      	orrs	r3, r2
 800334a:	b25a      	sxtb	r2, r3
 800334c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003350:	4313      	orrs	r3, r2
 8003352:	b25b      	sxtb	r3, r3
 8003354:	b2db      	uxtb	r3, r3

}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <readKeys>:

uint16_t readKeys() {
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0

	uint16_t keysRead = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	80fb      	strh	r3, [r7, #6]

	for (int i = 0; i <= 2; i++) {
 8003368:	2300      	movs	r3, #0
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	e018      	b.n	80033a0 <readKeys+0x42>

		setRow(i);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff ff8a 	bl	800328c <setRow>
		delayMicro(5);
 8003378:	2005      	movs	r0, #5
 800337a:	f7ff feb5 	bl	80030e8 <delayMicro>
		keysRead |= readCols() << (4 * i);
 800337e:	f7ff ffb7 	bl	80032f0 <readCols>
 8003382:	4603      	mov	r3, r0
 8003384:	461a      	mov	r2, r3
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	b21a      	sxth	r2, r3
 8003390:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003394:	4313      	orrs	r3, r2
 8003396:	b21b      	sxth	r3, r3
 8003398:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i <= 2; i++) {
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	3301      	adds	r3, #1
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	dde3      	ble.n	800336e <readKeys+0x10>

	}

	return keysRead;
 80033a6:	88fb      	ldrh	r3, [r7, #6]

}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <rotationSteps>:

void rotationSteps(float *dreal, float *dimag) {
 80033b0:	b5b0      	push	{r4, r5, r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]

	float phi;

	for (int i = 0; i < 12; i++) {
 80033ba:	2300      	movs	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	e067      	b.n	8003490 <rotationSteps+0xe0>

		phi = 2 * M_PI * fA * pow(2, (i - 9) / 12.0) / fs;
 80033c0:	4b3b      	ldr	r3, [pc, #236]	; (80034b0 <rotationSteps+0x100>)
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fd f870 	bl	80004a8 <__aeabi_f2d>
 80033c8:	a335      	add	r3, pc, #212	; (adr r3, 80034a0 <rotationSteps+0xf0>)
 80033ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ce:	f7fd f8c3 	bl	8000558 <__aeabi_dmul>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4614      	mov	r4, r2
 80033d8:	461d      	mov	r5, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3b09      	subs	r3, #9
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fd f850 	bl	8000484 <__aeabi_i2d>
 80033e4:	f04f 0200 	mov.w	r2, #0
 80033e8:	4b32      	ldr	r3, [pc, #200]	; (80034b4 <rotationSteps+0x104>)
 80033ea:	f7fd f9df 	bl	80007ac <__aeabi_ddiv>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	ec43 2b17 	vmov	d7, r2, r3
 80033f6:	eeb0 1a47 	vmov.f32	s2, s14
 80033fa:	eef0 1a67 	vmov.f32	s3, s15
 80033fe:	ed9f 0b2a 	vldr	d0, [pc, #168]	; 80034a8 <rotationSteps+0xf8>
 8003402:	f009 ffdd 	bl	800d3c0 <pow>
 8003406:	ec53 2b10 	vmov	r2, r3, d0
 800340a:	4620      	mov	r0, r4
 800340c:	4629      	mov	r1, r5
 800340e:	f7fd f8a3 	bl	8000558 <__aeabi_dmul>
 8003412:	4602      	mov	r2, r0
 8003414:	460b      	mov	r3, r1
 8003416:	4614      	mov	r4, r2
 8003418:	461d      	mov	r5, r3
 800341a:	4b27      	ldr	r3, [pc, #156]	; (80034b8 <rotationSteps+0x108>)
 800341c:	4618      	mov	r0, r3
 800341e:	f7fd f843 	bl	80004a8 <__aeabi_f2d>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	4620      	mov	r0, r4
 8003428:	4629      	mov	r1, r5
 800342a:	f7fd f9bf 	bl	80007ac <__aeabi_ddiv>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4610      	mov	r0, r2
 8003434:	4619      	mov	r1, r3
 8003436:	f7fd fb67 	bl	8000b08 <__aeabi_d2f>
 800343a:	4603      	mov	r3, r0
 800343c:	60bb      	str	r3, [r7, #8]
		dreal[i] = cos(phi);
 800343e:	68b8      	ldr	r0, [r7, #8]
 8003440:	f7fd f832 	bl	80004a8 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	ec43 2b10 	vmov	d0, r2, r3
 800344c:	f009 ff0c 	bl	800d268 <cos>
 8003450:	ec51 0b10 	vmov	r0, r1, d0
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	18d4      	adds	r4, r2, r3
 800345c:	f7fd fb54 	bl	8000b08 <__aeabi_d2f>
 8003460:	4603      	mov	r3, r0
 8003462:	6023      	str	r3, [r4, #0]
		dimag[i] = sin(phi);
 8003464:	68b8      	ldr	r0, [r7, #8]
 8003466:	f7fd f81f 	bl	80004a8 <__aeabi_f2d>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	ec43 2b10 	vmov	d0, r2, r3
 8003472:	f009 ff4d 	bl	800d310 <sin>
 8003476:	ec51 0b10 	vmov	r0, r1, d0
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	18d4      	adds	r4, r2, r3
 8003482:	f7fd fb41 	bl	8000b08 <__aeabi_d2f>
 8003486:	4603      	mov	r3, r0
 8003488:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < 12; i++) {
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3301      	adds	r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2b0b      	cmp	r3, #11
 8003494:	dd94      	ble.n	80033c0 <rotationSteps+0x10>

	}

}
 8003496:	bf00      	nop
 8003498:	bf00      	nop
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bdb0      	pop	{r4, r5, r7, pc}
 80034a0:	54442d18 	.word	0x54442d18
 80034a4:	401921fb 	.word	0x401921fb
 80034a8:	00000000 	.word	0x00000000
 80034ac:	40000000 	.word	0x40000000
 80034b0:	43dc0000 	.word	0x43dc0000
 80034b4:	40280000 	.word	0x40280000
 80034b8:	46abe000 	.word	0x46abe000

080034bc <HAL_ADC_ConvHalfCpltCallback>:

//callback for when half of the buffer is filled

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 80034c4:	2201      	movs	r2, #1
 80034c6:	2108      	movs	r1, #8
 80034c8:	4805      	ldr	r0, [pc, #20]	; (80034e0 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 80034ca:	f002 ffd5 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 80034ce:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80034d2:	f000 fd1b 	bl	8003f0c <HAL_Delay>
}
 80034d6:	bf00      	nop
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	48000400 	.word	0x48000400

080034e4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 80034ec:	2200      	movs	r2, #0
 80034ee:	2108      	movs	r1, #8
 80034f0:	4805      	ldr	r0, [pc, #20]	; (8003508 <HAL_ADC_ConvCpltCallback+0x24>)
 80034f2:	f002 ffc1 	bl	8006478 <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 80034f6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80034fa:	f000 fd07 	bl	8003f0c <HAL_Delay>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	48000400 	.word	0x48000400

0800350c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8003514:	2001      	movs	r0, #1
 8003516:	f006 fc51 	bl	8009dbc <osDelay>
 800351a:	e7fb      	b.n	8003514 <StartDefaultTask+0x8>

0800351c <scanKeysTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_scanKeysTask */
void scanKeysTask(void *argument)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN scanKeysTask */

	const TickType_t xFrequency = 50 / portTICK_PERIOD_MS;
 8003524:	2332      	movs	r3, #50	; 0x32
 8003526:	617b      	str	r3, [r7, #20]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8003528:	f008 f8e0 	bl	800b6ec <xTaskGetTickCount>
 800352c:	4603      	mov	r3, r0
 800352e:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for (;;) {

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8003530:	f107 030c 	add.w	r3, r7, #12
 8003534:	6979      	ldr	r1, [r7, #20]
 8003536:	4618      	mov	r0, r3
 8003538:	f007 ff0a 	bl	800b350 <vTaskDelayUntil>

		uint16_t localKeys = readKeys();
 800353c:	f7ff ff0f 	bl	800335e <readKeys>
 8003540:	4603      	mov	r3, r0
 8003542:	827b      	strh	r3, [r7, #18]

		osMutexAcquire(keysMutexHandle, osWaitForever);
 8003544:	4b07      	ldr	r3, [pc, #28]	; (8003564 <scanKeysTask+0x48>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800354c:	4618      	mov	r0, r3
 800354e:	f006 fcd6 	bl	8009efe <osMutexAcquire>

		__atomic_store_n(&keys, localKeys, __ATOMIC_RELAXED);
 8003552:	4a05      	ldr	r2, [pc, #20]	; (8003568 <scanKeysTask+0x4c>)
 8003554:	8a7b      	ldrh	r3, [r7, #18]
 8003556:	8013      	strh	r3, [r2, #0]

		osMutexRelease(keysMutexHandle);
 8003558:	4b02      	ldr	r3, [pc, #8]	; (8003564 <scanKeysTask+0x48>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f006 fd19 	bl	8009f94 <osMutexRelease>
	for (;;) {
 8003562:	e7e5      	b.n	8003530 <scanKeysTask+0x14>
 8003564:	20000528 	.word	0x20000528
 8003568:	20000000 	.word	0x20000000

0800356c <displayUpdateTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_displayUpdateTask */
void displayUpdateTask(void *argument)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayUpdateTask */

	const TickType_t xFrequency = 100 / portTICK_PERIOD_MS;
 8003574:	2364      	movs	r3, #100	; 0x64
 8003576:	617b      	str	r3, [r7, #20]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8003578:	f008 f8b8 	bl	800b6ec <xTaskGetTickCount>
 800357c:	4603      	mov	r3, r0
 800357e:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for (;;) {

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8003580:	f107 030c 	add.w	r3, r7, #12
 8003584:	6979      	ldr	r1, [r7, #20]
 8003586:	4618      	mov	r0, r3
 8003588:	f007 fee2 	bl	800b350 <vTaskDelayUntil>

		osMutexAcquire(keysMutexHandle, osWaitForever);
 800358c:	4b15      	ldr	r3, [pc, #84]	; (80035e4 <displayUpdateTask+0x78>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003594:	4618      	mov	r0, r3
 8003596:	f006 fcb2 	bl	8009efe <osMutexAcquire>

		uint16_t localKeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 800359a:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <displayUpdateTask+0x7c>)
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	827b      	strh	r3, [r7, #18]

		osMutexRelease(keysMutexHandle);
 80035a0:	4b10      	ldr	r3, [pc, #64]	; (80035e4 <displayUpdateTask+0x78>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f006 fcf5 	bl	8009f94 <osMutexRelease>

		u8g2_ClearBuffer(&u8g2);
 80035aa:	4810      	ldr	r0, [pc, #64]	; (80035ec <displayUpdateTask+0x80>)
 80035ac:	f7fd fc7e 	bl	8000eac <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80035b0:	490f      	ldr	r1, [pc, #60]	; (80035f0 <displayUpdateTask+0x84>)
 80035b2:	480e      	ldr	r0, [pc, #56]	; (80035ec <displayUpdateTask+0x80>)
 80035b4:	f7fe fb2a 	bl	8001c0c <u8g2_SetFont>

		if (localKeys == 0x0FFF) {
 80035b8:	8a7b      	ldrh	r3, [r7, #18]
 80035ba:	f640 72ff 	movw	r2, #4095	; 0xfff
 80035be:	4293      	cmp	r3, r2
 80035c0:	d106      	bne.n	80035d0 <displayUpdateTask+0x64>

			u8g2_DrawStr(&u8g2, 2, 20, "- ^_^ -");
 80035c2:	4b0c      	ldr	r3, [pc, #48]	; (80035f4 <displayUpdateTask+0x88>)
 80035c4:	2214      	movs	r2, #20
 80035c6:	2102      	movs	r1, #2
 80035c8:	4808      	ldr	r0, [pc, #32]	; (80035ec <displayUpdateTask+0x80>)
 80035ca:	f7fe fa7d 	bl	8001ac8 <u8g2_DrawStr>
 80035ce:	e005      	b.n	80035dc <displayUpdateTask+0x70>

		} else {

			u8g2_DrawStr(&u8g2, 2, 20, "- ^0^ -");
 80035d0:	4b09      	ldr	r3, [pc, #36]	; (80035f8 <displayUpdateTask+0x8c>)
 80035d2:	2214      	movs	r2, #20
 80035d4:	2102      	movs	r1, #2
 80035d6:	4805      	ldr	r0, [pc, #20]	; (80035ec <displayUpdateTask+0x80>)
 80035d8:	f7fe fa76 	bl	8001ac8 <u8g2_DrawStr>

		}

		u8g2_SendBuffer(&u8g2);
 80035dc:	4803      	ldr	r0, [pc, #12]	; (80035ec <displayUpdateTask+0x80>)
 80035de:	f7fd fcd8 	bl	8000f92 <u8g2_SendBuffer>
	for (;;) {
 80035e2:	e7cd      	b.n	8003580 <displayUpdateTask+0x14>
 80035e4:	20000528 	.word	0x20000528
 80035e8:	20000000 	.word	0x20000000
 80035ec:	2000052c 	.word	0x2000052c
 80035f0:	0800f14c 	.word	0x0800f14c
 80035f4:	0800f124 	.word	0x0800f124
 80035f8:	0800f12c 	.word	0x0800f12c

080035fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if (htim == &htim6) {
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a58      	ldr	r2, [pc, #352]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	f040 80a2 	bne.w	8003752 <HAL_TIM_PeriodElapsedCallback+0x156>

		HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 800360e:	2201      	movs	r2, #1
 8003610:	2108      	movs	r1, #8
 8003612:	4856      	ldr	r0, [pc, #344]	; (800376c <HAL_TIM_PeriodElapsedCallback+0x170>)
 8003614:	f002 ff30 	bl	8006478 <HAL_GPIO_WritePin>
		static float imag[12] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };

		float real2;
		float imag2;

		float Vadd = 0;
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]

		uint16_t localKeys;

		localKeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 800361e:	4b54      	ldr	r3, [pc, #336]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003620:	881b      	ldrh	r3, [r3, #0]
 8003622:	837b      	strh	r3, [r7, #26]

		for (int i = 0; i < 12; i++) {
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	e062      	b.n	80036f0 <HAL_TIM_PeriodElapsedCallback+0xf4>

			if (!(localKeys & 1)) {
 800362a:	8b7b      	ldrh	r3, [r7, #26]
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b00      	cmp	r3, #0
 8003632:	d157      	bne.n	80036e4 <HAL_TIM_PeriodElapsedCallback+0xe8>

				real2 = dreal[i] * real[i] - dimag[i] * imag[i];
 8003634:	4a4f      	ldr	r2, [pc, #316]	; (8003774 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	ed93 7a00 	vldr	s14, [r3]
 8003640:	4a4d      	ldr	r2, [pc, #308]	; (8003778 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	edd3 7a00 	vldr	s15, [r3]
 800364c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003650:	4a4a      	ldr	r2, [pc, #296]	; (800377c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	edd3 6a00 	vldr	s13, [r3]
 800365c:	4a48      	ldr	r2, [pc, #288]	; (8003780 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800366c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003670:	edc7 7a03 	vstr	s15, [r7, #12]
				imag2 = dimag[i] * real[i] + dreal[i] * imag[i];
 8003674:	4a41      	ldr	r2, [pc, #260]	; (800377c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	ed93 7a00 	vldr	s14, [r3]
 8003680:	4a3d      	ldr	r2, [pc, #244]	; (8003778 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	edd3 7a00 	vldr	s15, [r3]
 800368c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003690:	4a38      	ldr	r2, [pc, #224]	; (8003774 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	edd3 6a00 	vldr	s13, [r3]
 800369c:	4a38      	ldr	r2, [pc, #224]	; (8003780 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b0:	edc7 7a02 	vstr	s15, [r7, #8]

				real[i] = real2;
 80036b4:	4a30      	ldr	r2, [pc, #192]	; (8003778 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	601a      	str	r2, [r3, #0]
				imag[i] = imag2;
 80036c0:	4a2f      	ldr	r2, [pc, #188]	; (8003780 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	601a      	str	r2, [r3, #0]

				Vadd += real[i];
 80036cc:	4a2a      	ldr	r2, [pc, #168]	; (8003778 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4413      	add	r3, r2
 80036d4:	edd3 7a00 	vldr	s15, [r3]
 80036d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80036dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036e0:	edc7 7a07 	vstr	s15, [r7, #28]

			}

			localKeys >>= 1;
 80036e4:	8b7b      	ldrh	r3, [r7, #26]
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	837b      	strh	r3, [r7, #26]
		for (int i = 0; i < 12; i++) {
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	3301      	adds	r3, #1
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	2b0b      	cmp	r3, #11
 80036f4:	dd99      	ble.n	800362a <HAL_TIM_PeriodElapsedCallback+0x2e>

		}

		int16_t Vout = (int16_t) 1024 * Vadd / 12.0;
 80036f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80036fa:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003784 <HAL_TIM_PeriodElapsedCallback+0x188>
 80036fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003702:	ee17 0a90 	vmov	r0, s15
 8003706:	f7fc fecf 	bl	80004a8 <__aeabi_f2d>
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	4b1e      	ldr	r3, [pc, #120]	; (8003788 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003710:	f7fd f84c 	bl	80007ac <__aeabi_ddiv>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	4610      	mov	r0, r2
 800371a:	4619      	mov	r1, r3
 800371c:	f7fd f9cc 	bl	8000ab8 <__aeabi_d2iz>
 8003720:	4603      	mov	r3, r0
 8003722:	827b      	strh	r3, [r7, #18]

		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, Vout + 2048);
 8003724:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003728:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800372c:	2200      	movs	r2, #0
 800372e:	2100      	movs	r1, #0
 8003730:	4816      	ldr	r0, [pc, #88]	; (800378c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003732:	f002 f986 	bl	8005a42 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, Vout + 2048);
 8003736:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800373a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800373e:	2200      	movs	r2, #0
 8003740:	2110      	movs	r1, #16
 8003742:	4812      	ldr	r0, [pc, #72]	; (800378c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003744:	f002 f97d 	bl	8005a42 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin,
 8003748:	2200      	movs	r2, #0
 800374a:	2108      	movs	r1, #8
 800374c:	4807      	ldr	r0, [pc, #28]	; (800376c <HAL_TIM_PeriodElapsedCallback+0x170>)
 800374e:	f002 fe93 	bl	8006478 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);

	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a0e      	ldr	r2, [pc, #56]	; (8003790 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d101      	bne.n	8003760 <HAL_TIM_PeriodElapsedCallback+0x164>
    HAL_IncTick();
 800375c:	f000 fbb6 	bl	8003ecc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003760:	bf00      	nop
 8003762:	3720      	adds	r7, #32
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	20000400 	.word	0x20000400
 800376c:	48000400 	.word	0x48000400
 8003770:	20000000 	.word	0x20000000
 8003774:	200005c0 	.word	0x200005c0
 8003778:	20000004 	.word	0x20000004
 800377c:	200005f0 	.word	0x200005f0
 8003780:	20002644 	.word	0x20002644
 8003784:	44800000 	.word	0x44800000
 8003788:	40280000 	.word	0x40280000
 800378c:	20000398 	.word	0x20000398
 8003790:	40014400 	.word	0x40014400

08003794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003798:	b672      	cpsid	i
}
 800379a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800379c:	e7fe      	b.n	800379c <Error_Handler+0x8>
	...

080037a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a6:	4b11      	ldr	r3, [pc, #68]	; (80037ec <HAL_MspInit+0x4c>)
 80037a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037aa:	4a10      	ldr	r2, [pc, #64]	; (80037ec <HAL_MspInit+0x4c>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6613      	str	r3, [r2, #96]	; 0x60
 80037b2:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <HAL_MspInit+0x4c>)
 80037b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	607b      	str	r3, [r7, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037be:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <HAL_MspInit+0x4c>)
 80037c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c2:	4a0a      	ldr	r2, [pc, #40]	; (80037ec <HAL_MspInit+0x4c>)
 80037c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c8:	6593      	str	r3, [r2, #88]	; 0x58
 80037ca:	4b08      	ldr	r3, [pc, #32]	; (80037ec <HAL_MspInit+0x4c>)
 80037cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037d6:	2200      	movs	r2, #0
 80037d8:	210f      	movs	r1, #15
 80037da:	f06f 0001 	mvn.w	r0, #1
 80037de:	f002 f83d 	bl	800585c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037e2:	bf00      	nop
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000

080037f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b09e      	sub	sp, #120	; 0x78
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003808:	f107 0310 	add.w	r3, r7, #16
 800380c:	2254      	movs	r2, #84	; 0x54
 800380e:	2100      	movs	r1, #0
 8003810:	4618      	mov	r0, r3
 8003812:	f009 fc5d 	bl	800d0d0 <memset>
  if(hadc->Instance==ADC1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a3b      	ldr	r2, [pc, #236]	; (8003908 <HAL_ADC_MspInit+0x118>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d16e      	bne.n	80038fe <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003820:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003824:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003826:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800382a:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800382c:	2301      	movs	r3, #1
 800382e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003830:	2301      	movs	r3, #1
 8003832:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003834:	2310      	movs	r3, #16
 8003836:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003838:	2307      	movs	r3, #7
 800383a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800383c:	2302      	movs	r3, #2
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003840:	2302      	movs	r3, #2
 8003842:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003844:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003848:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800384a:	f107 0310 	add.w	r3, r7, #16
 800384e:	4618      	mov	r0, r3
 8003850:	f004 feb6 	bl	80085c0 <HAL_RCCEx_PeriphCLKConfig>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800385a:	f7ff ff9b 	bl	8003794 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800385e:	4b2b      	ldr	r3, [pc, #172]	; (800390c <HAL_ADC_MspInit+0x11c>)
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	4a2a      	ldr	r2, [pc, #168]	; (800390c <HAL_ADC_MspInit+0x11c>)
 8003864:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800386a:	4b28      	ldr	r3, [pc, #160]	; (800390c <HAL_ADC_MspInit+0x11c>)
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003876:	4b25      	ldr	r3, [pc, #148]	; (800390c <HAL_ADC_MspInit+0x11c>)
 8003878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800387a:	4a24      	ldr	r2, [pc, #144]	; (800390c <HAL_ADC_MspInit+0x11c>)
 800387c:	f043 0301 	orr.w	r3, r3, #1
 8003880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003882:	4b22      	ldr	r3, [pc, #136]	; (800390c <HAL_ADC_MspInit+0x11c>)
 8003884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = JOYY_Pin|JOYX_Pin;
 800388e:	2303      	movs	r3, #3
 8003890:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003892:	230b      	movs	r3, #11
 8003894:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003896:	2300      	movs	r3, #0
 8003898:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800389e:	4619      	mov	r1, r3
 80038a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038a4:	f002 fc66 	bl	8006174 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80038a8:	4b19      	ldr	r3, [pc, #100]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038aa:	4a1a      	ldr	r2, [pc, #104]	; (8003914 <HAL_ADC_MspInit+0x124>)
 80038ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80038ae:	4b18      	ldr	r3, [pc, #96]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038b4:	4b16      	ldr	r3, [pc, #88]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80038ba:	4b15      	ldr	r3, [pc, #84]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038bc:	2200      	movs	r2, #0
 80038be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80038c0:	4b13      	ldr	r3, [pc, #76]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038c2:	2280      	movs	r2, #128	; 0x80
 80038c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80038c6:	4b12      	ldr	r3, [pc, #72]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80038ce:	4b10      	ldr	r3, [pc, #64]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80038d6:	4b0e      	ldr	r3, [pc, #56]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038d8:	2220      	movs	r2, #32
 80038da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80038dc:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038de:	2200      	movs	r2, #0
 80038e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80038e2:	480b      	ldr	r0, [pc, #44]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038e4:	f002 fa00 	bl	8005ce8 <HAL_DMA_Init>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 80038ee:	f7ff ff51 	bl	8003794 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a06      	ldr	r2, [pc, #24]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038f6:	64da      	str	r2, [r3, #76]	; 0x4c
 80038f8:	4a05      	ldr	r2, [pc, #20]	; (8003910 <HAL_ADC_MspInit+0x120>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80038fe:	bf00      	nop
 8003900:	3778      	adds	r7, #120	; 0x78
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	50040000 	.word	0x50040000
 800390c:	40021000 	.word	0x40021000
 8003910:	20000328 	.word	0x20000328
 8003914:	40020008 	.word	0x40020008

08003918 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08a      	sub	sp, #40	; 0x28
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003920:	f107 0314 	add.w	r3, r7, #20
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	605a      	str	r2, [r3, #4]
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a29      	ldr	r2, [pc, #164]	; (80039dc <HAL_CAN_MspInit+0xc4>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d14b      	bne.n	80039d2 <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800393a:	4b29      	ldr	r3, [pc, #164]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 800393c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393e:	4a28      	ldr	r2, [pc, #160]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 8003940:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003944:	6593      	str	r3, [r2, #88]	; 0x58
 8003946:	4b26      	ldr	r3, [pc, #152]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 8003948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394e:	613b      	str	r3, [r7, #16]
 8003950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003952:	4b23      	ldr	r3, [pc, #140]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 8003954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003956:	4a22      	ldr	r2, [pc, #136]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800395e:	4b20      	ldr	r3, [pc, #128]	; (80039e0 <HAL_CAN_MspInit+0xc8>)
 8003960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800396a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800396e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003970:	2302      	movs	r3, #2
 8003972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003974:	2301      	movs	r3, #1
 8003976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003978:	2301      	movs	r3, #1
 800397a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800397c:	2309      	movs	r3, #9
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003980:	f107 0314 	add.w	r3, r7, #20
 8003984:	4619      	mov	r1, r3
 8003986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800398a:	f002 fbf3 	bl	8006174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800398e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003994:	2302      	movs	r3, #2
 8003996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	2300      	movs	r3, #0
 800399a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800399c:	2301      	movs	r3, #1
 800399e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80039a0:	2309      	movs	r3, #9
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a4:	f107 0314 	add.w	r3, r7, #20
 80039a8:	4619      	mov	r1, r3
 80039aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039ae:	f002 fbe1 	bl	8006174 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80039b2:	2200      	movs	r2, #0
 80039b4:	2105      	movs	r1, #5
 80039b6:	2013      	movs	r0, #19
 80039b8:	f001 ff50 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80039bc:	2013      	movs	r0, #19
 80039be:	f001 ff69 	bl	8005894 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80039c2:	2200      	movs	r2, #0
 80039c4:	2105      	movs	r1, #5
 80039c6:	2014      	movs	r0, #20
 80039c8:	f001 ff48 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80039cc:	2014      	movs	r0, #20
 80039ce:	f001 ff61 	bl	8005894 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80039d2:	bf00      	nop
 80039d4:	3728      	adds	r7, #40	; 0x28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40006400 	.word	0x40006400
 80039e0:	40021000 	.word	0x40021000

080039e4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	; 0x28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ec:	f107 0314 	add.w	r3, r7, #20
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	60da      	str	r2, [r3, #12]
 80039fa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a19      	ldr	r2, [pc, #100]	; (8003a68 <HAL_DAC_MspInit+0x84>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d12c      	bne.n	8003a60 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003a06:	4b19      	ldr	r3, [pc, #100]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0a:	4a18      	ldr	r2, [pc, #96]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003a10:	6593      	str	r3, [r2, #88]	; 0x58
 8003a12:	4b16      	ldr	r3, [pc, #88]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a1a:	613b      	str	r3, [r7, #16]
 8003a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1e:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a22:	4a12      	ldr	r2, [pc, #72]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a2a:	4b10      	ldr	r3, [pc, #64]	; (8003a6c <HAL_DAC_MspInit+0x88>)
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = OUTR_Pin|OUTL_Pin;
 8003a36:	2330      	movs	r3, #48	; 0x30
 8003a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a42:	f107 0314 	add.w	r3, r7, #20
 8003a46:	4619      	mov	r1, r3
 8003a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a4c:	f002 fb92 	bl	8006174 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003a50:	2200      	movs	r2, #0
 8003a52:	2105      	movs	r1, #5
 8003a54:	2036      	movs	r0, #54	; 0x36
 8003a56:	f001 ff01 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a5a:	2036      	movs	r0, #54	; 0x36
 8003a5c:	f001 ff1a 	bl	8005894 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003a60:	bf00      	nop
 8003a62:	3728      	adds	r7, #40	; 0x28
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40007400 	.word	0x40007400
 8003a6c:	40021000 	.word	0x40021000

08003a70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b09e      	sub	sp, #120	; 0x78
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a78:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	605a      	str	r2, [r3, #4]
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	60da      	str	r2, [r3, #12]
 8003a86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a88:	f107 0310 	add.w	r3, r7, #16
 8003a8c:	2254      	movs	r2, #84	; 0x54
 8003a8e:	2100      	movs	r1, #0
 8003a90:	4618      	mov	r0, r3
 8003a92:	f009 fb1d 	bl	800d0d0 <memset>
  if(hi2c->Instance==I2C1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a26      	ldr	r2, [pc, #152]	; (8003b34 <HAL_I2C_MspInit+0xc4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d145      	bne.n	8003b2c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003aa0:	2340      	movs	r3, #64	; 0x40
 8003aa2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aa8:	f107 0310 	add.w	r3, r7, #16
 8003aac:	4618      	mov	r0, r3
 8003aae:	f004 fd87 	bl	80085c0 <HAL_RCCEx_PeriphCLKConfig>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003ab8:	f7ff fe6c 	bl	8003794 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003abc:	4b1e      	ldr	r3, [pc, #120]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac0:	4a1d      	ldr	r2, [pc, #116]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ad4:	23c0      	movs	r3, #192	; 0xc0
 8003ad6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ad8:	2312      	movs	r3, #18
 8003ada:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003aec:	4619      	mov	r1, r3
 8003aee:	4813      	ldr	r0, [pc, #76]	; (8003b3c <HAL_I2C_MspInit+0xcc>)
 8003af0:	f002 fb40 	bl	8006174 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003af4:	4b10      	ldr	r3, [pc, #64]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af8:	4a0f      	ldr	r2, [pc, #60]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003afa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003afe:	6593      	str	r3, [r2, #88]	; 0x58
 8003b00:	4b0d      	ldr	r3, [pc, #52]	; (8003b38 <HAL_I2C_MspInit+0xc8>)
 8003b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2105      	movs	r1, #5
 8003b10:	201f      	movs	r0, #31
 8003b12:	f001 fea3 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003b16:	201f      	movs	r0, #31
 8003b18:	f001 febc 	bl	8005894 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2105      	movs	r1, #5
 8003b20:	2020      	movs	r0, #32
 8003b22:	f001 fe9b 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003b26:	2020      	movs	r0, #32
 8003b28:	f001 feb4 	bl	8005894 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003b2c:	bf00      	nop
 8003b2e:	3778      	adds	r7, #120	; 0x78
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40005400 	.word	0x40005400
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	48000400 	.word	0x48000400

08003b40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a16      	ldr	r2, [pc, #88]	; (8003ba8 <HAL_TIM_Base_MspInit+0x68>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d114      	bne.n	8003b7c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b52:	4b16      	ldr	r3, [pc, #88]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b56:	4a15      	ldr	r2, [pc, #84]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b58:	f043 0310 	orr.w	r3, r3, #16
 8003b5c:	6593      	str	r3, [r2, #88]	; 0x58
 8003b5e:	4b13      	ldr	r3, [pc, #76]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2105      	movs	r1, #5
 8003b6e:	2036      	movs	r0, #54	; 0x36
 8003b70:	f001 fe74 	bl	800585c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b74:	2036      	movs	r0, #54	; 0x36
 8003b76:	f001 fe8d 	bl	8005894 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003b7a:	e010      	b.n	8003b9e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0b      	ldr	r2, [pc, #44]	; (8003bb0 <HAL_TIM_Base_MspInit+0x70>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d10b      	bne.n	8003b9e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003b86:	4b09      	ldr	r3, [pc, #36]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8a:	4a08      	ldr	r2, [pc, #32]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b8c:	f043 0320 	orr.w	r3, r3, #32
 8003b90:	6593      	str	r3, [r2, #88]	; 0x58
 8003b92:	4b06      	ldr	r3, [pc, #24]	; (8003bac <HAL_TIM_Base_MspInit+0x6c>)
 8003b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
}
 8003b9e:	bf00      	nop
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	40001000 	.word	0x40001000
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	40001400 	.word	0x40001400

08003bb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b09e      	sub	sp, #120	; 0x78
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	609a      	str	r2, [r3, #8]
 8003bc8:	60da      	str	r2, [r3, #12]
 8003bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bcc:	f107 0310 	add.w	r3, r7, #16
 8003bd0:	2254      	movs	r2, #84	; 0x54
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f009 fa7b 	bl	800d0d0 <memset>
  if(huart->Instance==USART2)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a28      	ldr	r2, [pc, #160]	; (8003c80 <HAL_UART_MspInit+0xcc>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d148      	bne.n	8003c76 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003be4:	2302      	movs	r3, #2
 8003be6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003be8:	2300      	movs	r3, #0
 8003bea:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bec:	f107 0310 	add.w	r3, r7, #16
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f004 fce5 	bl	80085c0 <HAL_RCCEx_PeriphCLKConfig>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003bfc:	f7ff fdca 	bl	8003794 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c00:	4b20      	ldr	r3, [pc, #128]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c04:	4a1f      	ldr	r2, [pc, #124]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c0a:	6593      	str	r3, [r2, #88]	; 0x58
 8003c0c:	4b1d      	ldr	r3, [pc, #116]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c18:	4b1a      	ldr	r3, [pc, #104]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1c:	4a19      	ldr	r2, [pc, #100]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c24:	4b17      	ldr	r3, [pc, #92]	; (8003c84 <HAL_UART_MspInit+0xd0>)
 8003c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	60bb      	str	r3, [r7, #8]
 8003c2e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c30:	2304      	movs	r3, #4
 8003c32:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c34:	2302      	movs	r3, #2
 8003c36:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c40:	2307      	movs	r3, #7
 8003c42:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c44:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c4e:	f002 fa91 	bl	8006174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c56:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c60:	2303      	movs	r3, #3
 8003c62:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003c64:	2303      	movs	r3, #3
 8003c66:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c68:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c72:	f002 fa7f 	bl	8006174 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003c76:	bf00      	nop
 8003c78:	3778      	adds	r7, #120	; 0x78
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40004400 	.word	0x40004400
 8003c84:	40021000 	.word	0x40021000

08003c88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08c      	sub	sp, #48	; 0x30
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8003c96:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <HAL_InitTick+0xc8>)
 8003c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9a:	4a2d      	ldr	r2, [pc, #180]	; (8003d50 <HAL_InitTick+0xc8>)
 8003c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ca0:	6613      	str	r3, [r2, #96]	; 0x60
 8003ca2:	4b2b      	ldr	r3, [pc, #172]	; (8003d50 <HAL_InitTick+0xc8>)
 8003ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	60bb      	str	r3, [r7, #8]
 8003cac:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cae:	f107 020c 	add.w	r2, r7, #12
 8003cb2:	f107 0310 	add.w	r3, r7, #16
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f004 fbef 	bl	800849c <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003cbe:	f004 fbd7 	bl	8008470 <HAL_RCC_GetPCLK2Freq>
 8003cc2:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc6:	4a23      	ldr	r2, [pc, #140]	; (8003d54 <HAL_InitTick+0xcc>)
 8003cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ccc:	0c9b      	lsrs	r3, r3, #18
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8003cd2:	4b21      	ldr	r3, [pc, #132]	; (8003d58 <HAL_InitTick+0xd0>)
 8003cd4:	4a21      	ldr	r2, [pc, #132]	; (8003d5c <HAL_InitTick+0xd4>)
 8003cd6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	; (8003d58 <HAL_InitTick+0xd0>)
 8003cda:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003cde:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8003ce0:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <HAL_InitTick+0xd0>)
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce4:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8003ce6:	4b1c      	ldr	r3, [pc, #112]	; (8003d58 <HAL_InitTick+0xd0>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	; (8003d58 <HAL_InitTick+0xd0>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cf2:	4b19      	ldr	r3, [pc, #100]	; (8003d58 <HAL_InitTick+0xd0>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 8003cf8:	4817      	ldr	r0, [pc, #92]	; (8003d58 <HAL_InitTick+0xd0>)
 8003cfa:	f004 ff59 	bl	8008bb0 <HAL_TIM_Base_Init>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003d04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d11b      	bne.n	8003d44 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8003d0c:	4812      	ldr	r0, [pc, #72]	; (8003d58 <HAL_InitTick+0xd0>)
 8003d0e:	f004 fff3 	bl	8008cf8 <HAL_TIM_Base_Start_IT>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8003d18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d111      	bne.n	8003d44 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003d20:	2019      	movs	r0, #25
 8003d22:	f001 fdb7 	bl	8005894 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b0f      	cmp	r3, #15
 8003d2a:	d808      	bhi.n	8003d3e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	2019      	movs	r0, #25
 8003d32:	f001 fd93 	bl	800585c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d36:	4a0a      	ldr	r2, [pc, #40]	; (8003d60 <HAL_InitTick+0xd8>)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6013      	str	r3, [r2, #0]
 8003d3c:	e002      	b.n	8003d44 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003d44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3730      	adds	r7, #48	; 0x30
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40021000 	.word	0x40021000
 8003d54:	431bde83 	.word	0x431bde83
 8003d58:	20002674 	.word	0x20002674
 8003d5c:	40014400 	.word	0x40014400
 8003d60:	20000038 	.word	0x20000038

08003d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d68:	e7fe      	b.n	8003d68 <NMI_Handler+0x4>

08003d6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d6e:	e7fe      	b.n	8003d6e <HardFault_Handler+0x4>

08003d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d74:	e7fe      	b.n	8003d74 <MemManage_Handler+0x4>

08003d76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d76:	b480      	push	{r7}
 8003d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d7a:	e7fe      	b.n	8003d7a <BusFault_Handler+0x4>

08003d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d80:	e7fe      	b.n	8003d80 <UsageFault_Handler+0x4>

08003d82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d82:	b480      	push	{r7}
 8003d84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d86:	bf00      	nop
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003d94:	4802      	ldr	r0, [pc, #8]	; (8003da0 <DMA1_Channel1_IRQHandler+0x10>)
 8003d96:	f002 f900 	bl	8005f9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d9a:	bf00      	nop
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	20000328 	.word	0x20000328

08003da4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003da8:	4802      	ldr	r0, [pc, #8]	; (8003db4 <CAN1_TX_IRQHandler+0x10>)
 8003daa:	f001 fa66 	bl	800527a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	20000370 	.word	0x20000370

08003db8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003dbc:	4802      	ldr	r0, [pc, #8]	; (8003dc8 <CAN1_RX0_IRQHandler+0x10>)
 8003dbe:	f001 fa5c 	bl	800527a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003dc2:	bf00      	nop
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000370 	.word	0x20000370

08003dcc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003dd0:	4802      	ldr	r0, [pc, #8]	; (8003ddc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003dd2:	f004 ffe5 	bl	8008da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20002674 	.word	0x20002674

08003de0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003de4:	4802      	ldr	r0, [pc, #8]	; (8003df0 <I2C1_EV_IRQHandler+0x10>)
 8003de6:	f002 fce3 	bl	80067b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	200003ac 	.word	0x200003ac

08003df4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003df8:	4802      	ldr	r0, [pc, #8]	; (8003e04 <I2C1_ER_IRQHandler+0x10>)
 8003dfa:	f002 fcf3 	bl	80067e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	200003ac 	.word	0x200003ac

08003e08 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e0c:	4803      	ldr	r0, [pc, #12]	; (8003e1c <TIM6_DAC_IRQHandler+0x14>)
 8003e0e:	f004 ffc7 	bl	8008da0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8003e12:	4803      	ldr	r0, [pc, #12]	; (8003e20 <TIM6_DAC_IRQHandler+0x18>)
 8003e14:	f001 fdbb 	bl	800598e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000400 	.word	0x20000400
 8003e20:	20000398 	.word	0x20000398

08003e24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e28:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <SystemInit+0x20>)
 8003e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2e:	4a05      	ldr	r2, [pc, #20]	; (8003e44 <SystemInit+0x20>)
 8003e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003e38:	bf00      	nop
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <Reset_Handler>:
 8003e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e80 <LoopForever+0x2>
 8003e4c:	f7ff ffea 	bl	8003e24 <SystemInit>
 8003e50:	480c      	ldr	r0, [pc, #48]	; (8003e84 <LoopForever+0x6>)
 8003e52:	490d      	ldr	r1, [pc, #52]	; (8003e88 <LoopForever+0xa>)
 8003e54:	4a0d      	ldr	r2, [pc, #52]	; (8003e8c <LoopForever+0xe>)
 8003e56:	2300      	movs	r3, #0
 8003e58:	e002      	b.n	8003e60 <LoopCopyDataInit>

08003e5a <CopyDataInit>:
 8003e5a:	58d4      	ldr	r4, [r2, r3]
 8003e5c:	50c4      	str	r4, [r0, r3]
 8003e5e:	3304      	adds	r3, #4

08003e60 <LoopCopyDataInit>:
 8003e60:	18c4      	adds	r4, r0, r3
 8003e62:	428c      	cmp	r4, r1
 8003e64:	d3f9      	bcc.n	8003e5a <CopyDataInit>
 8003e66:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <LoopForever+0x12>)
 8003e68:	4c0a      	ldr	r4, [pc, #40]	; (8003e94 <LoopForever+0x16>)
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e001      	b.n	8003e72 <LoopFillZerobss>

08003e6e <FillZerobss>:
 8003e6e:	6013      	str	r3, [r2, #0]
 8003e70:	3204      	adds	r2, #4

08003e72 <LoopFillZerobss>:
 8003e72:	42a2      	cmp	r2, r4
 8003e74:	d3fb      	bcc.n	8003e6e <FillZerobss>
 8003e76:	f009 f8f7 	bl	800d068 <__libc_init_array>
 8003e7a:	f7fe fdc1 	bl	8002a00 <main>

08003e7e <LoopForever>:
 8003e7e:	e7fe      	b.n	8003e7e <LoopForever>
 8003e80:	20010000 	.word	0x20010000
 8003e84:	20000000 	.word	0x20000000
 8003e88:	200000a8 	.word	0x200000a8
 8003e8c:	0800f998 	.word	0x0800f998
 8003e90:	200000a8 	.word	0x200000a8
 8003e94:	20003d94 	.word	0x20003d94

08003e98 <ADC1_IRQHandler>:
 8003e98:	e7fe      	b.n	8003e98 <ADC1_IRQHandler>

08003e9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ea4:	2003      	movs	r0, #3
 8003ea6:	f001 fcce 	bl	8005846 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003eaa:	200f      	movs	r0, #15
 8003eac:	f7ff feec 	bl	8003c88 <HAL_InitTick>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d002      	beq.n	8003ebc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	71fb      	strb	r3, [r7, #7]
 8003eba:	e001      	b.n	8003ec0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ebc:	f7ff fc70 	bl	80037a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <HAL_IncTick+0x20>)
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <HAL_IncTick+0x24>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4413      	add	r3, r2
 8003edc:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <HAL_IncTick+0x24>)
 8003ede:	6013      	str	r3, [r2, #0]
}
 8003ee0:	bf00      	nop
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	2000003c 	.word	0x2000003c
 8003ef0:	200026c0 	.word	0x200026c0

08003ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ef8:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <HAL_GetTick+0x14>)
 8003efa:	681b      	ldr	r3, [r3, #0]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	200026c0 	.word	0x200026c0

08003f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f14:	f7ff ffee 	bl	8003ef4 <HAL_GetTick>
 8003f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f24:	d005      	beq.n	8003f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003f26:	4b0a      	ldr	r3, [pc, #40]	; (8003f50 <HAL_Delay+0x44>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4413      	add	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f32:	bf00      	nop
 8003f34:	f7ff ffde 	bl	8003ef4 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d8f7      	bhi.n	8003f34 <HAL_Delay+0x28>
  {
  }
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	2000003c 	.word	0x2000003c

08003f54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	609a      	str	r2, [r3, #8]
}
 8003f6e:	bf00      	nop
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	609a      	str	r2, [r3, #8]
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
 8003fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	3360      	adds	r3, #96	; 0x60
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4413      	add	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	4b08      	ldr	r3, [pc, #32]	; (8004000 <LL_ADC_SetOffset+0x44>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003ff4:	bf00      	nop
 8003ff6:	371c      	adds	r7, #28
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	03fff000 	.word	0x03fff000

08004004 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3360      	adds	r3, #96	; 0x60
 8004012:	461a      	mov	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004030:	b480      	push	{r7}
 8004032:	b087      	sub	sp, #28
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	3360      	adds	r3, #96	; 0x60
 8004040:	461a      	mov	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	431a      	orrs	r2, r3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800405a:	bf00      	nop
 800405c:	371c      	adds	r7, #28
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004066:	b480      	push	{r7}
 8004068:	b083      	sub	sp, #12
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	3330      	adds	r3, #48	; 0x30
 800409c:	461a      	mov	r2, r3
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	0a1b      	lsrs	r3, r3, #8
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	f003 030c 	and.w	r3, r3, #12
 80040a8:	4413      	add	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f003 031f 	and.w	r3, r3, #31
 80040b6:	211f      	movs	r1, #31
 80040b8:	fa01 f303 	lsl.w	r3, r1, r3
 80040bc:	43db      	mvns	r3, r3
 80040be:	401a      	ands	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	0e9b      	lsrs	r3, r3, #26
 80040c4:	f003 011f 	and.w	r1, r3, #31
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f003 031f 	and.w	r3, r3, #31
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	431a      	orrs	r2, r3
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80040d8:	bf00      	nop
 80040da:	371c      	adds	r7, #28
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	3314      	adds	r3, #20
 80040f4:	461a      	mov	r2, r3
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	0e5b      	lsrs	r3, r3, #25
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	4413      	add	r3, r2
 8004102:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	0d1b      	lsrs	r3, r3, #20
 800410c:	f003 031f 	and.w	r3, r3, #31
 8004110:	2107      	movs	r1, #7
 8004112:	fa01 f303 	lsl.w	r3, r1, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	401a      	ands	r2, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	0d1b      	lsrs	r3, r3, #20
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	fa01 f303 	lsl.w	r3, r1, r3
 8004128:	431a      	orrs	r2, r3
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800412e:	bf00      	nop
 8004130:	371c      	adds	r7, #28
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
	...

0800413c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004154:	43db      	mvns	r3, r3
 8004156:	401a      	ands	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f003 0318 	and.w	r3, r3, #24
 800415e:	4908      	ldr	r1, [pc, #32]	; (8004180 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004160:	40d9      	lsrs	r1, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	400b      	ands	r3, r1
 8004166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800416a:	431a      	orrs	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004172:	bf00      	nop
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	0007ffff 	.word	0x0007ffff

08004184 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6093      	str	r3, [r2, #8]
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041bc:	d101      	bne.n	80041c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80041be:	2301      	movs	r3, #1
 80041c0:	e000      	b.n	80041c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80041e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80041e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004208:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800420c:	d101      	bne.n	8004212 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004230:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b01      	cmp	r3, #1
 800425a:	d101      	bne.n	8004260 <LL_ADC_IsEnabled+0x18>
 800425c:	2301      	movs	r3, #1
 800425e:	e000      	b.n	8004262 <LL_ADC_IsEnabled+0x1a>
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800427e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004282:	f043 0204 	orr.w	r2, r3, #4
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d101      	bne.n	80042ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d101      	bne.n	80042d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
	...

080042e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b088      	sub	sp, #32
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e12c      	b.n	8004558 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004308:	2b00      	cmp	r3, #0
 800430a:	d109      	bne.n	8004320 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f7ff fa6f 	bl	80037f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff ff3f 	bl	80041a8 <LL_ADC_IsDeepPowerDownEnabled>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d004      	beq.n	800433a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff ff25 	bl	8004184 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff ff5a 	bl	80041f8 <LL_ADC_IsInternalRegulatorEnabled>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d115      	bne.n	8004376 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f7ff ff3e 	bl	80041d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004354:	4b82      	ldr	r3, [pc, #520]	; (8004560 <HAL_ADC_Init+0x27c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	099b      	lsrs	r3, r3, #6
 800435a:	4a82      	ldr	r2, [pc, #520]	; (8004564 <HAL_ADC_Init+0x280>)
 800435c:	fba2 2303 	umull	r2, r3, r2, r3
 8004360:	099b      	lsrs	r3, r3, #6
 8004362:	3301      	adds	r3, #1
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004368:	e002      	b.n	8004370 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	3b01      	subs	r3, #1
 800436e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f9      	bne.n	800436a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4618      	mov	r0, r3
 800437c:	f7ff ff3c 	bl	80041f8 <LL_ADC_IsInternalRegulatorEnabled>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10d      	bne.n	80043a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438a:	f043 0210 	orr.w	r2, r3, #16
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004396:	f043 0201 	orr.w	r2, r3, #1
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7ff ff75 	bl	8004296 <LL_ADC_REG_IsConversionOngoing>
 80043ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f040 80c5 	bne.w	8004546 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f040 80c1 	bne.w	8004546 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80043cc:	f043 0202 	orr.w	r2, r3, #2
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff ff35 	bl	8004248 <LL_ADC_IsEnabled>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10b      	bne.n	80043fc <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043e4:	4860      	ldr	r0, [pc, #384]	; (8004568 <HAL_ADC_Init+0x284>)
 80043e6:	f7ff ff2f 	bl	8004248 <LL_ADC_IsEnabled>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d105      	bne.n	80043fc <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	4619      	mov	r1, r3
 80043f6:	485d      	ldr	r0, [pc, #372]	; (800456c <HAL_ADC_Init+0x288>)
 80043f8:	f7ff fdac 	bl	8003f54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	7e5b      	ldrb	r3, [r3, #25]
 8004400:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004406:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800440c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004412:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800441a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800441c:	4313      	orrs	r3, r2
 800441e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d106      	bne.n	8004438 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	3b01      	subs	r3, #1
 8004430:	045b      	lsls	r3, r3, #17
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4313      	orrs	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443c:	2b00      	cmp	r3, #0
 800443e:	d009      	beq.n	8004454 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004444:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	4313      	orrs	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	4b45      	ldr	r3, [pc, #276]	; (8004570 <HAL_ADC_Init+0x28c>)
 800445c:	4013      	ands	r3, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6812      	ldr	r2, [r2, #0]
 8004462:	69b9      	ldr	r1, [r7, #24]
 8004464:	430b      	orrs	r3, r1
 8004466:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff ff12 	bl	8004296 <LL_ADC_REG_IsConversionOngoing>
 8004472:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff ff1f 	bl	80042bc <LL_ADC_INJ_IsConversionOngoing>
 800447e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d13d      	bne.n	8004502 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d13a      	bne.n	8004502 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004490:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004498:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800449a:	4313      	orrs	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044a8:	f023 0302 	bic.w	r3, r3, #2
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6812      	ldr	r2, [r2, #0]
 80044b0:	69b9      	ldr	r1, [r7, #24]
 80044b2:	430b      	orrs	r3, r1
 80044b4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d118      	bne.n	80044f2 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80044ca:	f023 0304 	bic.w	r3, r3, #4
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80044d6:	4311      	orrs	r1, r2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80044dc:	4311      	orrs	r1, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80044e2:	430a      	orrs	r2, r1
 80044e4:	431a      	orrs	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0201 	orr.w	r2, r2, #1
 80044ee:	611a      	str	r2, [r3, #16]
 80044f0:	e007      	b.n	8004502 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0201 	bic.w	r2, r2, #1
 8004500:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d10c      	bne.n	8004524 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004510:	f023 010f 	bic.w	r1, r3, #15
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	1e5a      	subs	r2, r3, #1
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	631a      	str	r2, [r3, #48]	; 0x30
 8004522:	e007      	b.n	8004534 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 020f 	bic.w	r2, r2, #15
 8004532:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004538:	f023 0303 	bic.w	r3, r3, #3
 800453c:	f043 0201 	orr.w	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	655a      	str	r2, [r3, #84]	; 0x54
 8004544:	e007      	b.n	8004556 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454a:	f043 0210 	orr.w	r2, r3, #16
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004556:	7ffb      	ldrb	r3, [r7, #31]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3720      	adds	r7, #32
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	20000034 	.word	0x20000034
 8004564:	053e2d63 	.word	0x053e2d63
 8004568:	50040000 	.word	0x50040000
 800456c:	50040300 	.word	0x50040300
 8004570:	fff0c007 	.word	0xfff0c007

08004574 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff fe86 	bl	8004296 <LL_ADC_REG_IsConversionOngoing>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d167      	bne.n	8004660 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004596:	2b01      	cmp	r3, #1
 8004598:	d101      	bne.n	800459e <HAL_ADC_Start_DMA+0x2a>
 800459a:	2302      	movs	r3, #2
 800459c:	e063      	b.n	8004666 <HAL_ADC_Start_DMA+0xf2>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 fc52 	bl	8004e50 <ADC_Enable>
 80045ac:	4603      	mov	r3, r0
 80045ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80045b0:	7dfb      	ldrb	r3, [r7, #23]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d14f      	bne.n	8004656 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80045be:	f023 0301 	bic.w	r3, r3, #1
 80045c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d006      	beq.n	80045e4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045da:	f023 0206 	bic.w	r2, r3, #6
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	659a      	str	r2, [r3, #88]	; 0x58
 80045e2:	e002      	b.n	80045ea <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ee:	4a20      	ldr	r2, [pc, #128]	; (8004670 <HAL_ADC_Start_DMA+0xfc>)
 80045f0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f6:	4a1f      	ldr	r2, [pc, #124]	; (8004674 <HAL_ADC_Start_DMA+0x100>)
 80045f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fe:	4a1e      	ldr	r2, [pc, #120]	; (8004678 <HAL_ADC_Start_DMA+0x104>)
 8004600:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	221c      	movs	r2, #28
 8004608:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0210 	orr.w	r2, r2, #16
 8004620:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f042 0201 	orr.w	r2, r2, #1
 8004630:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3340      	adds	r3, #64	; 0x40
 800463c:	4619      	mov	r1, r3
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f001 fc09 	bl	8005e58 <HAL_DMA_Start_IT>
 8004646:	4603      	mov	r3, r0
 8004648:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff fe0d 	bl	800426e <LL_ADC_REG_StartConversion>
 8004654:	e006      	b.n	8004664 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800465e:	e001      	b.n	8004664 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004660:	2302      	movs	r3, #2
 8004662:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004664:	7dfb      	ldrb	r3, [r7, #23]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	08004f5d 	.word	0x08004f5d
 8004674:	08005035 	.word	0x08005035
 8004678:	08005051 	.word	0x08005051

0800467c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b0b6      	sub	sp, #216	; 0xd8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80046a0:	2300      	movs	r3, #0
 80046a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_ADC_ConfigChannel+0x22>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e3b9      	b.n	8004e26 <HAL_ADC_ConfigChannel+0x796>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fde9 	bl	8004296 <LL_ADC_REG_IsConversionOngoing>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f040 839e 	bne.w	8004e08 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b05      	cmp	r3, #5
 80046d2:	d824      	bhi.n	800471e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	3b02      	subs	r3, #2
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d81b      	bhi.n	8004716 <HAL_ADC_ConfigChannel+0x86>
 80046de:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <HAL_ADC_ConfigChannel+0x54>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	080046f5 	.word	0x080046f5
 80046e8:	080046fd 	.word	0x080046fd
 80046ec:	08004705 	.word	0x08004705
 80046f0:	0800470d 	.word	0x0800470d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	220c      	movs	r2, #12
 80046f8:	605a      	str	r2, [r3, #4]
          break;
 80046fa:	e011      	b.n	8004720 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2212      	movs	r2, #18
 8004700:	605a      	str	r2, [r3, #4]
          break;
 8004702:	e00d      	b.n	8004720 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	2218      	movs	r2, #24
 8004708:	605a      	str	r2, [r3, #4]
          break;
 800470a:	e009      	b.n	8004720 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004712:	605a      	str	r2, [r3, #4]
          break;
 8004714:	e004      	b.n	8004720 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2206      	movs	r2, #6
 800471a:	605a      	str	r2, [r3, #4]
          break;
 800471c:	e000      	b.n	8004720 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800471e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	6859      	ldr	r1, [r3, #4]
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	461a      	mov	r2, r3
 800472e:	f7ff fcad 	bl	800408c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff fdad 	bl	8004296 <LL_ADC_REG_IsConversionOngoing>
 800473c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff fdb9 	bl	80042bc <LL_ADC_INJ_IsConversionOngoing>
 800474a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800474e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004752:	2b00      	cmp	r3, #0
 8004754:	f040 81a6 	bne.w	8004aa4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004758:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800475c:	2b00      	cmp	r3, #0
 800475e:	f040 81a1 	bne.w	8004aa4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6819      	ldr	r1, [r3, #0]
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	461a      	mov	r2, r3
 8004770:	f7ff fcb8 	bl	80040e4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	695a      	ldr	r2, [r3, #20]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	08db      	lsrs	r3, r3, #3
 8004780:	f003 0303 	and.w	r3, r3, #3
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	fa02 f303 	lsl.w	r3, r2, r3
 800478a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	2b04      	cmp	r3, #4
 8004794:	d00a      	beq.n	80047ac <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6919      	ldr	r1, [r3, #16]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80047a6:	f7ff fc09 	bl	8003fbc <LL_ADC_SetOffset>
 80047aa:	e17b      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff fc26 	bl	8004004 <LL_ADC_GetOffsetChannel>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10a      	bne.n	80047d8 <HAL_ADC_ConfigChannel+0x148>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2100      	movs	r1, #0
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7ff fc1b 	bl	8004004 <LL_ADC_GetOffsetChannel>
 80047ce:	4603      	mov	r3, r0
 80047d0:	0e9b      	lsrs	r3, r3, #26
 80047d2:	f003 021f 	and.w	r2, r3, #31
 80047d6:	e01e      	b.n	8004816 <HAL_ADC_ConfigChannel+0x186>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2100      	movs	r1, #0
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff fc10 	bl	8004004 <LL_ADC_GetOffsetChannel>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80047ee:	fa93 f3a3 	rbit	r3, r3
 80047f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80047fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80047fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8004806:	2320      	movs	r3, #32
 8004808:	e004      	b.n	8004814 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800480a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800480e:	fab3 f383 	clz	r3, r3
 8004812:	b2db      	uxtb	r3, r3
 8004814:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481e:	2b00      	cmp	r3, #0
 8004820:	d105      	bne.n	800482e <HAL_ADC_ConfigChannel+0x19e>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	0e9b      	lsrs	r3, r3, #26
 8004828:	f003 031f 	and.w	r3, r3, #31
 800482c:	e018      	b.n	8004860 <HAL_ADC_ConfigChannel+0x1d0>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004836:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800483a:	fa93 f3a3 	rbit	r3, r3
 800483e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004846:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800484a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8004852:	2320      	movs	r3, #32
 8004854:	e004      	b.n	8004860 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8004856:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800485a:	fab3 f383 	clz	r3, r3
 800485e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004860:	429a      	cmp	r2, r3
 8004862:	d106      	bne.n	8004872 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2200      	movs	r2, #0
 800486a:	2100      	movs	r1, #0
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff fbdf 	bl	8004030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2101      	movs	r1, #1
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff fbc3 	bl	8004004 <LL_ADC_GetOffsetChannel>
 800487e:	4603      	mov	r3, r0
 8004880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10a      	bne.n	800489e <HAL_ADC_ConfigChannel+0x20e>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	4618      	mov	r0, r3
 8004890:	f7ff fbb8 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004894:	4603      	mov	r3, r0
 8004896:	0e9b      	lsrs	r3, r3, #26
 8004898:	f003 021f 	and.w	r2, r3, #31
 800489c:	e01e      	b.n	80048dc <HAL_ADC_ConfigChannel+0x24c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2101      	movs	r1, #1
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff fbad 	bl	8004004 <LL_ADC_GetOffsetChannel>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80048b4:	fa93 f3a3 	rbit	r3, r3
 80048b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80048bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80048c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80048c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d101      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80048cc:	2320      	movs	r3, #32
 80048ce:	e004      	b.n	80048da <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80048d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80048d4:	fab3 f383 	clz	r3, r3
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d105      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x264>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	0e9b      	lsrs	r3, r3, #26
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	e018      	b.n	8004926 <HAL_ADC_ConfigChannel+0x296>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004900:	fa93 f3a3 	rbit	r3, r3
 8004904:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004908:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800490c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004910:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8004918:	2320      	movs	r3, #32
 800491a:	e004      	b.n	8004926 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800491c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004920:	fab3 f383 	clz	r3, r3
 8004924:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004926:	429a      	cmp	r2, r3
 8004928:	d106      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2200      	movs	r2, #0
 8004930:	2101      	movs	r1, #1
 8004932:	4618      	mov	r0, r3
 8004934:	f7ff fb7c 	bl	8004030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2102      	movs	r1, #2
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff fb60 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004944:	4603      	mov	r3, r0
 8004946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x2d4>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2102      	movs	r1, #2
 8004954:	4618      	mov	r0, r3
 8004956:	f7ff fb55 	bl	8004004 <LL_ADC_GetOffsetChannel>
 800495a:	4603      	mov	r3, r0
 800495c:	0e9b      	lsrs	r3, r3, #26
 800495e:	f003 021f 	and.w	r2, r3, #31
 8004962:	e01e      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x312>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2102      	movs	r1, #2
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff fb4a 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004970:	4603      	mov	r3, r0
 8004972:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004976:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800497a:	fa93 f3a3 	rbit	r3, r3
 800497e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004982:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004986:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800498a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004992:	2320      	movs	r3, #32
 8004994:	e004      	b.n	80049a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004996:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800499a:	fab3 f383 	clz	r3, r3
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d105      	bne.n	80049ba <HAL_ADC_ConfigChannel+0x32a>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	0e9b      	lsrs	r3, r3, #26
 80049b4:	f003 031f 	and.w	r3, r3, #31
 80049b8:	e016      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x358>
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049c6:	fa93 f3a3 	rbit	r3, r3
 80049ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80049cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80049ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80049d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80049da:	2320      	movs	r3, #32
 80049dc:	e004      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80049de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049e2:	fab3 f383 	clz	r3, r3
 80049e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d106      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2200      	movs	r2, #0
 80049f2:	2102      	movs	r1, #2
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff fb1b 	bl	8004030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2103      	movs	r1, #3
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7ff faff 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004a06:	4603      	mov	r3, r0
 8004a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <HAL_ADC_ConfigChannel+0x396>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2103      	movs	r1, #3
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff faf4 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	0e9b      	lsrs	r3, r3, #26
 8004a20:	f003 021f 	and.w	r2, r3, #31
 8004a24:	e017      	b.n	8004a56 <HAL_ADC_ConfigChannel+0x3c6>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2103      	movs	r1, #3
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff fae9 	bl	8004004 <LL_ADC_GetOffsetChannel>
 8004a32:	4603      	mov	r3, r0
 8004a34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a38:	fa93 f3a3 	rbit	r3, r3
 8004a3c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004a3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a40:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004a42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004a48:	2320      	movs	r3, #32
 8004a4a:	e003      	b.n	8004a54 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004a4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a4e:	fab3 f383 	clz	r3, r3
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d105      	bne.n	8004a6e <HAL_ADC_ConfigChannel+0x3de>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	0e9b      	lsrs	r3, r3, #26
 8004a68:	f003 031f 	and.w	r3, r3, #31
 8004a6c:	e011      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x402>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a76:	fa93 f3a3 	rbit	r3, r3
 8004a7a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004a7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004a86:	2320      	movs	r3, #32
 8004a88:	e003      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8c:	fab3 f383 	clz	r3, r3
 8004a90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d106      	bne.n	8004aa4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	2103      	movs	r1, #3
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff fac6 	bl	8004030 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff fbcd 	bl	8004248 <LL_ADC_IsEnabled>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f040 813f 	bne.w	8004d34 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6818      	ldr	r0, [r3, #0]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	6819      	ldr	r1, [r3, #0]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	f7ff fb3a 	bl	800413c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4a8e      	ldr	r2, [pc, #568]	; (8004d08 <HAL_ADC_ConfigChannel+0x678>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	f040 8130 	bne.w	8004d34 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x46c>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	0e9b      	lsrs	r3, r3, #26
 8004aea:	3301      	adds	r3, #1
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	2b09      	cmp	r3, #9
 8004af2:	bf94      	ite	ls
 8004af4:	2301      	movls	r3, #1
 8004af6:	2300      	movhi	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	e019      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x4a0>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b04:	fa93 f3a3 	rbit	r3, r3
 8004b08:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004b0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b0c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004b0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004b14:	2320      	movs	r3, #32
 8004b16:	e003      	b.n	8004b20 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004b18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b1a:	fab3 f383 	clz	r3, r3
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	3301      	adds	r3, #1
 8004b22:	f003 031f 	and.w	r3, r3, #31
 8004b26:	2b09      	cmp	r3, #9
 8004b28:	bf94      	ite	ls
 8004b2a:	2301      	movls	r3, #1
 8004b2c:	2300      	movhi	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d079      	beq.n	8004c28 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d107      	bne.n	8004b50 <HAL_ADC_ConfigChannel+0x4c0>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	0e9b      	lsrs	r3, r3, #26
 8004b46:	3301      	adds	r3, #1
 8004b48:	069b      	lsls	r3, r3, #26
 8004b4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b4e:	e015      	b.n	8004b7c <HAL_ADC_ConfigChannel+0x4ec>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b58:	fa93 f3a3 	rbit	r3, r3
 8004b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b60:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004b68:	2320      	movs	r3, #32
 8004b6a:	e003      	b.n	8004b74 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b6e:	fab3 f383 	clz	r3, r3
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	3301      	adds	r3, #1
 8004b76:	069b      	lsls	r3, r3, #26
 8004b78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d109      	bne.n	8004b9c <HAL_ADC_ConfigChannel+0x50c>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	0e9b      	lsrs	r3, r3, #26
 8004b8e:	3301      	adds	r3, #1
 8004b90:	f003 031f 	and.w	r3, r3, #31
 8004b94:	2101      	movs	r1, #1
 8004b96:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9a:	e017      	b.n	8004bcc <HAL_ADC_ConfigChannel+0x53c>
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ba4:	fa93 f3a3 	rbit	r3, r3
 8004ba8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004bae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004bb4:	2320      	movs	r3, #32
 8004bb6:	e003      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bba:	fab3 f383 	clz	r3, r3
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	f003 031f 	and.w	r3, r3, #31
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bcc:	ea42 0103 	orr.w	r1, r2, r3
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10a      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x562>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	0e9b      	lsrs	r3, r3, #26
 8004be2:	3301      	adds	r3, #1
 8004be4:	f003 021f 	and.w	r2, r3, #31
 8004be8:	4613      	mov	r3, r2
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	4413      	add	r3, r2
 8004bee:	051b      	lsls	r3, r3, #20
 8004bf0:	e018      	b.n	8004c24 <HAL_ADC_ConfigChannel+0x594>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfa:	fa93 f3a3 	rbit	r3, r3
 8004bfe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004c0a:	2320      	movs	r3, #32
 8004c0c:	e003      	b.n	8004c16 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c10:	fab3 f383 	clz	r3, r3
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	3301      	adds	r3, #1
 8004c18:	f003 021f 	and.w	r2, r3, #31
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	005b      	lsls	r3, r3, #1
 8004c20:	4413      	add	r3, r2
 8004c22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c24:	430b      	orrs	r3, r1
 8004c26:	e080      	b.n	8004d2a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d107      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x5b4>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	0e9b      	lsrs	r3, r3, #26
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	069b      	lsls	r3, r3, #26
 8004c3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c42:	e015      	b.n	8004c70 <HAL_ADC_ConfigChannel+0x5e0>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4c:	fa93 f3a3 	rbit	r3, r3
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c54:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004c5c:	2320      	movs	r3, #32
 8004c5e:	e003      	b.n	8004c68 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c62:	fab3 f383 	clz	r3, r3
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	3301      	adds	r3, #1
 8004c6a:	069b      	lsls	r3, r3, #26
 8004c6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d109      	bne.n	8004c90 <HAL_ADC_ConfigChannel+0x600>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	0e9b      	lsrs	r3, r3, #26
 8004c82:	3301      	adds	r3, #1
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	2101      	movs	r1, #1
 8004c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c8e:	e017      	b.n	8004cc0 <HAL_ADC_ConfigChannel+0x630>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c96:	6a3b      	ldr	r3, [r7, #32]
 8004c98:	fa93 f3a3 	rbit	r3, r3
 8004c9c:	61fb      	str	r3, [r7, #28]
  return result;
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004ca8:	2320      	movs	r3, #32
 8004caa:	e003      	b.n	8004cb4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cae:	fab3 f383 	clz	r3, r3
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	f003 031f 	and.w	r3, r3, #31
 8004cba:	2101      	movs	r1, #1
 8004cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc0:	ea42 0103 	orr.w	r1, r2, r3
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10d      	bne.n	8004cec <HAL_ADC_ConfigChannel+0x65c>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	0e9b      	lsrs	r3, r3, #26
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	f003 021f 	and.w	r2, r3, #31
 8004cdc:	4613      	mov	r3, r2
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	4413      	add	r3, r2
 8004ce2:	3b1e      	subs	r3, #30
 8004ce4:	051b      	lsls	r3, r3, #20
 8004ce6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004cea:	e01d      	b.n	8004d28 <HAL_ADC_ConfigChannel+0x698>
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	fa93 f3a3 	rbit	r3, r3
 8004cf8:	613b      	str	r3, [r7, #16]
  return result;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d103      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004d04:	2320      	movs	r3, #32
 8004d06:	e005      	b.n	8004d14 <HAL_ADC_ConfigChannel+0x684>
 8004d08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	fab3 f383 	clz	r3, r3
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	3301      	adds	r3, #1
 8004d16:	f003 021f 	and.w	r2, r3, #31
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	4413      	add	r3, r2
 8004d20:	3b1e      	subs	r3, #30
 8004d22:	051b      	lsls	r3, r3, #20
 8004d24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	6892      	ldr	r2, [r2, #8]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	f7ff f9d8 	bl	80040e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	4b3d      	ldr	r3, [pc, #244]	; (8004e30 <HAL_ADC_ConfigChannel+0x7a0>)
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d06c      	beq.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d40:	483c      	ldr	r0, [pc, #240]	; (8004e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004d42:	f7ff f92d 	bl	8003fa0 <LL_ADC_GetCommonPathInternalCh>
 8004d46:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a3a      	ldr	r2, [pc, #232]	; (8004e38 <HAL_ADC_ConfigChannel+0x7a8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d127      	bne.n	8004da4 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d121      	bne.n	8004da4 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a35      	ldr	r2, [pc, #212]	; (8004e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d157      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004d72:	4619      	mov	r1, r3
 8004d74:	482f      	ldr	r0, [pc, #188]	; (8004e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004d76:	f7ff f900 	bl	8003f7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d7a:	4b31      	ldr	r3, [pc, #196]	; (8004e40 <HAL_ADC_ConfigChannel+0x7b0>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	099b      	lsrs	r3, r3, #6
 8004d80:	4a30      	ldr	r2, [pc, #192]	; (8004e44 <HAL_ADC_ConfigChannel+0x7b4>)
 8004d82:	fba2 2303 	umull	r2, r3, r2, r3
 8004d86:	099b      	lsrs	r3, r3, #6
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	4413      	add	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d94:	e002      	b.n	8004d9c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f9      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004da2:	e03a      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a27      	ldr	r2, [pc, #156]	; (8004e48 <HAL_ADC_ConfigChannel+0x7b8>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d113      	bne.n	8004dd6 <HAL_ADC_ConfigChannel+0x746>
 8004dae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004db2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d10d      	bne.n	8004dd6 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a1f      	ldr	r2, [pc, #124]	; (8004e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d12a      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004dc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004dc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4819      	ldr	r0, [pc, #100]	; (8004e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004dd0:	f7ff f8d3 	bl	8003f7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004dd4:	e021      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a1c      	ldr	r2, [pc, #112]	; (8004e4c <HAL_ADC_ConfigChannel+0x7bc>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d11c      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004de0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d116      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a12      	ldr	r2, [pc, #72]	; (8004e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d111      	bne.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004df6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004dfa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004dfe:	4619      	mov	r1, r3
 8004e00:	480c      	ldr	r0, [pc, #48]	; (8004e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e02:	f7ff f8ba 	bl	8003f7a <LL_ADC_SetCommonPathInternalCh>
 8004e06:	e008      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0c:	f043 0220 	orr.w	r2, r3, #32
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004e22:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	37d8      	adds	r7, #216	; 0xd8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	80080000 	.word	0x80080000
 8004e34:	50040300 	.word	0x50040300
 8004e38:	c7520000 	.word	0xc7520000
 8004e3c:	50040000 	.word	0x50040000
 8004e40:	20000034 	.word	0x20000034
 8004e44:	053e2d63 	.word	0x053e2d63
 8004e48:	cb840000 	.word	0xcb840000
 8004e4c:	80000001 	.word	0x80000001

08004e50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff f9f1 	bl	8004248 <LL_ADC_IsEnabled>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d169      	bne.n	8004f40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	4b36      	ldr	r3, [pc, #216]	; (8004f4c <ADC_Enable+0xfc>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e7e:	f043 0210 	orr.w	r2, r3, #16
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	f043 0201 	orr.w	r2, r3, #1
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e055      	b.n	8004f42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7ff f9c0 	bl	8004220 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004ea0:	482b      	ldr	r0, [pc, #172]	; (8004f50 <ADC_Enable+0x100>)
 8004ea2:	f7ff f87d 	bl	8003fa0 <LL_ADC_GetCommonPathInternalCh>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d013      	beq.n	8004ed8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004eb0:	4b28      	ldr	r3, [pc, #160]	; (8004f54 <ADC_Enable+0x104>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	099b      	lsrs	r3, r3, #6
 8004eb6:	4a28      	ldr	r2, [pc, #160]	; (8004f58 <ADC_Enable+0x108>)
 8004eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebc:	099b      	lsrs	r3, r3, #6
 8004ebe:	1c5a      	adds	r2, r3, #1
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004eca:	e002      	b.n	8004ed2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1f9      	bne.n	8004ecc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ed8:	f7ff f80c 	bl	8003ef4 <HAL_GetTick>
 8004edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ede:	e028      	b.n	8004f32 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff f9af 	bl	8004248 <LL_ADC_IsEnabled>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d104      	bne.n	8004efa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff f993 	bl	8004220 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004efa:	f7fe fffb 	bl	8003ef4 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d914      	bls.n	8004f32 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d00d      	beq.n	8004f32 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f1a:	f043 0210 	orr.w	r2, r3, #16
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f26:	f043 0201 	orr.w	r2, r3, #1
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e007      	b.n	8004f42 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0301 	and.w	r3, r3, #1
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d1cf      	bne.n	8004ee0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f40:	2300      	movs	r3, #0
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	8000003f 	.word	0x8000003f
 8004f50:	50040300 	.word	0x50040300
 8004f54:	20000034 	.word	0x20000034
 8004f58:	053e2d63 	.word	0x053e2d63

08004f5c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d14b      	bne.n	800500e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0308 	and.w	r3, r3, #8
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d021      	beq.n	8004fd4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7ff f866 	bl	8004066 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d032      	beq.n	8005006 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d12b      	bne.n	8005006 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d11f      	bne.n	8005006 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fca:	f043 0201 	orr.w	r2, r3, #1
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	655a      	str	r2, [r3, #84]	; 0x54
 8004fd2:	e018      	b.n	8005006 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d111      	bne.n	8005006 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d105      	bne.n	8005006 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffe:	f043 0201 	orr.w	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f7fe fa6c 	bl	80034e4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800500c:	e00e      	b.n	800502c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005012:	f003 0310 	and.w	r3, r3, #16
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f7ff fb2e 	bl	800467c <HAL_ADC_ErrorCallback>
}
 8005020:	e004      	b.n	800502c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	4798      	blx	r3
}
 800502c:	bf00      	nop
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005040:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7fe fa3a 	bl	80034bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005048:	bf00      	nop
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800505c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005062:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506e:	f043 0204 	orr.w	r2, r3, #4
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f7ff fb00 	bl	800467c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800507c:	bf00      	nop
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e0ed      	b.n	8005272 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d102      	bne.n	80050a8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fe fc38 	bl	8003918 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050b8:	f7fe ff1c 	bl	8003ef4 <HAL_GetTick>
 80050bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80050be:	e012      	b.n	80050e6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80050c0:	f7fe ff18 	bl	8003ef4 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b0a      	cmp	r3, #10
 80050cc:	d90b      	bls.n	80050e6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2205      	movs	r2, #5
 80050de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e0c5      	b.n	8005272 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0e5      	beq.n	80050c0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0202 	bic.w	r2, r2, #2
 8005102:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005104:	f7fe fef6 	bl	8003ef4 <HAL_GetTick>
 8005108:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800510a:	e012      	b.n	8005132 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800510c:	f7fe fef2 	bl	8003ef4 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b0a      	cmp	r3, #10
 8005118:	d90b      	bls.n	8005132 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2205      	movs	r2, #5
 800512a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e09f      	b.n	8005272 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e5      	bne.n	800510c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	7e1b      	ldrb	r3, [r3, #24]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d108      	bne.n	800515a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	e007      	b.n	800516a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005168:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	7e5b      	ldrb	r3, [r3, #25]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d108      	bne.n	8005184 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	e007      	b.n	8005194 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005192:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	7e9b      	ldrb	r3, [r3, #26]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d108      	bne.n	80051ae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0220 	orr.w	r2, r2, #32
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	e007      	b.n	80051be <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0220 	bic.w	r2, r2, #32
 80051bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	7edb      	ldrb	r3, [r3, #27]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d108      	bne.n	80051d8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0210 	bic.w	r2, r2, #16
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	e007      	b.n	80051e8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0210 	orr.w	r2, r2, #16
 80051e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	7f1b      	ldrb	r3, [r3, #28]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d108      	bne.n	8005202 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0208 	orr.w	r2, r2, #8
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	e007      	b.n	8005212 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0208 	bic.w	r2, r2, #8
 8005210:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	7f5b      	ldrb	r3, [r3, #29]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d108      	bne.n	800522c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0204 	orr.w	r2, r2, #4
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	e007      	b.n	800523c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0204 	bic.w	r2, r2, #4
 800523a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	431a      	orrs	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	ea42 0103 	orr.w	r1, r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	1e5a      	subs	r2, r3, #1
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b08a      	sub	sp, #40	; 0x28
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005282:	2300      	movs	r3, #0
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d07c      	beq.n	80053ba <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d023      	beq.n	8005312 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2201      	movs	r2, #1
 80052d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f983 	bl	80055e8 <HAL_CAN_TxMailbox0CompleteCallback>
 80052e2:	e016      	b.n	8005312 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	f003 0304 	and.w	r3, r3, #4
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d004      	beq.n	80052f8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052f4:	627b      	str	r3, [r7, #36]	; 0x24
 80052f6:	e00c      	b.n	8005312 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d004      	beq.n	800530c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
 800530a:	e002      	b.n	8005312 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f989 	bl	8005624 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005318:	2b00      	cmp	r3, #0
 800531a:	d024      	beq.n	8005366 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005324:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f963 	bl	80055fc <HAL_CAN_TxMailbox1CompleteCallback>
 8005336:	e016      	b.n	8005366 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800533e:	2b00      	cmp	r3, #0
 8005340:	d004      	beq.n	800534c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
 800534a:	e00c      	b.n	8005366 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005352:	2b00      	cmp	r3, #0
 8005354:	d004      	beq.n	8005360 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
 800535e:	e002      	b.n	8005366 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f969 	bl	8005638 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d024      	beq.n	80053ba <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005378:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f943 	bl	8005610 <HAL_CAN_TxMailbox2CompleteCallback>
 800538a:	e016      	b.n	80053ba <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d004      	beq.n	80053a0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
 800539e:	e00c      	b.n	80053ba <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d004      	beq.n	80053b4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053b0:	627b      	str	r3, [r7, #36]	; 0x24
 80053b2:	e002      	b.n	80053ba <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f949 	bl	800564c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00c      	beq.n	80053de <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f003 0310 	and.w	r3, r3, #16
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80053ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053d4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2210      	movs	r2, #16
 80053dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	f003 0304 	and.w	r3, r3, #4
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00b      	beq.n	8005400 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f003 0308 	and.w	r3, r3, #8
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d006      	beq.n	8005400 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2208      	movs	r2, #8
 80053f8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f93a 	bl	8005674 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005400:	6a3b      	ldr	r3, [r7, #32]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d009      	beq.n	800541e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f003 0303 	and.w	r3, r3, #3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f921 	bl	8005660 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00c      	beq.n	8005442 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f003 0310 	and.w	r3, r3, #16
 800542e:	2b00      	cmp	r3, #0
 8005430:	d007      	beq.n	8005442 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005434:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005438:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2210      	movs	r2, #16
 8005440:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005442:	6a3b      	ldr	r3, [r7, #32]
 8005444:	f003 0320 	and.w	r3, r3, #32
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00b      	beq.n	8005464 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d006      	beq.n	8005464 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2208      	movs	r2, #8
 800545c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f91c 	bl	800569c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	f003 0310 	and.w	r3, r3, #16
 800546a:	2b00      	cmp	r3, #0
 800546c:	d009      	beq.n	8005482 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f903 	bl	8005688 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005482:	6a3b      	ldr	r3, [r7, #32]
 8005484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00b      	beq.n	80054a4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f003 0310 	and.w	r3, r3, #16
 8005492:	2b00      	cmp	r3, #0
 8005494:	d006      	beq.n	80054a4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2210      	movs	r2, #16
 800549c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f906 	bl	80056b0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00b      	beq.n	80054c6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	f003 0308 	and.w	r3, r3, #8
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d006      	beq.n	80054c6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2208      	movs	r2, #8
 80054be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f8ff 	bl	80056c4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d07b      	beq.n	80055c8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	f003 0304 	and.w	r3, r3, #4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d072      	beq.n	80055c0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	f043 0301 	orr.w	r3, r3, #1
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d008      	beq.n	8005512 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	f043 0302 	orr.w	r3, r3, #2
 8005510:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005518:	2b00      	cmp	r3, #0
 800551a:	d008      	beq.n	800552e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005522:	2b00      	cmp	r3, #0
 8005524:	d003      	beq.n	800552e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	f043 0304 	orr.w	r3, r3, #4
 800552c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800552e:	6a3b      	ldr	r3, [r7, #32]
 8005530:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005534:	2b00      	cmp	r3, #0
 8005536:	d043      	beq.n	80055c0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800553e:	2b00      	cmp	r3, #0
 8005540:	d03e      	beq.n	80055c0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005548:	2b60      	cmp	r3, #96	; 0x60
 800554a:	d02b      	beq.n	80055a4 <HAL_CAN_IRQHandler+0x32a>
 800554c:	2b60      	cmp	r3, #96	; 0x60
 800554e:	d82e      	bhi.n	80055ae <HAL_CAN_IRQHandler+0x334>
 8005550:	2b50      	cmp	r3, #80	; 0x50
 8005552:	d022      	beq.n	800559a <HAL_CAN_IRQHandler+0x320>
 8005554:	2b50      	cmp	r3, #80	; 0x50
 8005556:	d82a      	bhi.n	80055ae <HAL_CAN_IRQHandler+0x334>
 8005558:	2b40      	cmp	r3, #64	; 0x40
 800555a:	d019      	beq.n	8005590 <HAL_CAN_IRQHandler+0x316>
 800555c:	2b40      	cmp	r3, #64	; 0x40
 800555e:	d826      	bhi.n	80055ae <HAL_CAN_IRQHandler+0x334>
 8005560:	2b30      	cmp	r3, #48	; 0x30
 8005562:	d010      	beq.n	8005586 <HAL_CAN_IRQHandler+0x30c>
 8005564:	2b30      	cmp	r3, #48	; 0x30
 8005566:	d822      	bhi.n	80055ae <HAL_CAN_IRQHandler+0x334>
 8005568:	2b10      	cmp	r3, #16
 800556a:	d002      	beq.n	8005572 <HAL_CAN_IRQHandler+0x2f8>
 800556c:	2b20      	cmp	r3, #32
 800556e:	d005      	beq.n	800557c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005570:	e01d      	b.n	80055ae <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	f043 0308 	orr.w	r3, r3, #8
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800557a:	e019      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	f043 0310 	orr.w	r3, r3, #16
 8005582:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005584:	e014      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	f043 0320 	orr.w	r3, r3, #32
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800558e:	e00f      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005596:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005598:	e00a      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800559a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80055a2:	e005      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80055ac:	e000      	b.n	80055b0 <HAL_CAN_IRQHandler+0x336>
            break;
 80055ae:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80055be:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2204      	movs	r2, #4
 80055c6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d008      	beq.n	80055e0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f87c 	bl	80056d8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80055e0:	bf00      	nop
 80055e2:	3728      	adds	r7, #40	; 0x28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056fc:	4b0c      	ldr	r3, [pc, #48]	; (8005730 <__NVIC_SetPriorityGrouping+0x44>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005708:	4013      	ands	r3, r2
 800570a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800571c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800571e:	4a04      	ldr	r2, [pc, #16]	; (8005730 <__NVIC_SetPriorityGrouping+0x44>)
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	60d3      	str	r3, [r2, #12]
}
 8005724:	bf00      	nop
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	e000ed00 	.word	0xe000ed00

08005734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005738:	4b04      	ldr	r3, [pc, #16]	; (800574c <__NVIC_GetPriorityGrouping+0x18>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	0a1b      	lsrs	r3, r3, #8
 800573e:	f003 0307 	and.w	r3, r3, #7
}
 8005742:	4618      	mov	r0, r3
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	e000ed00 	.word	0xe000ed00

08005750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	4603      	mov	r3, r0
 8005758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800575a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575e:	2b00      	cmp	r3, #0
 8005760:	db0b      	blt.n	800577a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	f003 021f 	and.w	r2, r3, #31
 8005768:	4907      	ldr	r1, [pc, #28]	; (8005788 <__NVIC_EnableIRQ+0x38>)
 800576a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576e:	095b      	lsrs	r3, r3, #5
 8005770:	2001      	movs	r0, #1
 8005772:	fa00 f202 	lsl.w	r2, r0, r2
 8005776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	e000e100 	.word	0xe000e100

0800578c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	6039      	str	r1, [r7, #0]
 8005796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579c:	2b00      	cmp	r3, #0
 800579e:	db0a      	blt.n	80057b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	490c      	ldr	r1, [pc, #48]	; (80057d8 <__NVIC_SetPriority+0x4c>)
 80057a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057aa:	0112      	lsls	r2, r2, #4
 80057ac:	b2d2      	uxtb	r2, r2
 80057ae:	440b      	add	r3, r1
 80057b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057b4:	e00a      	b.n	80057cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	4908      	ldr	r1, [pc, #32]	; (80057dc <__NVIC_SetPriority+0x50>)
 80057bc:	79fb      	ldrb	r3, [r7, #7]
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	3b04      	subs	r3, #4
 80057c4:	0112      	lsls	r2, r2, #4
 80057c6:	b2d2      	uxtb	r2, r2
 80057c8:	440b      	add	r3, r1
 80057ca:	761a      	strb	r2, [r3, #24]
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	e000e100 	.word	0xe000e100
 80057dc:	e000ed00 	.word	0xe000ed00

080057e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b089      	sub	sp, #36	; 0x24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 0307 	and.w	r3, r3, #7
 80057f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	f1c3 0307 	rsb	r3, r3, #7
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	bf28      	it	cs
 80057fe:	2304      	movcs	r3, #4
 8005800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	3304      	adds	r3, #4
 8005806:	2b06      	cmp	r3, #6
 8005808:	d902      	bls.n	8005810 <NVIC_EncodePriority+0x30>
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	3b03      	subs	r3, #3
 800580e:	e000      	b.n	8005812 <NVIC_EncodePriority+0x32>
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005814:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	43da      	mvns	r2, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	401a      	ands	r2, r3
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005828:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	fa01 f303 	lsl.w	r3, r1, r3
 8005832:	43d9      	mvns	r1, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005838:	4313      	orrs	r3, r2
         );
}
 800583a:	4618      	mov	r0, r3
 800583c:	3724      	adds	r7, #36	; 0x24
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b082      	sub	sp, #8
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7ff ff4c 	bl	80056ec <__NVIC_SetPriorityGrouping>
}
 8005854:	bf00      	nop
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	4603      	mov	r3, r0
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
 8005868:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800586e:	f7ff ff61 	bl	8005734 <__NVIC_GetPriorityGrouping>
 8005872:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	6978      	ldr	r0, [r7, #20]
 800587a:	f7ff ffb1 	bl	80057e0 <NVIC_EncodePriority>
 800587e:	4602      	mov	r2, r0
 8005880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005884:	4611      	mov	r1, r2
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff ff80 	bl	800578c <__NVIC_SetPriority>
}
 800588c:	bf00      	nop
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800589e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f7ff ff54 	bl	8005750 <__NVIC_EnableIRQ>
}
 80058a8:	bf00      	nop
 80058aa:	3708      	adds	r7, #8
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e014      	b.n	80058ec <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	791b      	ldrb	r3, [r3, #4]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d105      	bne.n	80058d8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fe f886 	bl	80039e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	795b      	ldrb	r3, [r3, #5]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d101      	bne.n	800590a <HAL_DAC_Start+0x16>
 8005906:	2302      	movs	r3, #2
 8005908:	e03b      	b.n	8005982 <HAL_DAC_Start+0x8e>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6819      	ldr	r1, [r3, #0]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f003 0310 	and.w	r3, r3, #16
 8005922:	2201      	movs	r2, #1
 8005924:	409a      	lsls	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10f      	bne.n	8005954 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800593e:	2b04      	cmp	r3, #4
 8005940:	d118      	bne.n	8005974 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 0201 	orr.w	r2, r2, #1
 8005950:	605a      	str	r2, [r3, #4]
 8005952:	e00f      	b.n	8005974 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800595e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005962:	d107      	bne.n	8005974 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f042 0202 	orr.w	r2, r2, #2
 8005972:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	370c      	adds	r7, #12
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800598e:	b580      	push	{r7, lr}
 8005990:	b082      	sub	sp, #8
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059a4:	d120      	bne.n	80059e8 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059b4:	d118      	bne.n	80059e8 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2204      	movs	r2, #4
 80059ba:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	f043 0201 	orr.w	r2, r3, #1
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059e0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f852 	bl	8005a8c <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059f6:	d120      	bne.n	8005a3a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a06:	d118      	bne.n	8005a3a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2204      	movs	r2, #4
 8005a0c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	f043 0202 	orr.w	r2, r3, #2
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005a32:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f94d 	bl	8005cd4 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b087      	sub	sp, #28
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	607a      	str	r2, [r7, #4]
 8005a4e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d105      	bne.n	8005a6c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4413      	add	r3, r2
 8005a66:	3308      	adds	r3, #8
 8005a68:	617b      	str	r3, [r7, #20]
 8005a6a:	e004      	b.n	8005a76 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4413      	add	r3, r2
 8005a72:	3314      	adds	r3, #20
 8005a74:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	371c      	adds	r7, #28
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b088      	sub	sp, #32
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	795b      	ldrb	r3, [r3, #5]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d101      	bne.n	8005abc <HAL_DAC_ConfigChannel+0x1c>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e107      	b.n	8005ccc <HAL_DAC_ConfigChannel+0x22c>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d174      	bne.n	8005bba <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005ad0:	f7fe fa10 	bl	8003ef4 <HAL_GetTick>
 8005ad4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d134      	bne.n	8005b46 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005adc:	e011      	b.n	8005b02 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005ade:	f7fe fa09 	bl	8003ef4 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d90a      	bls.n	8005b02 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	f043 0208 	orr.w	r2, r3, #8
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2203      	movs	r2, #3
 8005afc:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e0e4      	b.n	8005ccc <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1e6      	bne.n	8005ade <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8005b10:	2001      	movs	r0, #1
 8005b12:	f7fe f9fb 	bl	8003f0c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68ba      	ldr	r2, [r7, #8]
 8005b1c:	6992      	ldr	r2, [r2, #24]
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
 8005b20:	e01e      	b.n	8005b60 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b22:	f7fe f9e7 	bl	8003ef4 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d90a      	bls.n	8005b46 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f043 0208 	orr.w	r2, r3, #8
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2203      	movs	r2, #3
 8005b40:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e0c2      	b.n	8005ccc <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	dbe8      	blt.n	8005b22 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8005b50:	2001      	movs	r0, #1
 8005b52:	f7fe f9db 	bl	8003f0c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	6992      	ldr	r2, [r2, #24]
 8005b5e:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f003 0310 	and.w	r3, r3, #16
 8005b6c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005b70:	fa01 f303 	lsl.w	r3, r1, r3
 8005b74:	43db      	mvns	r3, r3
 8005b76:	ea02 0103 	and.w	r1, r2, r3
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	69da      	ldr	r2, [r3, #28]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f003 0310 	and.w	r3, r3, #16
 8005b84:	409a      	lsls	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	21ff      	movs	r1, #255	; 0xff
 8005b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	ea02 0103 	and.w	r1, r2, r3
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	6a1a      	ldr	r2, [r3, #32]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	409a      	lsls	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d11d      	bne.n	8005bfe <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc8:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f003 0310 	and.w	r3, r3, #16
 8005bd0:	221f      	movs	r2, #31
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43db      	mvns	r3, r3
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f003 0310 	and.w	r3, r3, #16
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c04:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c12:	43db      	mvns	r3, r3
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	4013      	ands	r3, r2
 8005c18:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	431a      	orrs	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	69ba      	ldr	r2, [r7, #24]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6819      	ldr	r1, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f003 0310 	and.w	r3, r3, #16
 8005c52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43da      	mvns	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	400a      	ands	r2, r1
 8005c62:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f003 0310 	and.w	r3, r3, #16
 8005c72:	f640 72fc 	movw	r2, #4092	; 0xffc
 8005c76:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7a:	43db      	mvns	r3, r3
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f003 0310 	and.w	r3, r3, #16
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	69ba      	ldr	r2, [r7, #24]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6819      	ldr	r1, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f003 0310 	and.w	r3, r3, #16
 8005cae:	22c0      	movs	r2, #192	; 0xc0
 8005cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb4:	43da      	mvns	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	400a      	ands	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e098      	b.n	8005e2c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	4b4d      	ldr	r3, [pc, #308]	; (8005e38 <HAL_DMA_Init+0x150>)
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d80f      	bhi.n	8005d26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	4b4b      	ldr	r3, [pc, #300]	; (8005e3c <HAL_DMA_Init+0x154>)
 8005d0e:	4413      	add	r3, r2
 8005d10:	4a4b      	ldr	r2, [pc, #300]	; (8005e40 <HAL_DMA_Init+0x158>)
 8005d12:	fba2 2303 	umull	r2, r3, r2, r3
 8005d16:	091b      	lsrs	r3, r3, #4
 8005d18:	009a      	lsls	r2, r3, #2
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a48      	ldr	r2, [pc, #288]	; (8005e44 <HAL_DMA_Init+0x15c>)
 8005d22:	641a      	str	r2, [r3, #64]	; 0x40
 8005d24:	e00e      	b.n	8005d44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	4b46      	ldr	r3, [pc, #280]	; (8005e48 <HAL_DMA_Init+0x160>)
 8005d2e:	4413      	add	r3, r2
 8005d30:	4a43      	ldr	r2, [pc, #268]	; (8005e40 <HAL_DMA_Init+0x158>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	091b      	lsrs	r3, r3, #4
 8005d38:	009a      	lsls	r2, r3, #2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a42      	ldr	r2, [pc, #264]	; (8005e4c <HAL_DMA_Init+0x164>)
 8005d42:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d9e:	d039      	beq.n	8005e14 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da4:	4a27      	ldr	r2, [pc, #156]	; (8005e44 <HAL_DMA_Init+0x15c>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d11a      	bne.n	8005de0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005daa:	4b29      	ldr	r3, [pc, #164]	; (8005e50 <HAL_DMA_Init+0x168>)
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db2:	f003 031c 	and.w	r3, r3, #28
 8005db6:	210f      	movs	r1, #15
 8005db8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dbc:	43db      	mvns	r3, r3
 8005dbe:	4924      	ldr	r1, [pc, #144]	; (8005e50 <HAL_DMA_Init+0x168>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005dc4:	4b22      	ldr	r3, [pc, #136]	; (8005e50 <HAL_DMA_Init+0x168>)
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6859      	ldr	r1, [r3, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd0:	f003 031c 	and.w	r3, r3, #28
 8005dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd8:	491d      	ldr	r1, [pc, #116]	; (8005e50 <HAL_DMA_Init+0x168>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	600b      	str	r3, [r1, #0]
 8005dde:	e019      	b.n	8005e14 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005de0:	4b1c      	ldr	r3, [pc, #112]	; (8005e54 <HAL_DMA_Init+0x16c>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de8:	f003 031c 	and.w	r3, r3, #28
 8005dec:	210f      	movs	r1, #15
 8005dee:	fa01 f303 	lsl.w	r3, r1, r3
 8005df2:	43db      	mvns	r3, r3
 8005df4:	4917      	ldr	r1, [pc, #92]	; (8005e54 <HAL_DMA_Init+0x16c>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005dfa:	4b16      	ldr	r3, [pc, #88]	; (8005e54 <HAL_DMA_Init+0x16c>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6859      	ldr	r1, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e06:	f003 031c 	and.w	r3, r3, #28
 8005e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0e:	4911      	ldr	r1, [pc, #68]	; (8005e54 <HAL_DMA_Init+0x16c>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr
 8005e38:	40020407 	.word	0x40020407
 8005e3c:	bffdfff8 	.word	0xbffdfff8
 8005e40:	cccccccd 	.word	0xcccccccd
 8005e44:	40020000 	.word	0x40020000
 8005e48:	bffdfbf8 	.word	0xbffdfbf8
 8005e4c:	40020400 	.word	0x40020400
 8005e50:	400200a8 	.word	0x400200a8
 8005e54:	400204a8 	.word	0x400204a8

08005e58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
 8005e64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_DMA_Start_IT+0x20>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e04b      	b.n	8005f10 <HAL_DMA_Start_IT+0xb8>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d13a      	bne.n	8005f02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 0201 	bic.w	r2, r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	68b9      	ldr	r1, [r7, #8]
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 f92f 	bl	8006114 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d008      	beq.n	8005ed0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f042 020e 	orr.w	r2, r2, #14
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	e00f      	b.n	8005ef0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0204 	bic.w	r2, r2, #4
 8005ede:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 020a 	orr.w	r2, r2, #10
 8005eee:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
 8005f00:	e005      	b.n	8005f0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f20:	2300      	movs	r3, #0
 8005f22:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d005      	beq.n	8005f3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2204      	movs	r2, #4
 8005f34:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	73fb      	strb	r3, [r7, #15]
 8005f3a:	e029      	b.n	8005f90 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 020e 	bic.w	r2, r2, #14
 8005f4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f60:	f003 021c 	and.w	r2, r3, #28
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f68:	2101      	movs	r1, #1
 8005f6a:	fa01 f202 	lsl.w	r2, r1, r2
 8005f6e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
    }
  }
  return status;
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b084      	sub	sp, #16
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fb6:	f003 031c 	and.w	r3, r3, #28
 8005fba:	2204      	movs	r2, #4
 8005fbc:	409a      	lsls	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d026      	beq.n	8006014 <HAL_DMA_IRQHandler+0x7a>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f003 0304 	and.w	r3, r3, #4
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d021      	beq.n	8006014 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0320 	and.w	r3, r3, #32
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d107      	bne.n	8005fee <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0204 	bic.w	r2, r2, #4
 8005fec:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ff2:	f003 021c 	and.w	r2, r3, #28
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffa:	2104      	movs	r1, #4
 8005ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8006000:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006006:	2b00      	cmp	r3, #0
 8006008:	d071      	beq.n	80060ee <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006012:	e06c      	b.n	80060ee <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006018:	f003 031c 	and.w	r3, r3, #28
 800601c:	2202      	movs	r2, #2
 800601e:	409a      	lsls	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	4013      	ands	r3, r2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d02e      	beq.n	8006086 <HAL_DMA_IRQHandler+0xec>
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d029      	beq.n	8006086 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10b      	bne.n	8006058 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 020a 	bic.w	r2, r2, #10
 800604e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605c:	f003 021c 	and.w	r2, r3, #28
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006064:	2102      	movs	r1, #2
 8006066:	fa01 f202 	lsl.w	r2, r1, r2
 800606a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006078:	2b00      	cmp	r3, #0
 800607a:	d038      	beq.n	80060ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006084:	e033      	b.n	80060ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800608a:	f003 031c 	and.w	r3, r3, #28
 800608e:	2208      	movs	r2, #8
 8006090:	409a      	lsls	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	4013      	ands	r3, r2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d02a      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x156>
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	f003 0308 	and.w	r3, r3, #8
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d025      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 020e 	bic.w	r2, r2, #14
 80060b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b8:	f003 021c 	and.w	r2, r3, #28
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c0:	2101      	movs	r1, #1
 80060c2:	fa01 f202 	lsl.w	r2, r1, r2
 80060c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d004      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80060ee:	bf00      	nop
 80060f0:	bf00      	nop
}
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006106:	b2db      	uxtb	r3, r3
}
 8006108:	4618      	mov	r0, r3
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
 8006120:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006126:	f003 021c 	and.w	r2, r3, #28
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612e:	2101      	movs	r1, #1
 8006130:	fa01 f202 	lsl.w	r2, r1, r2
 8006134:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	2b10      	cmp	r3, #16
 8006144:	d108      	bne.n	8006158 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006156:	e007      	b.n	8006168 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	60da      	str	r2, [r3, #12]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800617e:	2300      	movs	r3, #0
 8006180:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006182:	e148      	b.n	8006416 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	2101      	movs	r1, #1
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	fa01 f303 	lsl.w	r3, r1, r3
 8006190:	4013      	ands	r3, r2
 8006192:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	f000 813a 	beq.w	8006410 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d005      	beq.n	80061b4 <HAL_GPIO_Init+0x40>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f003 0303 	and.w	r3, r3, #3
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d130      	bne.n	8006216 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	2203      	movs	r2, #3
 80061c0:	fa02 f303 	lsl.w	r3, r2, r3
 80061c4:	43db      	mvns	r3, r3
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4013      	ands	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	fa02 f303 	lsl.w	r3, r2, r3
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	4313      	orrs	r3, r2
 80061dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80061ea:	2201      	movs	r2, #1
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	43db      	mvns	r3, r3
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	4013      	ands	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	091b      	lsrs	r3, r3, #4
 8006200:	f003 0201 	and.w	r2, r3, #1
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	fa02 f303 	lsl.w	r3, r2, r3
 800620a:	693a      	ldr	r2, [r7, #16]
 800620c:	4313      	orrs	r3, r2
 800620e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f003 0303 	and.w	r3, r3, #3
 800621e:	2b03      	cmp	r3, #3
 8006220:	d017      	beq.n	8006252 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	2203      	movs	r2, #3
 800622e:	fa02 f303 	lsl.w	r3, r2, r3
 8006232:	43db      	mvns	r3, r3
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	4013      	ands	r3, r2
 8006238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	fa02 f303 	lsl.w	r3, r2, r3
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	4313      	orrs	r3, r2
 800624a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f003 0303 	and.w	r3, r3, #3
 800625a:	2b02      	cmp	r3, #2
 800625c:	d123      	bne.n	80062a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	08da      	lsrs	r2, r3, #3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	3208      	adds	r2, #8
 8006266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800626a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	220f      	movs	r2, #15
 8006276:	fa02 f303 	lsl.w	r3, r2, r3
 800627a:	43db      	mvns	r3, r3
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4013      	ands	r3, r2
 8006280:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f003 0307 	and.w	r3, r3, #7
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	fa02 f303 	lsl.w	r3, r2, r3
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	08da      	lsrs	r2, r3, #3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3208      	adds	r2, #8
 80062a0:	6939      	ldr	r1, [r7, #16]
 80062a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	005b      	lsls	r3, r3, #1
 80062b0:	2203      	movs	r2, #3
 80062b2:	fa02 f303 	lsl.w	r3, r2, r3
 80062b6:	43db      	mvns	r3, r3
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	4013      	ands	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f003 0203 	and.w	r2, r3, #3
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	fa02 f303 	lsl.w	r3, r2, r3
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f000 8094 	beq.w	8006410 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e8:	4b52      	ldr	r3, [pc, #328]	; (8006434 <HAL_GPIO_Init+0x2c0>)
 80062ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ec:	4a51      	ldr	r2, [pc, #324]	; (8006434 <HAL_GPIO_Init+0x2c0>)
 80062ee:	f043 0301 	orr.w	r3, r3, #1
 80062f2:	6613      	str	r3, [r2, #96]	; 0x60
 80062f4:	4b4f      	ldr	r3, [pc, #316]	; (8006434 <HAL_GPIO_Init+0x2c0>)
 80062f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062f8:	f003 0301 	and.w	r3, r3, #1
 80062fc:	60bb      	str	r3, [r7, #8]
 80062fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006300:	4a4d      	ldr	r2, [pc, #308]	; (8006438 <HAL_GPIO_Init+0x2c4>)
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	089b      	lsrs	r3, r3, #2
 8006306:	3302      	adds	r3, #2
 8006308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800630c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f003 0303 	and.w	r3, r3, #3
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	220f      	movs	r2, #15
 8006318:	fa02 f303 	lsl.w	r3, r2, r3
 800631c:	43db      	mvns	r3, r3
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4013      	ands	r3, r2
 8006322:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800632a:	d00d      	beq.n	8006348 <HAL_GPIO_Init+0x1d4>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a43      	ldr	r2, [pc, #268]	; (800643c <HAL_GPIO_Init+0x2c8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d007      	beq.n	8006344 <HAL_GPIO_Init+0x1d0>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a42      	ldr	r2, [pc, #264]	; (8006440 <HAL_GPIO_Init+0x2cc>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d101      	bne.n	8006340 <HAL_GPIO_Init+0x1cc>
 800633c:	2302      	movs	r3, #2
 800633e:	e004      	b.n	800634a <HAL_GPIO_Init+0x1d6>
 8006340:	2307      	movs	r3, #7
 8006342:	e002      	b.n	800634a <HAL_GPIO_Init+0x1d6>
 8006344:	2301      	movs	r3, #1
 8006346:	e000      	b.n	800634a <HAL_GPIO_Init+0x1d6>
 8006348:	2300      	movs	r3, #0
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	f002 0203 	and.w	r2, r2, #3
 8006350:	0092      	lsls	r2, r2, #2
 8006352:	4093      	lsls	r3, r2
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	4313      	orrs	r3, r2
 8006358:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800635a:	4937      	ldr	r1, [pc, #220]	; (8006438 <HAL_GPIO_Init+0x2c4>)
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	089b      	lsrs	r3, r3, #2
 8006360:	3302      	adds	r3, #2
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006368:	4b36      	ldr	r3, [pc, #216]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	43db      	mvns	r3, r3
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	4013      	ands	r3, r2
 8006376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d003      	beq.n	800638c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800638c:	4a2d      	ldr	r2, [pc, #180]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006392:	4b2c      	ldr	r3, [pc, #176]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	43db      	mvns	r3, r3
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	4013      	ands	r3, r2
 80063a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80063b6:	4a23      	ldr	r2, [pc, #140]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80063bc:	4b21      	ldr	r3, [pc, #132]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	43db      	mvns	r3, r3
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	4013      	ands	r3, r2
 80063ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d003      	beq.n	80063e0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	4313      	orrs	r3, r2
 80063de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80063e0:	4a18      	ldr	r2, [pc, #96]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80063e6:	4b17      	ldr	r3, [pc, #92]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	43db      	mvns	r3, r3
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	4013      	ands	r3, r2
 80063f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800640a:	4a0e      	ldr	r2, [pc, #56]	; (8006444 <HAL_GPIO_Init+0x2d0>)
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	3301      	adds	r3, #1
 8006414:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	fa22 f303 	lsr.w	r3, r2, r3
 8006420:	2b00      	cmp	r3, #0
 8006422:	f47f aeaf 	bne.w	8006184 <HAL_GPIO_Init+0x10>
  }
}
 8006426:	bf00      	nop
 8006428:	bf00      	nop
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	40021000 	.word	0x40021000
 8006438:	40010000 	.word	0x40010000
 800643c:	48000400 	.word	0x48000400
 8006440:	48000800 	.word	0x48000800
 8006444:	40010400 	.word	0x40010400

08006448 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	460b      	mov	r3, r1
 8006452:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691a      	ldr	r2, [r3, #16]
 8006458:	887b      	ldrh	r3, [r7, #2]
 800645a:	4013      	ands	r3, r2
 800645c:	2b00      	cmp	r3, #0
 800645e:	d002      	beq.n	8006466 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006460:	2301      	movs	r3, #1
 8006462:	73fb      	strb	r3, [r7, #15]
 8006464:	e001      	b.n	800646a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006466:	2300      	movs	r3, #0
 8006468:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800646a:	7bfb      	ldrb	r3, [r7, #15]
}
 800646c:	4618      	mov	r0, r3
 800646e:	3714      	adds	r7, #20
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	460b      	mov	r3, r1
 8006482:	807b      	strh	r3, [r7, #2]
 8006484:	4613      	mov	r3, r2
 8006486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006488:	787b      	ldrb	r3, [r7, #1]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800648e:	887a      	ldrh	r2, [r7, #2]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006494:	e002      	b.n	800649c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006496:	887a      	ldrh	r2, [r7, #2]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e081      	b.n	80065be <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d106      	bne.n	80064d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fd face 	bl	8003a70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2224      	movs	r2, #36	; 0x24
 80064d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f022 0201 	bic.w	r2, r2, #1
 80064ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80064f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006508:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d107      	bne.n	8006522 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689a      	ldr	r2, [r3, #8]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800651e:	609a      	str	r2, [r3, #8]
 8006520:	e006      	b.n	8006530 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800652e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	2b02      	cmp	r3, #2
 8006536:	d104      	bne.n	8006542 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006540:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006550:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006554:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68da      	ldr	r2, [r3, #12]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006564:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	430a      	orrs	r2, r1
 800657e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	69d9      	ldr	r1, [r3, #28]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a1a      	ldr	r2, [r3, #32]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2220      	movs	r2, #32
 80065aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
	...

080065c8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b088      	sub	sp, #32
 80065cc:	af02      	add	r7, sp, #8
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	607a      	str	r2, [r7, #4]
 80065d2:	461a      	mov	r2, r3
 80065d4:	460b      	mov	r3, r1
 80065d6:	817b      	strh	r3, [r7, #10]
 80065d8:	4613      	mov	r3, r2
 80065da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b20      	cmp	r3, #32
 80065e6:	f040 80da 	bne.w	800679e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_I2C_Master_Transmit+0x30>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e0d3      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006600:	f7fd fc78 	bl	8003ef4 <HAL_GetTick>
 8006604:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	2319      	movs	r3, #25
 800660c:	2201      	movs	r2, #1
 800660e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f000 fe05 	bl	8007222 <I2C_WaitOnFlagUntilTimeout>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e0be      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2221      	movs	r2, #33	; 0x21
 8006626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2210      	movs	r2, #16
 800662e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	893a      	ldrh	r2, [r7, #8]
 8006642:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	2bff      	cmp	r3, #255	; 0xff
 8006652:	d90e      	bls.n	8006672 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	22ff      	movs	r2, #255	; 0xff
 8006658:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665e:	b2da      	uxtb	r2, r3
 8006660:	8979      	ldrh	r1, [r7, #10]
 8006662:	4b51      	ldr	r3, [pc, #324]	; (80067a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f000 ff82 	bl	8007574 <I2C_TransferConfig>
 8006670:	e06c      	b.n	800674c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006676:	b29a      	uxth	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006680:	b2da      	uxtb	r2, r3
 8006682:	8979      	ldrh	r1, [r7, #10]
 8006684:	4b48      	ldr	r3, [pc, #288]	; (80067a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 ff71 	bl	8007574 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006692:	e05b      	b.n	800674c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	6a39      	ldr	r1, [r7, #32]
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 fe02 	bl	80072a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e07b      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ac:	781a      	ldrb	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b8:	1c5a      	adds	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d0:	3b01      	subs	r3, #1
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066dc:	b29b      	uxth	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d034      	beq.n	800674c <HAL_I2C_Master_Transmit+0x184>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d130      	bne.n	800674c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	2200      	movs	r2, #0
 80066f2:	2180      	movs	r1, #128	; 0x80
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 fd94 	bl	8007222 <I2C_WaitOnFlagUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e04d      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006708:	b29b      	uxth	r3, r3
 800670a:	2bff      	cmp	r3, #255	; 0xff
 800670c:	d90e      	bls.n	800672c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	22ff      	movs	r2, #255	; 0xff
 8006712:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006718:	b2da      	uxtb	r2, r3
 800671a:	8979      	ldrh	r1, [r7, #10]
 800671c:	2300      	movs	r3, #0
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f000 ff25 	bl	8007574 <I2C_TransferConfig>
 800672a:	e00f      	b.n	800674c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800673a:	b2da      	uxtb	r2, r3
 800673c:	8979      	ldrh	r1, [r7, #10]
 800673e:	2300      	movs	r3, #0
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 ff14 	bl	8007574 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006750:	b29b      	uxth	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d19e      	bne.n	8006694 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	6a39      	ldr	r1, [r7, #32]
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 fde1 	bl	8007322 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e01a      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2220      	movs	r2, #32
 8006770:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6859      	ldr	r1, [r3, #4]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	4b0b      	ldr	r3, [pc, #44]	; (80067ac <HAL_I2C_Master_Transmit+0x1e4>)
 800677e:	400b      	ands	r3, r1
 8006780:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2220      	movs	r2, #32
 8006786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	e000      	b.n	80067a0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800679e:	2302      	movs	r3, #2
  }
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3718      	adds	r7, #24
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	80002000 	.word	0x80002000
 80067ac:	fe00e800 	.word	0xfe00e800

080067b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d005      	beq.n	80067dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	68f9      	ldr	r1, [r7, #12]
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	4798      	blx	r3
  }
}
 80067dc:	bf00      	nop
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	0a1b      	lsrs	r3, r3, #8
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	d010      	beq.n	800682a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	09db      	lsrs	r3, r3, #7
 800680c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00a      	beq.n	800682a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006818:	f043 0201 	orr.w	r2, r3, #1
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006828:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	0a9b      	lsrs	r3, r3, #10
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d010      	beq.n	8006858 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	09db      	lsrs	r3, r3, #7
 800683a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00a      	beq.n	8006858 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006846:	f043 0208 	orr.w	r2, r3, #8
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006856:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	0a5b      	lsrs	r3, r3, #9
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d010      	beq.n	8006886 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	09db      	lsrs	r3, r3, #7
 8006868:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00a      	beq.n	8006886 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006874:	f043 0202 	orr.w	r2, r3, #2
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006884:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800688a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 030b 	and.w	r3, r3, #11
 8006892:	2b00      	cmp	r3, #0
 8006894:	d003      	beq.n	800689e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006896:	68f9      	ldr	r1, [r7, #12]
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 fb89 	bl	8006fb0 <I2C_ITError>
  }
}
 800689e:	bf00      	nop
 80068a0:	3718      	adds	r7, #24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}

080068a6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b083      	sub	sp, #12
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b083      	sub	sp, #12
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
 80068d6:	460b      	mov	r3, r1
 80068d8:	70fb      	strb	r3, [r7, #3]
 80068da:	4613      	mov	r3, r2
 80068dc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80068de:	bf00      	nop
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr

080068fe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80068fe:	b480      	push	{r7}
 8006900:	b083      	sub	sp, #12
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006906:	bf00      	nop
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800691a:	bf00      	nop
 800691c:	370c      	adds	r7, #12
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr

08006926 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b086      	sub	sp, #24
 800692a:	af00      	add	r7, sp, #0
 800692c:	60f8      	str	r0, [r7, #12]
 800692e:	60b9      	str	r1, [r7, #8]
 8006930:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006936:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006942:	2b01      	cmp	r3, #1
 8006944:	d101      	bne.n	800694a <I2C_Slave_ISR_IT+0x24>
 8006946:	2302      	movs	r3, #2
 8006948:	e0ec      	b.n	8006b24 <I2C_Slave_ISR_IT+0x1fe>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	095b      	lsrs	r3, r3, #5
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d009      	beq.n	8006972 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800696a:	6939      	ldr	r1, [r7, #16]
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 f9bf 	bl	8006cf0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d04d      	beq.n	8006a1a <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	091b      	lsrs	r3, r3, #4
 8006982:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006986:	2b00      	cmp	r3, #0
 8006988:	d047      	beq.n	8006a1a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698e:	b29b      	uxth	r3, r3
 8006990:	2b00      	cmp	r3, #0
 8006992:	d128      	bne.n	80069e6 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b28      	cmp	r3, #40	; 0x28
 800699e:	d108      	bne.n	80069b2 <I2C_Slave_ISR_IT+0x8c>
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069a6:	d104      	bne.n	80069b2 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80069a8:	6939      	ldr	r1, [r7, #16]
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 faaa 	bl	8006f04 <I2C_ITListenCplt>
 80069b0:	e032      	b.n	8006a18 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b29      	cmp	r3, #41	; 0x29
 80069bc:	d10e      	bne.n	80069dc <I2C_Slave_ISR_IT+0xb6>
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80069c4:	d00a      	beq.n	80069dc <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2210      	movs	r2, #16
 80069cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 fbe5 	bl	800719e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f92d 	bl	8006c34 <I2C_ITSlaveSeqCplt>
 80069da:	e01d      	b.n	8006a18 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2210      	movs	r2, #16
 80069e2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80069e4:	e096      	b.n	8006b14 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2210      	movs	r2, #16
 80069ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f2:	f043 0204 	orr.w	r2, r3, #4
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d004      	beq.n	8006a0a <I2C_Slave_ISR_IT+0xe4>
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a06:	f040 8085 	bne.w	8006b14 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a0e:	4619      	mov	r1, r3
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 facd 	bl	8006fb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006a16:	e07d      	b.n	8006b14 <I2C_Slave_ISR_IT+0x1ee>
 8006a18:	e07c      	b.n	8006b14 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	089b      	lsrs	r3, r3, #2
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d030      	beq.n	8006a88 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	089b      	lsrs	r3, r3, #2
 8006a2a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d02a      	beq.n	8006a88 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d018      	beq.n	8006a6e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a46:	b2d2      	uxtb	r2, r2
 8006a48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	3b01      	subs	r3, #1
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d14f      	bne.n	8006b18 <I2C_Slave_ISR_IT+0x1f2>
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a7e:	d04b      	beq.n	8006b18 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006a80:	68f8      	ldr	r0, [r7, #12]
 8006a82:	f000 f8d7 	bl	8006c34 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006a86:	e047      	b.n	8006b18 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	08db      	lsrs	r3, r3, #3
 8006a8c:	f003 0301 	and.w	r3, r3, #1
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00a      	beq.n	8006aaa <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	08db      	lsrs	r3, r3, #3
 8006a98:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d004      	beq.n	8006aaa <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006aa0:	6939      	ldr	r1, [r7, #16]
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f000 f842 	bl	8006b2c <I2C_ITAddrCplt>
 8006aa8:	e037      	b.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	085b      	lsrs	r3, r3, #1
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d031      	beq.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	085b      	lsrs	r3, r3, #1
 8006aba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d02b      	beq.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d018      	beq.n	8006afe <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	851a      	strh	r2, [r3, #40]	; 0x28
 8006afc:	e00d      	b.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b04:	d002      	beq.n	8006b0c <I2C_Slave_ISR_IT+0x1e6>
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d106      	bne.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 f891 	bl	8006c34 <I2C_ITSlaveSeqCplt>
 8006b12:	e002      	b.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8006b14:	bf00      	nop
 8006b16:	e000      	b.n	8006b1a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8006b18:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3718      	adds	r7, #24
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006b42:	2b28      	cmp	r3, #40	; 0x28
 8006b44:	d16a      	bne.n	8006c1c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	0c1b      	lsrs	r3, r3, #16
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	0c1b      	lsrs	r3, r3, #16
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006b64:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b72:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006b80:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d138      	bne.n	8006bfc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006b8a:	897b      	ldrh	r3, [r7, #10]
 8006b8c:	09db      	lsrs	r3, r3, #7
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	89bb      	ldrh	r3, [r7, #12]
 8006b92:	4053      	eors	r3, r2
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	f003 0306 	and.w	r3, r3, #6
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d11c      	bne.n	8006bd8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006b9e:	897b      	ldrh	r3, [r7, #10]
 8006ba0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d13b      	bne.n	8006c2c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2208      	movs	r2, #8
 8006bc0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006bca:	89ba      	ldrh	r2, [r7, #12]
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
 8006bce:	4619      	mov	r1, r3
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff fe7c 	bl	80068ce <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006bd6:	e029      	b.n	8006c2c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006bd8:	893b      	ldrh	r3, [r7, #8]
 8006bda:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006bdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fcf9 	bl	80075d8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006bee:	89ba      	ldrh	r2, [r7, #12]
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f7ff fe6a 	bl	80068ce <HAL_I2C_AddrCallback>
}
 8006bfa:	e017      	b.n	8006c2c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006bfc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 fce9 	bl	80075d8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c0e:	89ba      	ldrh	r2, [r7, #12]
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
 8006c12:	4619      	mov	r1, r3
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f7ff fe5a 	bl	80068ce <HAL_I2C_AddrCallback>
}
 8006c1a:	e007      	b.n	8006c2c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2208      	movs	r2, #8
 8006c22:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8006c2c:	bf00      	nop
 8006c2e:	3710      	adds	r7, #16
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	0b9b      	lsrs	r3, r3, #14
 8006c50:	f003 0301 	and.w	r3, r3, #1
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d008      	beq.n	8006c6a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c66:	601a      	str	r2, [r3, #0]
 8006c68:	e00d      	b.n	8006c86 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	0bdb      	lsrs	r3, r3, #15
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d007      	beq.n	8006c86 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c84:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b29      	cmp	r3, #41	; 0x29
 8006c90:	d112      	bne.n	8006cb8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2228      	movs	r2, #40	; 0x28
 8006c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2221      	movs	r2, #33	; 0x21
 8006c9e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fc98 	bl	80075d8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7ff fdf8 	bl	80068a6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006cb6:	e017      	b.n	8006ce8 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8006cc2:	d111      	bne.n	8006ce8 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2228      	movs	r2, #40	; 0x28
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2222      	movs	r2, #34	; 0x22
 8006cd0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006cd2:	2102      	movs	r1, #2
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 fc7f 	bl	80075d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7ff fde9 	bl	80068ba <HAL_I2C_SlaveRxCpltCallback>
}
 8006ce8:	bf00      	nop
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d0c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2220      	movs	r2, #32
 8006d14:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
 8006d18:	2b21      	cmp	r3, #33	; 0x21
 8006d1a:	d002      	beq.n	8006d22 <I2C_ITSlaveCplt+0x32>
 8006d1c:	7bfb      	ldrb	r3, [r7, #15]
 8006d1e:	2b29      	cmp	r3, #41	; 0x29
 8006d20:	d108      	bne.n	8006d34 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006d22:	f248 0101 	movw	r1, #32769	; 0x8001
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fc56 	bl	80075d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2221      	movs	r2, #33	; 0x21
 8006d30:	631a      	str	r2, [r3, #48]	; 0x30
 8006d32:	e00d      	b.n	8006d50 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	2b22      	cmp	r3, #34	; 0x22
 8006d38:	d002      	beq.n	8006d40 <I2C_ITSlaveCplt+0x50>
 8006d3a:	7bfb      	ldrb	r3, [r7, #15]
 8006d3c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d3e:	d107      	bne.n	8006d50 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006d40:	f248 0102 	movw	r1, #32770	; 0x8002
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 fc47 	bl	80075d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2222      	movs	r2, #34	; 0x22
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d5e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6859      	ldr	r1, [r3, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	4b64      	ldr	r3, [pc, #400]	; (8006efc <I2C_ITSlaveCplt+0x20c>)
 8006d6c:	400b      	ands	r3, r1
 8006d6e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fa14 	bl	800719e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	0b9b      	lsrs	r3, r3, #14
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d013      	beq.n	8006daa <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006d90:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d020      	beq.n	8006ddc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	b29a      	uxth	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006da8:	e018      	b.n	8006ddc <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	0bdb      	lsrs	r3, r3, #15
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d012      	beq.n	8006ddc <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dc4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d006      	beq.n	8006ddc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	089b      	lsrs	r3, r3, #2
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d020      	beq.n	8006e2a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f023 0304 	bic.w	r3, r3, #4
 8006dee:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00c      	beq.n	8006e2a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e14:	3b01      	subs	r3, #1
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	3b01      	subs	r3, #1
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e38:	f043 0204 	orr.w	r2, r3, #4
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d010      	beq.n	8006e78 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f8a7 	bl	8006fb0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b28      	cmp	r3, #40	; 0x28
 8006e6c:	d141      	bne.n	8006ef2 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006e6e:	6979      	ldr	r1, [r7, #20]
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f847 	bl	8006f04 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e76:	e03c      	b.n	8006ef2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e80:	d014      	beq.n	8006eac <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7ff fed6 	bl	8006c34 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a1d      	ldr	r2, [pc, #116]	; (8006f00 <I2C_ITSlaveCplt+0x210>)
 8006e8c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2220      	movs	r2, #32
 8006e92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7ff fd20 	bl	80068ea <HAL_I2C_ListenCpltCallback>
}
 8006eaa:	e022      	b.n	8006ef2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b22      	cmp	r3, #34	; 0x22
 8006eb6:	d10e      	bne.n	8006ed6 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7ff fcf3 	bl	80068ba <HAL_I2C_SlaveRxCpltCallback>
}
 8006ed4:	e00d      	b.n	8006ef2 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2220      	movs	r2, #32
 8006eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f7ff fcda 	bl	80068a6 <HAL_I2C_SlaveTxCpltCallback>
}
 8006ef2:	bf00      	nop
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	fe00e800 	.word	0xfe00e800
 8006f00:	ffff0000 	.word	0xffff0000

08006f04 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a26      	ldr	r2, [pc, #152]	; (8006fac <I2C_ITListenCplt+0xa8>)
 8006f12:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2220      	movs	r2, #32
 8006f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	089b      	lsrs	r3, r3, #2
 8006f34:	f003 0301 	and.w	r3, r3, #1
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d022      	beq.n	8006f82 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f46:	b2d2      	uxtb	r2, r2
 8006f48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4e:	1c5a      	adds	r2, r3, #1
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d012      	beq.n	8006f82 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f60:	3b01      	subs	r3, #1
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f7a:	f043 0204 	orr.w	r2, r3, #4
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f82:	f248 0103 	movw	r1, #32771	; 0x8003
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 fb26 	bl	80075d8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2210      	movs	r2, #16
 8006f92:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f7ff fca4 	bl	80068ea <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006fa2:	bf00      	nop
 8006fa4:	3708      	adds	r7, #8
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	ffff0000 	.word	0xffff0000

08006fb0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a5d      	ldr	r2, [pc, #372]	; (8007144 <I2C_ITError+0x194>)
 8006fce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	431a      	orrs	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006fe2:	7bfb      	ldrb	r3, [r7, #15]
 8006fe4:	2b28      	cmp	r3, #40	; 0x28
 8006fe6:	d005      	beq.n	8006ff4 <I2C_ITError+0x44>
 8006fe8:	7bfb      	ldrb	r3, [r7, #15]
 8006fea:	2b29      	cmp	r3, #41	; 0x29
 8006fec:	d002      	beq.n	8006ff4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006fee:	7bfb      	ldrb	r3, [r7, #15]
 8006ff0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ff2:	d10b      	bne.n	800700c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006ff4:	2103      	movs	r1, #3
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 faee 	bl	80075d8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2228      	movs	r2, #40	; 0x28
 8007000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a50      	ldr	r2, [pc, #320]	; (8007148 <I2C_ITError+0x198>)
 8007008:	635a      	str	r2, [r3, #52]	; 0x34
 800700a:	e011      	b.n	8007030 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800700c:	f248 0103 	movw	r1, #32771	; 0x8003
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fae1 	bl	80075d8 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b60      	cmp	r3, #96	; 0x60
 8007020:	d003      	beq.n	800702a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2220      	movs	r2, #32
 8007026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007034:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703a:	2b00      	cmp	r3, #0
 800703c:	d039      	beq.n	80070b2 <I2C_ITError+0x102>
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	2b11      	cmp	r3, #17
 8007042:	d002      	beq.n	800704a <I2C_ITError+0x9a>
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b21      	cmp	r3, #33	; 0x21
 8007048:	d133      	bne.n	80070b2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007054:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007058:	d107      	bne.n	800706a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007068:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706e:	4618      	mov	r0, r3
 8007070:	f7ff f842 	bl	80060f8 <HAL_DMA_GetState>
 8007074:	4603      	mov	r3, r0
 8007076:	2b01      	cmp	r3, #1
 8007078:	d017      	beq.n	80070aa <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707e:	4a33      	ldr	r2, [pc, #204]	; (800714c <I2C_ITError+0x19c>)
 8007080:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	4618      	mov	r0, r3
 8007090:	f7fe ff42 	bl	8005f18 <HAL_DMA_Abort_IT>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d04d      	beq.n	8007136 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80070a4:	4610      	mov	r0, r2
 80070a6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070a8:	e045      	b.n	8007136 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f850 	bl	8007150 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070b0:	e041      	b.n	8007136 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d039      	beq.n	800712e <I2C_ITError+0x17e>
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b12      	cmp	r3, #18
 80070be:	d002      	beq.n	80070c6 <I2C_ITError+0x116>
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	2b22      	cmp	r3, #34	; 0x22
 80070c4:	d133      	bne.n	800712e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070d4:	d107      	bne.n	80070e6 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070e4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7ff f804 	bl	80060f8 <HAL_DMA_GetState>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d017      	beq.n	8007126 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070fa:	4a14      	ldr	r2, [pc, #80]	; (800714c <I2C_ITError+0x19c>)
 80070fc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710a:	4618      	mov	r0, r3
 800710c:	f7fe ff04 	bl	8005f18 <HAL_DMA_Abort_IT>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d011      	beq.n	800713a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800711a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007120:	4610      	mov	r0, r2
 8007122:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007124:	e009      	b.n	800713a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 f812 	bl	8007150 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800712c:	e005      	b.n	800713a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f80e 	bl	8007150 <I2C_TreatErrorCallback>
  }
}
 8007134:	e002      	b.n	800713c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007136:	bf00      	nop
 8007138:	e000      	b.n	800713c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800713a:	bf00      	nop
}
 800713c:	bf00      	nop
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	ffff0000 	.word	0xffff0000
 8007148:	08006927 	.word	0x08006927
 800714c:	080071e7 	.word	0x080071e7

08007150 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b60      	cmp	r3, #96	; 0x60
 8007162:	d10e      	bne.n	8007182 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2220      	movs	r2, #32
 8007168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7ff fbc9 	bl	8006912 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007180:	e009      	b.n	8007196 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f7ff fbb4 	bl	80068fe <HAL_I2C_ErrorCallback>
}
 8007196:	bf00      	nop
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800719e:	b480      	push	{r7}
 80071a0:	b083      	sub	sp, #12
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	699b      	ldr	r3, [r3, #24]
 80071ac:	f003 0302 	and.w	r3, r3, #2
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d103      	bne.n	80071bc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2200      	movs	r2, #0
 80071ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d007      	beq.n	80071da <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699a      	ldr	r2, [r3, #24]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f042 0201 	orr.w	r2, r2, #1
 80071d8:	619a      	str	r2, [r3, #24]
  }
}
 80071da:	bf00      	nop
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b084      	sub	sp, #16
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d003      	beq.n	8007204 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007200:	2200      	movs	r2, #0
 8007202:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007208:	2b00      	cmp	r3, #0
 800720a:	d003      	beq.n	8007214 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007210:	2200      	movs	r2, #0
 8007212:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f7ff ff9b 	bl	8007150 <I2C_TreatErrorCallback>
}
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b084      	sub	sp, #16
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	60b9      	str	r1, [r7, #8]
 800722c:	603b      	str	r3, [r7, #0]
 800722e:	4613      	mov	r3, r2
 8007230:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007232:	e022      	b.n	800727a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800723a:	d01e      	beq.n	800727a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800723c:	f7fc fe5a 	bl	8003ef4 <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	683a      	ldr	r2, [r7, #0]
 8007248:	429a      	cmp	r2, r3
 800724a:	d302      	bcc.n	8007252 <I2C_WaitOnFlagUntilTimeout+0x30>
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d113      	bne.n	800727a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007256:	f043 0220 	orr.w	r2, r3, #32
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2220      	movs	r2, #32
 8007262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e00f      	b.n	800729a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	699a      	ldr	r2, [r3, #24]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	4013      	ands	r3, r2
 8007284:	68ba      	ldr	r2, [r7, #8]
 8007286:	429a      	cmp	r2, r3
 8007288:	bf0c      	ite	eq
 800728a:	2301      	moveq	r3, #1
 800728c:	2300      	movne	r3, #0
 800728e:	b2db      	uxtb	r3, r3
 8007290:	461a      	mov	r2, r3
 8007292:	79fb      	ldrb	r3, [r7, #7]
 8007294:	429a      	cmp	r2, r3
 8007296:	d0cd      	beq.n	8007234 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b084      	sub	sp, #16
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	60f8      	str	r0, [r7, #12]
 80072aa:	60b9      	str	r1, [r7, #8]
 80072ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072ae:	e02c      	b.n	800730a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f000 f871 	bl	800739c <I2C_IsErrorOccurred>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d001      	beq.n	80072c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e02a      	b.n	800731a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072ca:	d01e      	beq.n	800730a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072cc:	f7fc fe12 	bl	8003ef4 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d302      	bcc.n	80072e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d113      	bne.n	800730a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072e6:	f043 0220 	orr.w	r2, r3, #32
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2220      	movs	r2, #32
 80072f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e007      	b.n	800731a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	699b      	ldr	r3, [r3, #24]
 8007310:	f003 0302 	and.w	r3, r3, #2
 8007314:	2b02      	cmp	r3, #2
 8007316:	d1cb      	bne.n	80072b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b084      	sub	sp, #16
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800732e:	e028      	b.n	8007382 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	68f8      	ldr	r0, [r7, #12]
 8007336:	f000 f831 	bl	800739c <I2C_IsErrorOccurred>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d001      	beq.n	8007344 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	e026      	b.n	8007392 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007344:	f7fc fdd6 	bl	8003ef4 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	429a      	cmp	r2, r3
 8007352:	d302      	bcc.n	800735a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d113      	bne.n	8007382 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800735e:	f043 0220 	orr.w	r2, r3, #32
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e007      	b.n	8007392 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	f003 0320 	and.w	r3, r3, #32
 800738c:	2b20      	cmp	r3, #32
 800738e:	d1cf      	bne.n	8007330 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
	...

0800739c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b08a      	sub	sp, #40	; 0x28
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073a8:	2300      	movs	r3, #0
 80073aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80073b6:	2300      	movs	r3, #0
 80073b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	f003 0310 	and.w	r3, r3, #16
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d075      	beq.n	80074b4 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2210      	movs	r2, #16
 80073ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80073d0:	e056      	b.n	8007480 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073d8:	d052      	beq.n	8007480 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80073da:	f7fc fd8b 	bl	8003ef4 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d302      	bcc.n	80073f0 <I2C_IsErrorOccurred+0x54>
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d147      	bne.n	8007480 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007402:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800740e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007412:	d12e      	bne.n	8007472 <I2C_IsErrorOccurred+0xd6>
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800741a:	d02a      	beq.n	8007472 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800741c:	7cfb      	ldrb	r3, [r7, #19]
 800741e:	2b20      	cmp	r3, #32
 8007420:	d027      	beq.n	8007472 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007430:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007432:	f7fc fd5f 	bl	8003ef4 <HAL_GetTick>
 8007436:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007438:	e01b      	b.n	8007472 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800743a:	f7fc fd5b 	bl	8003ef4 <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	2b19      	cmp	r3, #25
 8007446:	d914      	bls.n	8007472 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800744c:	f043 0220 	orr.w	r2, r3, #32
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2220      	movs	r2, #32
 8007458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	f003 0320 	and.w	r3, r3, #32
 800747c:	2b20      	cmp	r3, #32
 800747e:	d1dc      	bne.n	800743a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	f003 0320 	and.w	r3, r3, #32
 800748a:	2b20      	cmp	r3, #32
 800748c:	d003      	beq.n	8007496 <I2C_IsErrorOccurred+0xfa>
 800748e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007492:	2b00      	cmp	r3, #0
 8007494:	d09d      	beq.n	80073d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007496:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800749a:	2b00      	cmp	r3, #0
 800749c:	d103      	bne.n	80074a6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	2220      	movs	r2, #32
 80074a4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80074a6:	6a3b      	ldr	r3, [r7, #32]
 80074a8:	f043 0304 	orr.w	r3, r3, #4
 80074ac:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00b      	beq.n	80074de <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	f043 0301 	orr.w	r3, r3, #1
 80074cc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00b      	beq.n	8007500 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	f043 0308 	orr.w	r3, r3, #8
 80074ee:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00b      	beq.n	8007522 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800750a:	6a3b      	ldr	r3, [r7, #32]
 800750c:	f043 0302 	orr.w	r3, r3, #2
 8007510:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f44f 7200 	mov.w	r2, #512	; 0x200
 800751a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007522:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007526:	2b00      	cmp	r3, #0
 8007528:	d01c      	beq.n	8007564 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fe37 	bl	800719e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6859      	ldr	r1, [r3, #4]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	4b0d      	ldr	r3, [pc, #52]	; (8007570 <I2C_IsErrorOccurred+0x1d4>)
 800753c:	400b      	ands	r3, r1
 800753e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	431a      	orrs	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2220      	movs	r2, #32
 8007550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007564:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007568:	4618      	mov	r0, r3
 800756a:	3728      	adds	r7, #40	; 0x28
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	fe00e800 	.word	0xfe00e800

08007574 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	607b      	str	r3, [r7, #4]
 800757e:	460b      	mov	r3, r1
 8007580:	817b      	strh	r3, [r7, #10]
 8007582:	4613      	mov	r3, r2
 8007584:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007586:	897b      	ldrh	r3, [r7, #10]
 8007588:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800758c:	7a7b      	ldrb	r3, [r7, #9]
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007594:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	4313      	orrs	r3, r2
 800759e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075a2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	0d5b      	lsrs	r3, r3, #21
 80075ae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80075b2:	4b08      	ldr	r3, [pc, #32]	; (80075d4 <I2C_TransferConfig+0x60>)
 80075b4:	430b      	orrs	r3, r1
 80075b6:	43db      	mvns	r3, r3
 80075b8:	ea02 0103 	and.w	r1, r2, r3
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80075c6:	bf00      	nop
 80075c8:	371c      	adds	r7, #28
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	03ff63ff 	.word	0x03ff63ff

080075d8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	460b      	mov	r3, r1
 80075e2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80075e8:	887b      	ldrh	r3, [r7, #2]
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00f      	beq.n	8007612 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80075f8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007600:	b2db      	uxtb	r3, r3
 8007602:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007606:	2b28      	cmp	r3, #40	; 0x28
 8007608:	d003      	beq.n	8007612 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007610:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007612:	887b      	ldrh	r3, [r7, #2]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00f      	beq.n	800763c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8007622:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800762a:	b2db      	uxtb	r3, r3
 800762c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007630:	2b28      	cmp	r3, #40	; 0x28
 8007632:	d003      	beq.n	800763c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800763a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800763c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007640:	2b00      	cmp	r3, #0
 8007642:	da03      	bge.n	800764c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800764a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800764c:	887b      	ldrh	r3, [r7, #2]
 800764e:	2b10      	cmp	r3, #16
 8007650:	d103      	bne.n	800765a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8007658:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800765a:	887b      	ldrh	r3, [r7, #2]
 800765c:	2b20      	cmp	r3, #32
 800765e:	d103      	bne.n	8007668 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f043 0320 	orr.w	r3, r3, #32
 8007666:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007668:	887b      	ldrh	r3, [r7, #2]
 800766a:	2b40      	cmp	r3, #64	; 0x40
 800766c:	d103      	bne.n	8007676 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007674:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	6819      	ldr	r1, [r3, #0]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	43da      	mvns	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	400a      	ands	r2, r1
 8007686:	601a      	str	r2, [r3, #0]
}
 8007688:	bf00      	nop
 800768a:	3714      	adds	r7, #20
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b20      	cmp	r3, #32
 80076a8:	d138      	bne.n	800771c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e032      	b.n	800771e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2224      	movs	r2, #36	; 0x24
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0201 	bic.w	r2, r2, #1
 80076d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6819      	ldr	r1, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	683a      	ldr	r2, [r7, #0]
 80076f4:	430a      	orrs	r2, r1
 80076f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f042 0201 	orr.w	r2, r2, #1
 8007706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2220      	movs	r2, #32
 800770c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007718:	2300      	movs	r3, #0
 800771a:	e000      	b.n	800771e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800771c:	2302      	movs	r3, #2
  }
}
 800771e:	4618      	mov	r0, r3
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800772a:	b480      	push	{r7}
 800772c:	b085      	sub	sp, #20
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
 8007732:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b20      	cmp	r3, #32
 800773e:	d139      	bne.n	80077b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007746:	2b01      	cmp	r3, #1
 8007748:	d101      	bne.n	800774e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800774a:	2302      	movs	r3, #2
 800774c:	e033      	b.n	80077b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2201      	movs	r2, #1
 8007752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2224      	movs	r2, #36	; 0x24
 800775a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 0201 	bic.w	r2, r2, #1
 800776c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800777c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	021b      	lsls	r3, r3, #8
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	4313      	orrs	r3, r2
 8007786:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0201 	orr.w	r2, r2, #1
 800779e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2220      	movs	r2, #32
 80077a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80077b0:	2300      	movs	r3, #0
 80077b2:	e000      	b.n	80077b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80077b4:	2302      	movs	r3, #2
  }
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
	...

080077c4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077cc:	4b0b      	ldr	r3, [pc, #44]	; (80077fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80077ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d0:	4a0a      	ldr	r2, [pc, #40]	; (80077fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80077d2:	f043 0301 	orr.w	r3, r3, #1
 80077d6:	6613      	str	r3, [r2, #96]	; 0x60
 80077d8:	4b08      	ldr	r3, [pc, #32]	; (80077fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80077da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80077e4:	4b06      	ldr	r3, [pc, #24]	; (8007800 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	4905      	ldr	r1, [pc, #20]	; (8007800 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	604b      	str	r3, [r1, #4]
}
 80077f0:	bf00      	nop
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	40021000 	.word	0x40021000
 8007800:	40010000 	.word	0x40010000

08007804 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007808:	4b05      	ldr	r3, [pc, #20]	; (8007820 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a04      	ldr	r2, [pc, #16]	; (8007820 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800780e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007812:	6013      	str	r3, [r2, #0]
}
 8007814:	bf00      	nop
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	40007000 	.word	0x40007000

08007824 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007824:	b480      	push	{r7}
 8007826:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007828:	4b04      	ldr	r3, [pc, #16]	; (800783c <HAL_PWREx_GetVoltageRange+0x18>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007830:	4618      	mov	r0, r3
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40007000 	.word	0x40007000

08007840 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800784e:	d130      	bne.n	80078b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007850:	4b23      	ldr	r3, [pc, #140]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800785c:	d038      	beq.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800785e:	4b20      	ldr	r3, [pc, #128]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007866:	4a1e      	ldr	r2, [pc, #120]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007868:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800786c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800786e:	4b1d      	ldr	r3, [pc, #116]	; (80078e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2232      	movs	r2, #50	; 0x32
 8007874:	fb02 f303 	mul.w	r3, r2, r3
 8007878:	4a1b      	ldr	r2, [pc, #108]	; (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800787a:	fba2 2303 	umull	r2, r3, r2, r3
 800787e:	0c9b      	lsrs	r3, r3, #18
 8007880:	3301      	adds	r3, #1
 8007882:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007884:	e002      	b.n	800788c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3b01      	subs	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800788c:	4b14      	ldr	r3, [pc, #80]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007894:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007898:	d102      	bne.n	80078a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f2      	bne.n	8007886 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078a0:	4b0f      	ldr	r3, [pc, #60]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ac:	d110      	bne.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e00f      	b.n	80078d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80078b2:	4b0b      	ldr	r3, [pc, #44]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80078ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078be:	d007      	beq.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80078c0:	4b07      	ldr	r3, [pc, #28]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80078c8:	4a05      	ldr	r2, [pc, #20]	; (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	40007000 	.word	0x40007000
 80078e4:	20000034 	.word	0x20000034
 80078e8:	431bde83 	.word	0x431bde83

080078ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d102      	bne.n	8007900 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	f000 bc02 	b.w	8008104 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007900:	4b96      	ldr	r3, [pc, #600]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 030c 	and.w	r3, r3, #12
 8007908:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800790a:	4b94      	ldr	r3, [pc, #592]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f003 0303 	and.w	r3, r3, #3
 8007912:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 80e4 	beq.w	8007aea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d007      	beq.n	8007938 <HAL_RCC_OscConfig+0x4c>
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b0c      	cmp	r3, #12
 800792c:	f040 808b 	bne.w	8007a46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	2b01      	cmp	r3, #1
 8007934:	f040 8087 	bne.w	8007a46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007938:	4b88      	ldr	r3, [pc, #544]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <HAL_RCC_OscConfig+0x64>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e3d9      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a1a      	ldr	r2, [r3, #32]
 8007954:	4b81      	ldr	r3, [pc, #516]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0308 	and.w	r3, r3, #8
 800795c:	2b00      	cmp	r3, #0
 800795e:	d004      	beq.n	800796a <HAL_RCC_OscConfig+0x7e>
 8007960:	4b7e      	ldr	r3, [pc, #504]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007968:	e005      	b.n	8007976 <HAL_RCC_OscConfig+0x8a>
 800796a:	4b7c      	ldr	r3, [pc, #496]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 800796c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007970:	091b      	lsrs	r3, r3, #4
 8007972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007976:	4293      	cmp	r3, r2
 8007978:	d223      	bcs.n	80079c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fdbe 	bl	8008500 <RCC_SetFlashLatencyFromMSIRange>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d001      	beq.n	800798e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e3ba      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800798e:	4b73      	ldr	r3, [pc, #460]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a72      	ldr	r2, [pc, #456]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007994:	f043 0308 	orr.w	r3, r3, #8
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	4b70      	ldr	r3, [pc, #448]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	496d      	ldr	r1, [pc, #436]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079ac:	4b6b      	ldr	r3, [pc, #428]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	021b      	lsls	r3, r3, #8
 80079ba:	4968      	ldr	r1, [pc, #416]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	604b      	str	r3, [r1, #4]
 80079c0:	e025      	b.n	8007a0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80079c2:	4b66      	ldr	r3, [pc, #408]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a65      	ldr	r2, [pc, #404]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079c8:	f043 0308 	orr.w	r3, r3, #8
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	4b63      	ldr	r3, [pc, #396]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	4960      	ldr	r1, [pc, #384]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079e0:	4b5e      	ldr	r3, [pc, #376]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	495b      	ldr	r1, [pc, #364]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d109      	bne.n	8007a0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	4618      	mov	r0, r3
 8007a00:	f000 fd7e 	bl	8008500 <RCC_SetFlashLatencyFromMSIRange>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d001      	beq.n	8007a0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e37a      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a0e:	f000 fc81 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 8007a12:	4602      	mov	r2, r0
 8007a14:	4b51      	ldr	r3, [pc, #324]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	091b      	lsrs	r3, r3, #4
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	4950      	ldr	r1, [pc, #320]	; (8007b60 <HAL_RCC_OscConfig+0x274>)
 8007a20:	5ccb      	ldrb	r3, [r1, r3]
 8007a22:	f003 031f 	and.w	r3, r3, #31
 8007a26:	fa22 f303 	lsr.w	r3, r2, r3
 8007a2a:	4a4e      	ldr	r2, [pc, #312]	; (8007b64 <HAL_RCC_OscConfig+0x278>)
 8007a2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007a2e:	4b4e      	ldr	r3, [pc, #312]	; (8007b68 <HAL_RCC_OscConfig+0x27c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fc f928 	bl	8003c88 <HAL_InitTick>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d052      	beq.n	8007ae8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	e35e      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d032      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007a4e:	4b43      	ldr	r3, [pc, #268]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a42      	ldr	r2, [pc, #264]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a54:	f043 0301 	orr.w	r3, r3, #1
 8007a58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007a5a:	f7fc fa4b 	bl	8003ef4 <HAL_GetTick>
 8007a5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a62:	f7fc fa47 	bl	8003ef4 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e347      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a74:	4b39      	ldr	r3, [pc, #228]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0302 	and.w	r3, r3, #2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0f0      	beq.n	8007a62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007a80:	4b36      	ldr	r3, [pc, #216]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a35      	ldr	r2, [pc, #212]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a86:	f043 0308 	orr.w	r3, r3, #8
 8007a8a:	6013      	str	r3, [r2, #0]
 8007a8c:	4b33      	ldr	r3, [pc, #204]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	4930      	ldr	r1, [pc, #192]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007a9e:	4b2f      	ldr	r3, [pc, #188]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	021b      	lsls	r3, r3, #8
 8007aac:	492b      	ldr	r1, [pc, #172]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	604b      	str	r3, [r1, #4]
 8007ab2:	e01a      	b.n	8007aea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007ab4:	4b29      	ldr	r3, [pc, #164]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a28      	ldr	r2, [pc, #160]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aba:	f023 0301 	bic.w	r3, r3, #1
 8007abe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007ac0:	f7fc fa18 	bl	8003ef4 <HAL_GetTick>
 8007ac4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ac6:	e008      	b.n	8007ada <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007ac8:	f7fc fa14 	bl	8003ef4 <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d901      	bls.n	8007ada <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e314      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ada:	4b20      	ldr	r3, [pc, #128]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1f0      	bne.n	8007ac8 <HAL_RCC_OscConfig+0x1dc>
 8007ae6:	e000      	b.n	8007aea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007ae8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d073      	beq.n	8007bde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d005      	beq.n	8007b08 <HAL_RCC_OscConfig+0x21c>
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	2b0c      	cmp	r3, #12
 8007b00:	d10e      	bne.n	8007b20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	d10b      	bne.n	8007b20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b08:	4b14      	ldr	r3, [pc, #80]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d063      	beq.n	8007bdc <HAL_RCC_OscConfig+0x2f0>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d15f      	bne.n	8007bdc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e2f1      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b28:	d106      	bne.n	8007b38 <HAL_RCC_OscConfig+0x24c>
 8007b2a:	4b0c      	ldr	r3, [pc, #48]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a0b      	ldr	r2, [pc, #44]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e025      	b.n	8007b84 <HAL_RCC_OscConfig+0x298>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b40:	d114      	bne.n	8007b6c <HAL_RCC_OscConfig+0x280>
 8007b42:	4b06      	ldr	r3, [pc, #24]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a05      	ldr	r2, [pc, #20]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	4b03      	ldr	r3, [pc, #12]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a02      	ldr	r2, [pc, #8]	; (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	e013      	b.n	8007b84 <HAL_RCC_OscConfig+0x298>
 8007b5c:	40021000 	.word	0x40021000
 8007b60:	0800f6d8 	.word	0x0800f6d8
 8007b64:	20000034 	.word	0x20000034
 8007b68:	20000038 	.word	0x20000038
 8007b6c:	4ba0      	ldr	r3, [pc, #640]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a9f      	ldr	r2, [pc, #636]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b76:	6013      	str	r3, [r2, #0]
 8007b78:	4b9d      	ldr	r3, [pc, #628]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a9c      	ldr	r2, [pc, #624]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d013      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8c:	f7fc f9b2 	bl	8003ef4 <HAL_GetTick>
 8007b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b92:	e008      	b.n	8007ba6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b94:	f7fc f9ae 	bl	8003ef4 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b64      	cmp	r3, #100	; 0x64
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e2ae      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ba6:	4b92      	ldr	r3, [pc, #584]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0f0      	beq.n	8007b94 <HAL_RCC_OscConfig+0x2a8>
 8007bb2:	e014      	b.n	8007bde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bb4:	f7fc f99e 	bl	8003ef4 <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bbc:	f7fc f99a 	bl	8003ef4 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b64      	cmp	r3, #100	; 0x64
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e29a      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bce:	4b88      	ldr	r3, [pc, #544]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1f0      	bne.n	8007bbc <HAL_RCC_OscConfig+0x2d0>
 8007bda:	e000      	b.n	8007bde <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0302 	and.w	r3, r3, #2
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d060      	beq.n	8007cac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	2b04      	cmp	r3, #4
 8007bee:	d005      	beq.n	8007bfc <HAL_RCC_OscConfig+0x310>
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	2b0c      	cmp	r3, #12
 8007bf4:	d119      	bne.n	8007c2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d116      	bne.n	8007c2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007bfc:	4b7c      	ldr	r3, [pc, #496]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d005      	beq.n	8007c14 <HAL_RCC_OscConfig+0x328>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d101      	bne.n	8007c14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e277      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c14:	4b76      	ldr	r3, [pc, #472]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	061b      	lsls	r3, r3, #24
 8007c22:	4973      	ldr	r1, [pc, #460]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c28:	e040      	b.n	8007cac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d023      	beq.n	8007c7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c32:	4b6f      	ldr	r3, [pc, #444]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a6e      	ldr	r2, [pc, #440]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c3e:	f7fc f959 	bl	8003ef4 <HAL_GetTick>
 8007c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c44:	e008      	b.n	8007c58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c46:	f7fc f955 	bl	8003ef4 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d901      	bls.n	8007c58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e255      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c58:	4b65      	ldr	r3, [pc, #404]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0f0      	beq.n	8007c46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c64:	4b62      	ldr	r3, [pc, #392]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	061b      	lsls	r3, r3, #24
 8007c72:	495f      	ldr	r1, [pc, #380]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	604b      	str	r3, [r1, #4]
 8007c78:	e018      	b.n	8007cac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c7a:	4b5d      	ldr	r3, [pc, #372]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a5c      	ldr	r2, [pc, #368]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c86:	f7fc f935 	bl	8003ef4 <HAL_GetTick>
 8007c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c8c:	e008      	b.n	8007ca0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c8e:	f7fc f931 	bl	8003ef4 <HAL_GetTick>
 8007c92:	4602      	mov	r2, r0
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d901      	bls.n	8007ca0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007c9c:	2303      	movs	r3, #3
 8007c9e:	e231      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ca0:	4b53      	ldr	r3, [pc, #332]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1f0      	bne.n	8007c8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 0308 	and.w	r3, r3, #8
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d03c      	beq.n	8007d32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d01c      	beq.n	8007cfa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cc0:	4b4b      	ldr	r3, [pc, #300]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007cc6:	4a4a      	ldr	r2, [pc, #296]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cc8:	f043 0301 	orr.w	r3, r3, #1
 8007ccc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cd0:	f7fc f910 	bl	8003ef4 <HAL_GetTick>
 8007cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cd8:	f7fc f90c 	bl	8003ef4 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e20c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cea:	4b41      	ldr	r3, [pc, #260]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007cf0:	f003 0302 	and.w	r3, r3, #2
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d0ef      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x3ec>
 8007cf8:	e01b      	b.n	8007d32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007cfa:	4b3d      	ldr	r3, [pc, #244]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d00:	4a3b      	ldr	r2, [pc, #236]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d02:	f023 0301 	bic.w	r3, r3, #1
 8007d06:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d0a:	f7fc f8f3 	bl	8003ef4 <HAL_GetTick>
 8007d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d10:	e008      	b.n	8007d24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d12:	f7fc f8ef 	bl	8003ef4 <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d901      	bls.n	8007d24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007d20:	2303      	movs	r3, #3
 8007d22:	e1ef      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d24:	4b32      	ldr	r3, [pc, #200]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d2a:	f003 0302 	and.w	r3, r3, #2
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1ef      	bne.n	8007d12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 0304 	and.w	r3, r3, #4
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 80a6 	beq.w	8007e8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d40:	2300      	movs	r3, #0
 8007d42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007d44:	4b2a      	ldr	r3, [pc, #168]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10d      	bne.n	8007d6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d50:	4b27      	ldr	r3, [pc, #156]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d54:	4a26      	ldr	r2, [pc, #152]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d5a:	6593      	str	r3, [r2, #88]	; 0x58
 8007d5c:	4b24      	ldr	r3, [pc, #144]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d6c:	4b21      	ldr	r3, [pc, #132]	; (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d118      	bne.n	8007daa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d78:	4b1e      	ldr	r3, [pc, #120]	; (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a1d      	ldr	r2, [pc, #116]	; (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d84:	f7fc f8b6 	bl	8003ef4 <HAL_GetTick>
 8007d88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d8a:	e008      	b.n	8007d9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d8c:	f7fc f8b2 	bl	8003ef4 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e1b2      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d9e:	4b15      	ldr	r3, [pc, #84]	; (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d0f0      	beq.n	8007d8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d108      	bne.n	8007dc4 <HAL_RCC_OscConfig+0x4d8>
 8007db2:	4b0f      	ldr	r3, [pc, #60]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db8:	4a0d      	ldr	r2, [pc, #52]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dba:	f043 0301 	orr.w	r3, r3, #1
 8007dbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007dc2:	e029      	b.n	8007e18 <HAL_RCC_OscConfig+0x52c>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	2b05      	cmp	r3, #5
 8007dca:	d115      	bne.n	8007df8 <HAL_RCC_OscConfig+0x50c>
 8007dcc:	4b08      	ldr	r3, [pc, #32]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dd2:	4a07      	ldr	r2, [pc, #28]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dd4:	f043 0304 	orr.w	r3, r3, #4
 8007dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007ddc:	4b04      	ldr	r3, [pc, #16]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007de2:	4a03      	ldr	r2, [pc, #12]	; (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007de4:	f043 0301 	orr.w	r3, r3, #1
 8007de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007dec:	e014      	b.n	8007e18 <HAL_RCC_OscConfig+0x52c>
 8007dee:	bf00      	nop
 8007df0:	40021000 	.word	0x40021000
 8007df4:	40007000 	.word	0x40007000
 8007df8:	4b9a      	ldr	r3, [pc, #616]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dfe:	4a99      	ldr	r2, [pc, #612]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e00:	f023 0301 	bic.w	r3, r3, #1
 8007e04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007e08:	4b96      	ldr	r3, [pc, #600]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e0e:	4a95      	ldr	r2, [pc, #596]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e10:	f023 0304 	bic.w	r3, r3, #4
 8007e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d016      	beq.n	8007e4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e20:	f7fc f868 	bl	8003ef4 <HAL_GetTick>
 8007e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e26:	e00a      	b.n	8007e3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e28:	f7fc f864 	bl	8003ef4 <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	1ad3      	subs	r3, r2, r3
 8007e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d901      	bls.n	8007e3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e162      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e3e:	4b89      	ldr	r3, [pc, #548]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0ed      	beq.n	8007e28 <HAL_RCC_OscConfig+0x53c>
 8007e4c:	e015      	b.n	8007e7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e4e:	f7fc f851 	bl	8003ef4 <HAL_GetTick>
 8007e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e54:	e00a      	b.n	8007e6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e56:	f7fc f84d 	bl	8003ef4 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d901      	bls.n	8007e6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e14b      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e6c:	4b7d      	ldr	r3, [pc, #500]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e72:	f003 0302 	and.w	r3, r3, #2
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1ed      	bne.n	8007e56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e7a:	7ffb      	ldrb	r3, [r7, #31]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d105      	bne.n	8007e8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e80:	4b78      	ldr	r3, [pc, #480]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e84:	4a77      	ldr	r2, [pc, #476]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e8a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0320 	and.w	r3, r3, #32
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d03c      	beq.n	8007f12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d01c      	beq.n	8007eda <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ea0:	4b70      	ldr	r3, [pc, #448]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007ea6:	4a6f      	ldr	r2, [pc, #444]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ea8:	f043 0301 	orr.w	r3, r3, #1
 8007eac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb0:	f7fc f820 	bl	8003ef4 <HAL_GetTick>
 8007eb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007eb6:	e008      	b.n	8007eca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007eb8:	f7fc f81c 	bl	8003ef4 <HAL_GetTick>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d901      	bls.n	8007eca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e11c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007eca:	4b66      	ldr	r3, [pc, #408]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ecc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d0ef      	beq.n	8007eb8 <HAL_RCC_OscConfig+0x5cc>
 8007ed8:	e01b      	b.n	8007f12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007eda:	4b62      	ldr	r3, [pc, #392]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007ee0:	4a60      	ldr	r2, [pc, #384]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ee2:	f023 0301 	bic.w	r3, r3, #1
 8007ee6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eea:	f7fc f803 	bl	8003ef4 <HAL_GetTick>
 8007eee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ef0:	e008      	b.n	8007f04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ef2:	f7fb ffff 	bl	8003ef4 <HAL_GetTick>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d901      	bls.n	8007f04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e0ff      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007f04:	4b57      	ldr	r3, [pc, #348]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1ef      	bne.n	8007ef2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 80f3 	beq.w	8008102 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	f040 80c9 	bne.w	80080b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007f26:	4b4f      	ldr	r3, [pc, #316]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f003 0203 	and.w	r2, r3, #3
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d12c      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f44:	3b01      	subs	r3, #1
 8007f46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d123      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d11b      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d113      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f76:	085b      	lsrs	r3, r3, #1
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d109      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f8a:	085b      	lsrs	r3, r3, #1
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d06b      	beq.n	800806c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	2b0c      	cmp	r3, #12
 8007f98:	d062      	beq.n	8008060 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007f9a:	4b32      	ldr	r3, [pc, #200]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e0ac      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007faa:	4b2e      	ldr	r3, [pc, #184]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a2d      	ldr	r2, [pc, #180]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007fb6:	f7fb ff9d 	bl	8003ef4 <HAL_GetTick>
 8007fba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fbc:	e008      	b.n	8007fd0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fbe:	f7fb ff99 	bl	8003ef4 <HAL_GetTick>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e099      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fd0:	4b24      	ldr	r3, [pc, #144]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1f0      	bne.n	8007fbe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fdc:	4b21      	ldr	r3, [pc, #132]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	4b21      	ldr	r3, [pc, #132]	; (8008068 <HAL_RCC_OscConfig+0x77c>)
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007fec:	3a01      	subs	r2, #1
 8007fee:	0112      	lsls	r2, r2, #4
 8007ff0:	4311      	orrs	r1, r2
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007ff6:	0212      	lsls	r2, r2, #8
 8007ff8:	4311      	orrs	r1, r2
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007ffe:	0852      	lsrs	r2, r2, #1
 8008000:	3a01      	subs	r2, #1
 8008002:	0552      	lsls	r2, r2, #21
 8008004:	4311      	orrs	r1, r2
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800800a:	0852      	lsrs	r2, r2, #1
 800800c:	3a01      	subs	r2, #1
 800800e:	0652      	lsls	r2, r2, #25
 8008010:	4311      	orrs	r1, r2
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008016:	06d2      	lsls	r2, r2, #27
 8008018:	430a      	orrs	r2, r1
 800801a:	4912      	ldr	r1, [pc, #72]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 800801c:	4313      	orrs	r3, r2
 800801e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008020:	4b10      	ldr	r3, [pc, #64]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a0f      	ldr	r2, [pc, #60]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8008026:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800802a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800802c:	4b0d      	ldr	r3, [pc, #52]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	4a0c      	ldr	r2, [pc, #48]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8008032:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008036:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008038:	f7fb ff5c 	bl	8003ef4 <HAL_GetTick>
 800803c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800803e:	e008      	b.n	8008052 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008040:	f7fb ff58 	bl	8003ef4 <HAL_GetTick>
 8008044:	4602      	mov	r2, r0
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	2b02      	cmp	r3, #2
 800804c:	d901      	bls.n	8008052 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e058      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008052:	4b04      	ldr	r3, [pc, #16]	; (8008064 <HAL_RCC_OscConfig+0x778>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0f0      	beq.n	8008040 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800805e:	e050      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e04f      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
 8008064:	40021000 	.word	0x40021000
 8008068:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800806c:	4b27      	ldr	r3, [pc, #156]	; (800810c <HAL_RCC_OscConfig+0x820>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d144      	bne.n	8008102 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008078:	4b24      	ldr	r3, [pc, #144]	; (800810c <HAL_RCC_OscConfig+0x820>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a23      	ldr	r2, [pc, #140]	; (800810c <HAL_RCC_OscConfig+0x820>)
 800807e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008084:	4b21      	ldr	r3, [pc, #132]	; (800810c <HAL_RCC_OscConfig+0x820>)
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	4a20      	ldr	r2, [pc, #128]	; (800810c <HAL_RCC_OscConfig+0x820>)
 800808a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800808e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008090:	f7fb ff30 	bl	8003ef4 <HAL_GetTick>
 8008094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008096:	e008      	b.n	80080aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008098:	f7fb ff2c 	bl	8003ef4 <HAL_GetTick>
 800809c:	4602      	mov	r2, r0
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d901      	bls.n	80080aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e02c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080aa:	4b18      	ldr	r3, [pc, #96]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0f0      	beq.n	8008098 <HAL_RCC_OscConfig+0x7ac>
 80080b6:	e024      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	2b0c      	cmp	r3, #12
 80080bc:	d01f      	beq.n	80080fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080be:	4b13      	ldr	r3, [pc, #76]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a12      	ldr	r2, [pc, #72]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80080c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080ca:	f7fb ff13 	bl	8003ef4 <HAL_GetTick>
 80080ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080d0:	e008      	b.n	80080e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080d2:	f7fb ff0f 	bl	8003ef4 <HAL_GetTick>
 80080d6:	4602      	mov	r2, r0
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	1ad3      	subs	r3, r2, r3
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d901      	bls.n	80080e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e00f      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080e4:	4b09      	ldr	r3, [pc, #36]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1f0      	bne.n	80080d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80080f0:	4b06      	ldr	r3, [pc, #24]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	4905      	ldr	r1, [pc, #20]	; (800810c <HAL_RCC_OscConfig+0x820>)
 80080f6:	4b06      	ldr	r3, [pc, #24]	; (8008110 <HAL_RCC_OscConfig+0x824>)
 80080f8:	4013      	ands	r3, r2
 80080fa:	60cb      	str	r3, [r1, #12]
 80080fc:	e001      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e000      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3720      	adds	r7, #32
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	40021000 	.word	0x40021000
 8008110:	feeefffc 	.word	0xfeeefffc

08008114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e0e7      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008128:	4b75      	ldr	r3, [pc, #468]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0307 	and.w	r3, r3, #7
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d910      	bls.n	8008158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008136:	4b72      	ldr	r3, [pc, #456]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f023 0207 	bic.w	r2, r3, #7
 800813e:	4970      	ldr	r1, [pc, #448]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	4313      	orrs	r3, r2
 8008144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008146:	4b6e      	ldr	r3, [pc, #440]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0307 	and.w	r3, r3, #7
 800814e:	683a      	ldr	r2, [r7, #0]
 8008150:	429a      	cmp	r2, r3
 8008152:	d001      	beq.n	8008158 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	e0cf      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0302 	and.w	r3, r3, #2
 8008160:	2b00      	cmp	r3, #0
 8008162:	d010      	beq.n	8008186 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	689a      	ldr	r2, [r3, #8]
 8008168:	4b66      	ldr	r3, [pc, #408]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008170:	429a      	cmp	r2, r3
 8008172:	d908      	bls.n	8008186 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008174:	4b63      	ldr	r3, [pc, #396]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	4960      	ldr	r1, [pc, #384]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008182:	4313      	orrs	r3, r2
 8008184:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d04c      	beq.n	800822c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	2b03      	cmp	r3, #3
 8008198:	d107      	bne.n	80081aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800819a:	4b5a      	ldr	r3, [pc, #360]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d121      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	e0a6      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d107      	bne.n	80081c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081b2:	4b54      	ldr	r3, [pc, #336]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d115      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e09a      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d107      	bne.n	80081da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80081ca:	4b4e      	ldr	r3, [pc, #312]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d109      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e08e      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081da:	4b4a      	ldr	r3, [pc, #296]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e086      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80081ea:	4b46      	ldr	r3, [pc, #280]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f023 0203 	bic.w	r2, r3, #3
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	4943      	ldr	r1, [pc, #268]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081fc:	f7fb fe7a 	bl	8003ef4 <HAL_GetTick>
 8008200:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008202:	e00a      	b.n	800821a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008204:	f7fb fe76 	bl	8003ef4 <HAL_GetTick>
 8008208:	4602      	mov	r2, r0
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008212:	4293      	cmp	r3, r2
 8008214:	d901      	bls.n	800821a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	e06e      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800821a:	4b3a      	ldr	r3, [pc, #232]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f003 020c 	and.w	r2, r3, #12
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	429a      	cmp	r2, r3
 800822a:	d1eb      	bne.n	8008204 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d010      	beq.n	800825a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689a      	ldr	r2, [r3, #8]
 800823c:	4b31      	ldr	r3, [pc, #196]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008244:	429a      	cmp	r2, r3
 8008246:	d208      	bcs.n	800825a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008248:	4b2e      	ldr	r3, [pc, #184]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	492b      	ldr	r1, [pc, #172]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008256:	4313      	orrs	r3, r2
 8008258:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800825a:	4b29      	ldr	r3, [pc, #164]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0307 	and.w	r3, r3, #7
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	429a      	cmp	r2, r3
 8008266:	d210      	bcs.n	800828a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008268:	4b25      	ldr	r3, [pc, #148]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f023 0207 	bic.w	r2, r3, #7
 8008270:	4923      	ldr	r1, [pc, #140]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	4313      	orrs	r3, r2
 8008276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008278:	4b21      	ldr	r3, [pc, #132]	; (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0307 	and.w	r3, r3, #7
 8008280:	683a      	ldr	r2, [r7, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d001      	beq.n	800828a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e036      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0304 	and.w	r3, r3, #4
 8008292:	2b00      	cmp	r3, #0
 8008294:	d008      	beq.n	80082a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008296:	4b1b      	ldr	r3, [pc, #108]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	4918      	ldr	r1, [pc, #96]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d009      	beq.n	80082c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082b4:	4b13      	ldr	r3, [pc, #76]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	00db      	lsls	r3, r3, #3
 80082c2:	4910      	ldr	r1, [pc, #64]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082c4:	4313      	orrs	r3, r2
 80082c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80082c8:	f000 f824 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80082cc:	4602      	mov	r2, r0
 80082ce:	4b0d      	ldr	r3, [pc, #52]	; (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	091b      	lsrs	r3, r3, #4
 80082d4:	f003 030f 	and.w	r3, r3, #15
 80082d8:	490b      	ldr	r1, [pc, #44]	; (8008308 <HAL_RCC_ClockConfig+0x1f4>)
 80082da:	5ccb      	ldrb	r3, [r1, r3]
 80082dc:	f003 031f 	and.w	r3, r3, #31
 80082e0:	fa22 f303 	lsr.w	r3, r2, r3
 80082e4:	4a09      	ldr	r2, [pc, #36]	; (800830c <HAL_RCC_ClockConfig+0x1f8>)
 80082e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80082e8:	4b09      	ldr	r3, [pc, #36]	; (8008310 <HAL_RCC_ClockConfig+0x1fc>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4618      	mov	r0, r3
 80082ee:	f7fb fccb 	bl	8003c88 <HAL_InitTick>
 80082f2:	4603      	mov	r3, r0
 80082f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80082f6:	7afb      	ldrb	r3, [r7, #11]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40022000 	.word	0x40022000
 8008304:	40021000 	.word	0x40021000
 8008308:	0800f6d8 	.word	0x0800f6d8
 800830c:	20000034 	.word	0x20000034
 8008310:	20000038 	.word	0x20000038

08008314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008314:	b480      	push	{r7}
 8008316:	b089      	sub	sp, #36	; 0x24
 8008318:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	61fb      	str	r3, [r7, #28]
 800831e:	2300      	movs	r3, #0
 8008320:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008322:	4b3e      	ldr	r3, [pc, #248]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f003 030c 	and.w	r3, r3, #12
 800832a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800832c:	4b3b      	ldr	r3, [pc, #236]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f003 0303 	and.w	r3, r3, #3
 8008334:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d005      	beq.n	8008348 <HAL_RCC_GetSysClockFreq+0x34>
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	2b0c      	cmp	r3, #12
 8008340:	d121      	bne.n	8008386 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d11e      	bne.n	8008386 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008348:	4b34      	ldr	r3, [pc, #208]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0308 	and.w	r3, r3, #8
 8008350:	2b00      	cmp	r3, #0
 8008352:	d107      	bne.n	8008364 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008354:	4b31      	ldr	r3, [pc, #196]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008356:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800835a:	0a1b      	lsrs	r3, r3, #8
 800835c:	f003 030f 	and.w	r3, r3, #15
 8008360:	61fb      	str	r3, [r7, #28]
 8008362:	e005      	b.n	8008370 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008364:	4b2d      	ldr	r3, [pc, #180]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	091b      	lsrs	r3, r3, #4
 800836a:	f003 030f 	and.w	r3, r3, #15
 800836e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008370:	4a2b      	ldr	r2, [pc, #172]	; (8008420 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008378:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10d      	bne.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008384:	e00a      	b.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	2b04      	cmp	r3, #4
 800838a:	d102      	bne.n	8008392 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800838c:	4b25      	ldr	r3, [pc, #148]	; (8008424 <HAL_RCC_GetSysClockFreq+0x110>)
 800838e:	61bb      	str	r3, [r7, #24]
 8008390:	e004      	b.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	2b08      	cmp	r3, #8
 8008396:	d101      	bne.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008398:	4b23      	ldr	r3, [pc, #140]	; (8008428 <HAL_RCC_GetSysClockFreq+0x114>)
 800839a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	2b0c      	cmp	r3, #12
 80083a0:	d134      	bne.n	800840c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083a2:	4b1e      	ldr	r3, [pc, #120]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d003      	beq.n	80083ba <HAL_RCC_GetSysClockFreq+0xa6>
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2b03      	cmp	r3, #3
 80083b6:	d003      	beq.n	80083c0 <HAL_RCC_GetSysClockFreq+0xac>
 80083b8:	e005      	b.n	80083c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80083ba:	4b1a      	ldr	r3, [pc, #104]	; (8008424 <HAL_RCC_GetSysClockFreq+0x110>)
 80083bc:	617b      	str	r3, [r7, #20]
      break;
 80083be:	e005      	b.n	80083cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80083c0:	4b19      	ldr	r3, [pc, #100]	; (8008428 <HAL_RCC_GetSysClockFreq+0x114>)
 80083c2:	617b      	str	r3, [r7, #20]
      break;
 80083c4:	e002      	b.n	80083cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	617b      	str	r3, [r7, #20]
      break;
 80083ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083cc:	4b13      	ldr	r3, [pc, #76]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	091b      	lsrs	r3, r3, #4
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	3301      	adds	r3, #1
 80083d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80083da:	4b10      	ldr	r3, [pc, #64]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	0a1b      	lsrs	r3, r3, #8
 80083e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	fb03 f202 	mul.w	r2, r3, r2
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80083f2:	4b0a      	ldr	r3, [pc, #40]	; (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	0e5b      	lsrs	r3, r3, #25
 80083f8:	f003 0303 	and.w	r3, r3, #3
 80083fc:	3301      	adds	r3, #1
 80083fe:	005b      	lsls	r3, r3, #1
 8008400:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	fbb2 f3f3 	udiv	r3, r2, r3
 800840a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800840c:	69bb      	ldr	r3, [r7, #24]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3724      	adds	r7, #36	; 0x24
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	40021000 	.word	0x40021000
 8008420:	0800f6f0 	.word	0x0800f6f0
 8008424:	00f42400 	.word	0x00f42400
 8008428:	007a1200 	.word	0x007a1200

0800842c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800842c:	b480      	push	{r7}
 800842e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008430:	4b03      	ldr	r3, [pc, #12]	; (8008440 <HAL_RCC_GetHCLKFreq+0x14>)
 8008432:	681b      	ldr	r3, [r3, #0]
}
 8008434:	4618      	mov	r0, r3
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop
 8008440:	20000034 	.word	0x20000034

08008444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008448:	f7ff fff0 	bl	800842c <HAL_RCC_GetHCLKFreq>
 800844c:	4602      	mov	r2, r0
 800844e:	4b06      	ldr	r3, [pc, #24]	; (8008468 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	0a1b      	lsrs	r3, r3, #8
 8008454:	f003 0307 	and.w	r3, r3, #7
 8008458:	4904      	ldr	r1, [pc, #16]	; (800846c <HAL_RCC_GetPCLK1Freq+0x28>)
 800845a:	5ccb      	ldrb	r3, [r1, r3]
 800845c:	f003 031f 	and.w	r3, r3, #31
 8008460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008464:	4618      	mov	r0, r3
 8008466:	bd80      	pop	{r7, pc}
 8008468:	40021000 	.word	0x40021000
 800846c:	0800f6e8 	.word	0x0800f6e8

08008470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008474:	f7ff ffda 	bl	800842c <HAL_RCC_GetHCLKFreq>
 8008478:	4602      	mov	r2, r0
 800847a:	4b06      	ldr	r3, [pc, #24]	; (8008494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	0adb      	lsrs	r3, r3, #11
 8008480:	f003 0307 	and.w	r3, r3, #7
 8008484:	4904      	ldr	r1, [pc, #16]	; (8008498 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008486:	5ccb      	ldrb	r3, [r1, r3]
 8008488:	f003 031f 	and.w	r3, r3, #31
 800848c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008490:	4618      	mov	r0, r3
 8008492:	bd80      	pop	{r7, pc}
 8008494:	40021000 	.word	0x40021000
 8008498:	0800f6e8 	.word	0x0800f6e8

0800849c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	220f      	movs	r2, #15
 80084aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80084ac:	4b12      	ldr	r3, [pc, #72]	; (80084f8 <HAL_RCC_GetClockConfig+0x5c>)
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f003 0203 	and.w	r2, r3, #3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80084b8:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <HAL_RCC_GetClockConfig+0x5c>)
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80084c4:	4b0c      	ldr	r3, [pc, #48]	; (80084f8 <HAL_RCC_GetClockConfig+0x5c>)
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80084d0:	4b09      	ldr	r3, [pc, #36]	; (80084f8 <HAL_RCC_GetClockConfig+0x5c>)
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	08db      	lsrs	r3, r3, #3
 80084d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80084de:	4b07      	ldr	r3, [pc, #28]	; (80084fc <HAL_RCC_GetClockConfig+0x60>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 0207 	and.w	r2, r3, #7
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	601a      	str	r2, [r3, #0]
}
 80084ea:	bf00      	nop
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	40021000 	.word	0x40021000
 80084fc:	40022000 	.word	0x40022000

08008500 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008508:	2300      	movs	r3, #0
 800850a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800850c:	4b2a      	ldr	r3, [pc, #168]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800850e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d003      	beq.n	8008520 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008518:	f7ff f984 	bl	8007824 <HAL_PWREx_GetVoltageRange>
 800851c:	6178      	str	r0, [r7, #20]
 800851e:	e014      	b.n	800854a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008520:	4b25      	ldr	r3, [pc, #148]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008524:	4a24      	ldr	r2, [pc, #144]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800852a:	6593      	str	r3, [r2, #88]	; 0x58
 800852c:	4b22      	ldr	r3, [pc, #136]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800852e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008534:	60fb      	str	r3, [r7, #12]
 8008536:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008538:	f7ff f974 	bl	8007824 <HAL_PWREx_GetVoltageRange>
 800853c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800853e:	4b1e      	ldr	r3, [pc, #120]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008542:	4a1d      	ldr	r2, [pc, #116]	; (80085b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008548:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008550:	d10b      	bne.n	800856a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b80      	cmp	r3, #128	; 0x80
 8008556:	d919      	bls.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2ba0      	cmp	r3, #160	; 0xa0
 800855c:	d902      	bls.n	8008564 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800855e:	2302      	movs	r3, #2
 8008560:	613b      	str	r3, [r7, #16]
 8008562:	e013      	b.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008564:	2301      	movs	r3, #1
 8008566:	613b      	str	r3, [r7, #16]
 8008568:	e010      	b.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2b80      	cmp	r3, #128	; 0x80
 800856e:	d902      	bls.n	8008576 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008570:	2303      	movs	r3, #3
 8008572:	613b      	str	r3, [r7, #16]
 8008574:	e00a      	b.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2b80      	cmp	r3, #128	; 0x80
 800857a:	d102      	bne.n	8008582 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800857c:	2302      	movs	r3, #2
 800857e:	613b      	str	r3, [r7, #16]
 8008580:	e004      	b.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2b70      	cmp	r3, #112	; 0x70
 8008586:	d101      	bne.n	800858c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008588:	2301      	movs	r3, #1
 800858a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800858c:	4b0b      	ldr	r3, [pc, #44]	; (80085bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f023 0207 	bic.w	r2, r3, #7
 8008594:	4909      	ldr	r1, [pc, #36]	; (80085bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	4313      	orrs	r3, r2
 800859a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800859c:	4b07      	ldr	r3, [pc, #28]	; (80085bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0307 	and.w	r3, r3, #7
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d001      	beq.n	80085ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e000      	b.n	80085b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3718      	adds	r7, #24
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	40021000 	.word	0x40021000
 80085bc:	40022000 	.word	0x40022000

080085c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b086      	sub	sp, #24
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80085c8:	2300      	movs	r3, #0
 80085ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80085cc:	2300      	movs	r3, #0
 80085ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d031      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085e4:	d01a      	beq.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80085e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085ea:	d814      	bhi.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d009      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80085f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80085f4:	d10f      	bne.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80085f6:	4b5d      	ldr	r3, [pc, #372]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	4a5c      	ldr	r2, [pc, #368]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008600:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008602:	e00c      	b.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	3304      	adds	r3, #4
 8008608:	2100      	movs	r1, #0
 800860a:	4618      	mov	r0, r3
 800860c:	f000 f9de 	bl	80089cc <RCCEx_PLLSAI1_Config>
 8008610:	4603      	mov	r3, r0
 8008612:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008614:	e003      	b.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008616:	2301      	movs	r3, #1
 8008618:	74fb      	strb	r3, [r7, #19]
      break;
 800861a:	e000      	b.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800861c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800861e:	7cfb      	ldrb	r3, [r7, #19]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10b      	bne.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008624:	4b51      	ldr	r3, [pc, #324]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800862a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008632:	494e      	ldr	r1, [pc, #312]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008634:	4313      	orrs	r3, r2
 8008636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800863a:	e001      	b.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800863c:	7cfb      	ldrb	r3, [r7, #19]
 800863e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008648:	2b00      	cmp	r3, #0
 800864a:	f000 809e 	beq.w	800878a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800864e:	2300      	movs	r3, #0
 8008650:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008652:	4b46      	ldr	r3, [pc, #280]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800865e:	2301      	movs	r3, #1
 8008660:	e000      	b.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8008662:	2300      	movs	r3, #0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00d      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008668:	4b40      	ldr	r3, [pc, #256]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800866a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800866c:	4a3f      	ldr	r2, [pc, #252]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800866e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008672:	6593      	str	r3, [r2, #88]	; 0x58
 8008674:	4b3d      	ldr	r3, [pc, #244]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800867c:	60bb      	str	r3, [r7, #8]
 800867e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008680:	2301      	movs	r3, #1
 8008682:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008684:	4b3a      	ldr	r3, [pc, #232]	; (8008770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a39      	ldr	r2, [pc, #228]	; (8008770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800868a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800868e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008690:	f7fb fc30 	bl	8003ef4 <HAL_GetTick>
 8008694:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008696:	e009      	b.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008698:	f7fb fc2c 	bl	8003ef4 <HAL_GetTick>
 800869c:	4602      	mov	r2, r0
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	1ad3      	subs	r3, r2, r3
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d902      	bls.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	74fb      	strb	r3, [r7, #19]
        break;
 80086aa:	e005      	b.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80086ac:	4b30      	ldr	r3, [pc, #192]	; (8008770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0ef      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80086b8:	7cfb      	ldrb	r3, [r7, #19]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d15a      	bne.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80086be:	4b2b      	ldr	r3, [pc, #172]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d01e      	beq.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086d4:	697a      	ldr	r2, [r7, #20]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d019      	beq.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086da:	4b24      	ldr	r3, [pc, #144]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086e4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086e6:	4b21      	ldr	r3, [pc, #132]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086ec:	4a1f      	ldr	r2, [pc, #124]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086f6:	4b1d      	ldr	r3, [pc, #116]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086fc:	4a1b      	ldr	r2, [pc, #108]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008706:	4a19      	ldr	r2, [pc, #100]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d016      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008718:	f7fb fbec 	bl	8003ef4 <HAL_GetTick>
 800871c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800871e:	e00b      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008720:	f7fb fbe8 	bl	8003ef4 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	f241 3288 	movw	r2, #5000	; 0x1388
 800872e:	4293      	cmp	r3, r2
 8008730:	d902      	bls.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	74fb      	strb	r3, [r7, #19]
            break;
 8008736:	e006      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008738:	4b0c      	ldr	r3, [pc, #48]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800873a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800873e:	f003 0302 	and.w	r3, r3, #2
 8008742:	2b00      	cmp	r3, #0
 8008744:	d0ec      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8008746:	7cfb      	ldrb	r3, [r7, #19]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10b      	bne.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800874c:	4b07      	ldr	r3, [pc, #28]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800874e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008752:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800875a:	4904      	ldr	r1, [pc, #16]	; (800876c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800875c:	4313      	orrs	r3, r2
 800875e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008762:	e009      	b.n	8008778 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008764:	7cfb      	ldrb	r3, [r7, #19]
 8008766:	74bb      	strb	r3, [r7, #18]
 8008768:	e006      	b.n	8008778 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800876a:	bf00      	nop
 800876c:	40021000 	.word	0x40021000
 8008770:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008774:	7cfb      	ldrb	r3, [r7, #19]
 8008776:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008778:	7c7b      	ldrb	r3, [r7, #17]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d105      	bne.n	800878a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800877e:	4b8a      	ldr	r3, [pc, #552]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008782:	4a89      	ldr	r2, [pc, #548]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008788:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00a      	beq.n	80087ac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008796:	4b84      	ldr	r3, [pc, #528]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800879c:	f023 0203 	bic.w	r2, r3, #3
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	4980      	ldr	r1, [pc, #512]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087a6:	4313      	orrs	r3, r2
 80087a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0302 	and.w	r3, r3, #2
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00a      	beq.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80087b8:	4b7b      	ldr	r3, [pc, #492]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087be:	f023 020c 	bic.w	r2, r3, #12
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c6:	4978      	ldr	r1, [pc, #480]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00a      	beq.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80087da:	4b73      	ldr	r3, [pc, #460]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087e0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087e8:	496f      	ldr	r1, [pc, #444]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087ea:	4313      	orrs	r3, r2
 80087ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00a      	beq.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80087fc:	4b6a      	ldr	r3, [pc, #424]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008802:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800880a:	4967      	ldr	r1, [pc, #412]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800880c:	4313      	orrs	r3, r2
 800880e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00a      	beq.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800881e:	4b62      	ldr	r3, [pc, #392]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008824:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882c:	495e      	ldr	r1, [pc, #376]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800882e:	4313      	orrs	r3, r2
 8008830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800883c:	2b00      	cmp	r3, #0
 800883e:	d00a      	beq.n	8008856 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008840:	4b59      	ldr	r3, [pc, #356]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008846:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800884e:	4956      	ldr	r1, [pc, #344]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008850:	4313      	orrs	r3, r2
 8008852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008862:	4b51      	ldr	r3, [pc, #324]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008870:	494d      	ldr	r1, [pc, #308]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008872:	4313      	orrs	r3, r2
 8008874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d028      	beq.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008884:	4b48      	ldr	r3, [pc, #288]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800888a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008892:	4945      	ldr	r1, [pc, #276]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008894:	4313      	orrs	r3, r2
 8008896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088a2:	d106      	bne.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80088a4:	4b40      	ldr	r3, [pc, #256]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	4a3f      	ldr	r2, [pc, #252]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088ae:	60d3      	str	r3, [r2, #12]
 80088b0:	e011      	b.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80088ba:	d10c      	bne.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	3304      	adds	r3, #4
 80088c0:	2101      	movs	r1, #1
 80088c2:	4618      	mov	r0, r3
 80088c4:	f000 f882 	bl	80089cc <RCCEx_PLLSAI1_Config>
 80088c8:	4603      	mov	r3, r0
 80088ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80088cc:	7cfb      	ldrb	r3, [r7, #19]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80088d2:	7cfb      	ldrb	r3, [r7, #19]
 80088d4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d028      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80088e2:	4b31      	ldr	r3, [pc, #196]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088f0:	492d      	ldr	r1, [pc, #180]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008900:	d106      	bne.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008902:	4b29      	ldr	r3, [pc, #164]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	4a28      	ldr	r2, [pc, #160]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800890c:	60d3      	str	r3, [r2, #12]
 800890e:	e011      	b.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008914:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008918:	d10c      	bne.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3304      	adds	r3, #4
 800891e:	2101      	movs	r1, #1
 8008920:	4618      	mov	r0, r3
 8008922:	f000 f853 	bl	80089cc <RCCEx_PLLSAI1_Config>
 8008926:	4603      	mov	r3, r0
 8008928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800892a:	7cfb      	ldrb	r3, [r7, #19]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d001      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8008930:	7cfb      	ldrb	r3, [r7, #19]
 8008932:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800893c:	2b00      	cmp	r3, #0
 800893e:	d01c      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008940:	4b19      	ldr	r3, [pc, #100]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008946:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800894e:	4916      	ldr	r1, [pc, #88]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008950:	4313      	orrs	r3, r2
 8008952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800895a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800895e:	d10c      	bne.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	3304      	adds	r3, #4
 8008964:	2102      	movs	r1, #2
 8008966:	4618      	mov	r0, r3
 8008968:	f000 f830 	bl	80089cc <RCCEx_PLLSAI1_Config>
 800896c:	4603      	mov	r3, r0
 800896e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008970:	7cfb      	ldrb	r3, [r7, #19]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008976:	7cfb      	ldrb	r3, [r7, #19]
 8008978:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00a      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008986:	4b08      	ldr	r3, [pc, #32]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800898c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008994:	4904      	ldr	r1, [pc, #16]	; (80089a8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008996:	4313      	orrs	r3, r2
 8008998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800899c:	7cbb      	ldrb	r3, [r7, #18]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3718      	adds	r7, #24
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	40021000 	.word	0x40021000

080089ac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80089ac:	b480      	push	{r7}
 80089ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80089b0:	4b05      	ldr	r3, [pc, #20]	; (80089c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a04      	ldr	r2, [pc, #16]	; (80089c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80089b6:	f043 0304 	orr.w	r3, r3, #4
 80089ba:	6013      	str	r3, [r2, #0]
}
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	40021000 	.word	0x40021000

080089cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80089da:	4b74      	ldr	r3, [pc, #464]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	f003 0303 	and.w	r3, r3, #3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d018      	beq.n	8008a18 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80089e6:	4b71      	ldr	r3, [pc, #452]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	f003 0203 	and.w	r2, r3, #3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d10d      	bne.n	8008a12 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
       ||
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d009      	beq.n	8008a12 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80089fe:	4b6b      	ldr	r3, [pc, #428]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	091b      	lsrs	r3, r3, #4
 8008a04:	f003 0307 	and.w	r3, r3, #7
 8008a08:	1c5a      	adds	r2, r3, #1
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
       ||
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d047      	beq.n	8008aa2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	73fb      	strb	r3, [r7, #15]
 8008a16:	e044      	b.n	8008aa2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d018      	beq.n	8008a52 <RCCEx_PLLSAI1_Config+0x86>
 8008a20:	2b03      	cmp	r3, #3
 8008a22:	d825      	bhi.n	8008a70 <RCCEx_PLLSAI1_Config+0xa4>
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d002      	beq.n	8008a2e <RCCEx_PLLSAI1_Config+0x62>
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	d009      	beq.n	8008a40 <RCCEx_PLLSAI1_Config+0x74>
 8008a2c:	e020      	b.n	8008a70 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008a2e:	4b5f      	ldr	r3, [pc, #380]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f003 0302 	and.w	r3, r3, #2
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d11d      	bne.n	8008a76 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a3e:	e01a      	b.n	8008a76 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008a40:	4b5a      	ldr	r3, [pc, #360]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d116      	bne.n	8008a7a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a50:	e013      	b.n	8008a7a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008a52:	4b56      	ldr	r3, [pc, #344]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d10f      	bne.n	8008a7e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008a5e:	4b53      	ldr	r3, [pc, #332]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d109      	bne.n	8008a7e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008a6e:	e006      	b.n	8008a7e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	73fb      	strb	r3, [r7, #15]
      break;
 8008a74:	e004      	b.n	8008a80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008a76:	bf00      	nop
 8008a78:	e002      	b.n	8008a80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008a7a:	bf00      	nop
 8008a7c:	e000      	b.n	8008a80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008a7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008a80:	7bfb      	ldrb	r3, [r7, #15]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d10d      	bne.n	8008aa2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008a86:	4b49      	ldr	r3, [pc, #292]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6819      	ldr	r1, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	011b      	lsls	r3, r3, #4
 8008a9a:	430b      	orrs	r3, r1
 8008a9c:	4943      	ldr	r1, [pc, #268]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008aa2:	7bfb      	ldrb	r3, [r7, #15]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d17c      	bne.n	8008ba2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008aa8:	4b40      	ldr	r3, [pc, #256]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a3f      	ldr	r2, [pc, #252]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008aae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008ab2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ab4:	f7fb fa1e 	bl	8003ef4 <HAL_GetTick>
 8008ab8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008aba:	e009      	b.n	8008ad0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008abc:	f7fb fa1a 	bl	8003ef4 <HAL_GetTick>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	1ad3      	subs	r3, r2, r3
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d902      	bls.n	8008ad0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	73fb      	strb	r3, [r7, #15]
        break;
 8008ace:	e005      	b.n	8008adc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008ad0:	4b36      	ldr	r3, [pc, #216]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1ef      	bne.n	8008abc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008adc:	7bfb      	ldrb	r3, [r7, #15]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d15f      	bne.n	8008ba2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d110      	bne.n	8008b0a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008ae8:	4b30      	ldr	r3, [pc, #192]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008aea:	691b      	ldr	r3, [r3, #16]
 8008aec:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008af0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	6892      	ldr	r2, [r2, #8]
 8008af8:	0211      	lsls	r1, r2, #8
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	68d2      	ldr	r2, [r2, #12]
 8008afe:	06d2      	lsls	r2, r2, #27
 8008b00:	430a      	orrs	r2, r1
 8008b02:	492a      	ldr	r1, [pc, #168]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b04:	4313      	orrs	r3, r2
 8008b06:	610b      	str	r3, [r1, #16]
 8008b08:	e027      	b.n	8008b5a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d112      	bne.n	8008b36 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008b10:	4b26      	ldr	r3, [pc, #152]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008b18:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	6892      	ldr	r2, [r2, #8]
 8008b20:	0211      	lsls	r1, r2, #8
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	6912      	ldr	r2, [r2, #16]
 8008b26:	0852      	lsrs	r2, r2, #1
 8008b28:	3a01      	subs	r2, #1
 8008b2a:	0552      	lsls	r2, r2, #21
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	491f      	ldr	r1, [pc, #124]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b30:	4313      	orrs	r3, r2
 8008b32:	610b      	str	r3, [r1, #16]
 8008b34:	e011      	b.n	8008b5a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008b36:	4b1d      	ldr	r3, [pc, #116]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008b3e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	6892      	ldr	r2, [r2, #8]
 8008b46:	0211      	lsls	r1, r2, #8
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	6952      	ldr	r2, [r2, #20]
 8008b4c:	0852      	lsrs	r2, r2, #1
 8008b4e:	3a01      	subs	r2, #1
 8008b50:	0652      	lsls	r2, r2, #25
 8008b52:	430a      	orrs	r2, r1
 8008b54:	4915      	ldr	r1, [pc, #84]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b56:	4313      	orrs	r3, r2
 8008b58:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008b5a:	4b14      	ldr	r3, [pc, #80]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a13      	ldr	r2, [pc, #76]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008b64:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b66:	f7fb f9c5 	bl	8003ef4 <HAL_GetTick>
 8008b6a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008b6c:	e009      	b.n	8008b82 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008b6e:	f7fb f9c1 	bl	8003ef4 <HAL_GetTick>
 8008b72:	4602      	mov	r2, r0
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	1ad3      	subs	r3, r2, r3
 8008b78:	2b02      	cmp	r3, #2
 8008b7a:	d902      	bls.n	8008b82 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	73fb      	strb	r3, [r7, #15]
          break;
 8008b80:	e005      	b.n	8008b8e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008b82:	4b0a      	ldr	r3, [pc, #40]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d0ef      	beq.n	8008b6e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008b8e:	7bfb      	ldrb	r3, [r7, #15]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d106      	bne.n	8008ba2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008b94:	4b05      	ldr	r3, [pc, #20]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b96:	691a      	ldr	r2, [r3, #16]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	4903      	ldr	r1, [pc, #12]	; (8008bac <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3710      	adds	r7, #16
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	40021000 	.word	0x40021000

08008bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e049      	b.n	8008c56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d106      	bne.n	8008bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7fa ffb2 	bl	8003b40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2202      	movs	r2, #2
 8008be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	3304      	adds	r3, #4
 8008bec:	4619      	mov	r1, r3
 8008bee:	4610      	mov	r0, r2
 8008bf0:	f000 fa1e 	bl	8009030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
	...

08008c60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b085      	sub	sp, #20
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d001      	beq.n	8008c78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e033      	b.n	8008ce0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a19      	ldr	r2, [pc, #100]	; (8008cec <HAL_TIM_Base_Start+0x8c>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d009      	beq.n	8008c9e <HAL_TIM_Base_Start+0x3e>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c92:	d004      	beq.n	8008c9e <HAL_TIM_Base_Start+0x3e>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a15      	ldr	r2, [pc, #84]	; (8008cf0 <HAL_TIM_Base_Start+0x90>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d115      	bne.n	8008cca <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	689a      	ldr	r2, [r3, #8]
 8008ca4:	4b13      	ldr	r3, [pc, #76]	; (8008cf4 <HAL_TIM_Base_Start+0x94>)
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2b06      	cmp	r3, #6
 8008cae:	d015      	beq.n	8008cdc <HAL_TIM_Base_Start+0x7c>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cb6:	d011      	beq.n	8008cdc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f042 0201 	orr.w	r2, r2, #1
 8008cc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cc8:	e008      	b.n	8008cdc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f042 0201 	orr.w	r2, r2, #1
 8008cd8:	601a      	str	r2, [r3, #0]
 8008cda:	e000      	b.n	8008cde <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cdc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	40012c00 	.word	0x40012c00
 8008cf0:	40014000 	.word	0x40014000
 8008cf4:	00010007 	.word	0x00010007

08008cf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b085      	sub	sp, #20
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d001      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e03b      	b.n	8008d88 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2202      	movs	r2, #2
 8008d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68da      	ldr	r2, [r3, #12]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f042 0201 	orr.w	r2, r2, #1
 8008d26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a19      	ldr	r2, [pc, #100]	; (8008d94 <HAL_TIM_Base_Start_IT+0x9c>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d009      	beq.n	8008d46 <HAL_TIM_Base_Start_IT+0x4e>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d3a:	d004      	beq.n	8008d46 <HAL_TIM_Base_Start_IT+0x4e>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a15      	ldr	r2, [pc, #84]	; (8008d98 <HAL_TIM_Base_Start_IT+0xa0>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d115      	bne.n	8008d72 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	689a      	ldr	r2, [r3, #8]
 8008d4c:	4b13      	ldr	r3, [pc, #76]	; (8008d9c <HAL_TIM_Base_Start_IT+0xa4>)
 8008d4e:	4013      	ands	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2b06      	cmp	r3, #6
 8008d56:	d015      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x8c>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d5e:	d011      	beq.n	8008d84 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681a      	ldr	r2, [r3, #0]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f042 0201 	orr.w	r2, r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d70:	e008      	b.n	8008d84 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f042 0201 	orr.w	r2, r2, #1
 8008d80:	601a      	str	r2, [r3, #0]
 8008d82:	e000      	b.n	8008d86 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d84:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	40012c00 	.word	0x40012c00
 8008d98:	40014000 	.word	0x40014000
 8008d9c:	00010007 	.word	0x00010007

08008da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	f003 0302 	and.w	r3, r3, #2
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d122      	bne.n	8008dfc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	f003 0302 	and.w	r3, r3, #2
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d11b      	bne.n	8008dfc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f06f 0202 	mvn.w	r2, #2
 8008dcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	699b      	ldr	r3, [r3, #24]
 8008dda:	f003 0303 	and.w	r3, r3, #3
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d003      	beq.n	8008dea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 f905 	bl	8008ff2 <HAL_TIM_IC_CaptureCallback>
 8008de8:	e005      	b.n	8008df6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 f8f7 	bl	8008fde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 f908 	bl	8009006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	f003 0304 	and.w	r3, r3, #4
 8008e06:	2b04      	cmp	r3, #4
 8008e08:	d122      	bne.n	8008e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	f003 0304 	and.w	r3, r3, #4
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d11b      	bne.n	8008e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f06f 0204 	mvn.w	r2, #4
 8008e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2202      	movs	r2, #2
 8008e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d003      	beq.n	8008e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 f8db 	bl	8008ff2 <HAL_TIM_IC_CaptureCallback>
 8008e3c:	e005      	b.n	8008e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 f8cd 	bl	8008fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f8de 	bl	8009006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	f003 0308 	and.w	r3, r3, #8
 8008e5a:	2b08      	cmp	r3, #8
 8008e5c:	d122      	bne.n	8008ea4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68db      	ldr	r3, [r3, #12]
 8008e64:	f003 0308 	and.w	r3, r3, #8
 8008e68:	2b08      	cmp	r3, #8
 8008e6a:	d11b      	bne.n	8008ea4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f06f 0208 	mvn.w	r2, #8
 8008e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2204      	movs	r2, #4
 8008e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	69db      	ldr	r3, [r3, #28]
 8008e82:	f003 0303 	and.w	r3, r3, #3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d003      	beq.n	8008e92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 f8b1 	bl	8008ff2 <HAL_TIM_IC_CaptureCallback>
 8008e90:	e005      	b.n	8008e9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f8a3 	bl	8008fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f8b4 	bl	8009006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	f003 0310 	and.w	r3, r3, #16
 8008eae:	2b10      	cmp	r3, #16
 8008eb0:	d122      	bne.n	8008ef8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	f003 0310 	and.w	r3, r3, #16
 8008ebc:	2b10      	cmp	r3, #16
 8008ebe:	d11b      	bne.n	8008ef8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f06f 0210 	mvn.w	r2, #16
 8008ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2208      	movs	r2, #8
 8008ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f887 	bl	8008ff2 <HAL_TIM_IC_CaptureCallback>
 8008ee4:	e005      	b.n	8008ef2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f879 	bl	8008fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 f88a 	bl	8009006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d10e      	bne.n	8008f24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d107      	bne.n	8008f24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f06f 0201 	mvn.w	r2, #1
 8008f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f7fa fb6c 	bl	80035fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f2e:	2b80      	cmp	r3, #128	; 0x80
 8008f30:	d10e      	bne.n	8008f50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f3c:	2b80      	cmp	r3, #128	; 0x80
 8008f3e:	d107      	bne.n	8008f50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 f944 	bl	80091d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f5e:	d10e      	bne.n	8008f7e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f6a:	2b80      	cmp	r3, #128	; 0x80
 8008f6c:	d107      	bne.n	8008f7e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f937 	bl	80091ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f88:	2b40      	cmp	r3, #64	; 0x40
 8008f8a:	d10e      	bne.n	8008faa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f96:	2b40      	cmp	r3, #64	; 0x40
 8008f98:	d107      	bne.n	8008faa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 f838 	bl	800901a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	f003 0320 	and.w	r3, r3, #32
 8008fb4:	2b20      	cmp	r3, #32
 8008fb6:	d10e      	bne.n	8008fd6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	68db      	ldr	r3, [r3, #12]
 8008fbe:	f003 0320 	and.w	r3, r3, #32
 8008fc2:	2b20      	cmp	r3, #32
 8008fc4:	d107      	bne.n	8008fd6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f06f 0220 	mvn.w	r2, #32
 8008fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 f8f7 	bl	80091c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008fd6:	bf00      	nop
 8008fd8:	3708      	adds	r7, #8
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fde:	b480      	push	{r7}
 8008fe0:	b083      	sub	sp, #12
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fe6:	bf00      	nop
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ffa:	bf00      	nop
 8008ffc:	370c      	adds	r7, #12
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr

08009006 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009006:	b480      	push	{r7}
 8009008:	b083      	sub	sp, #12
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800900e:	bf00      	nop
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800901a:	b480      	push	{r7}
 800901c:	b083      	sub	sp, #12
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009022:	bf00      	nop
 8009024:	370c      	adds	r7, #12
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
	...

08009030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009030:	b480      	push	{r7}
 8009032:	b085      	sub	sp, #20
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a2a      	ldr	r2, [pc, #168]	; (80090ec <TIM_Base_SetConfig+0xbc>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d003      	beq.n	8009050 <TIM_Base_SetConfig+0x20>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800904e:	d108      	bne.n	8009062 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	4313      	orrs	r3, r2
 8009060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a21      	ldr	r2, [pc, #132]	; (80090ec <TIM_Base_SetConfig+0xbc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d00b      	beq.n	8009082 <TIM_Base_SetConfig+0x52>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009070:	d007      	beq.n	8009082 <TIM_Base_SetConfig+0x52>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a1e      	ldr	r2, [pc, #120]	; (80090f0 <TIM_Base_SetConfig+0xc0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d003      	beq.n	8009082 <TIM_Base_SetConfig+0x52>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a1d      	ldr	r2, [pc, #116]	; (80090f4 <TIM_Base_SetConfig+0xc4>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d108      	bne.n	8009094 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	4313      	orrs	r3, r2
 8009092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	695b      	ldr	r3, [r3, #20]
 800909e:	4313      	orrs	r3, r2
 80090a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	689a      	ldr	r2, [r3, #8]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a0c      	ldr	r2, [pc, #48]	; (80090ec <TIM_Base_SetConfig+0xbc>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d007      	beq.n	80090d0 <TIM_Base_SetConfig+0xa0>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a0b      	ldr	r2, [pc, #44]	; (80090f0 <TIM_Base_SetConfig+0xc0>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d003      	beq.n	80090d0 <TIM_Base_SetConfig+0xa0>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a0a      	ldr	r2, [pc, #40]	; (80090f4 <TIM_Base_SetConfig+0xc4>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d103      	bne.n	80090d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	691a      	ldr	r2, [r3, #16]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	615a      	str	r2, [r3, #20]
}
 80090de:	bf00      	nop
 80090e0:	3714      	adds	r7, #20
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	40012c00 	.word	0x40012c00
 80090f0:	40014000 	.word	0x40014000
 80090f4:	40014400 	.word	0x40014400

080090f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009108:	2b01      	cmp	r3, #1
 800910a:	d101      	bne.n	8009110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800910c:	2302      	movs	r3, #2
 800910e:	e04f      	b.n	80091b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2201      	movs	r2, #1
 8009114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a21      	ldr	r2, [pc, #132]	; (80091bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d108      	bne.n	800914c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009140:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	4313      	orrs	r3, r2
 800914a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	4313      	orrs	r3, r2
 800915c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68fa      	ldr	r2, [r7, #12]
 8009164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a14      	ldr	r2, [pc, #80]	; (80091bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d009      	beq.n	8009184 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009178:	d004      	beq.n	8009184 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a10      	ldr	r2, [pc, #64]	; (80091c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d10c      	bne.n	800919e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800918a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	4313      	orrs	r3, r2
 8009194:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2201      	movs	r2, #1
 80091a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3714      	adds	r7, #20
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	40012c00 	.word	0x40012c00
 80091c0:	40014000 	.word	0x40014000

080091c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091cc:	bf00      	nop
 80091ce:	370c      	adds	r7, #12
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr

080091d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e040      	b.n	8009294 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009216:	2b00      	cmp	r3, #0
 8009218:	d106      	bne.n	8009228 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f7fa fcc6 	bl	8003bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2224      	movs	r2, #36	; 0x24
 800922c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f022 0201 	bic.w	r2, r2, #1
 800923c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f8c0 	bl	80093c4 <UART_SetConfig>
 8009244:	4603      	mov	r3, r0
 8009246:	2b01      	cmp	r3, #1
 8009248:	d101      	bne.n	800924e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e022      	b.n	8009294 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009252:	2b00      	cmp	r3, #0
 8009254:	d002      	beq.n	800925c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 fae0 	bl	800981c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800926a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	689a      	ldr	r2, [r3, #8]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800927a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f042 0201 	orr.w	r2, r2, #1
 800928a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 fb67 	bl	8009960 <UART_CheckIdleState>
 8009292:	4603      	mov	r3, r0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b08a      	sub	sp, #40	; 0x28
 80092a0:	af02      	add	r7, sp, #8
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	603b      	str	r3, [r7, #0]
 80092a8:	4613      	mov	r3, r2
 80092aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092b0:	2b20      	cmp	r3, #32
 80092b2:	f040 8082 	bne.w	80093ba <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d002      	beq.n	80092c2 <HAL_UART_Transmit+0x26>
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e07a      	b.n	80093bc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <HAL_UART_Transmit+0x38>
 80092d0:	2302      	movs	r3, #2
 80092d2:	e073      	b.n	80093bc <HAL_UART_Transmit+0x120>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2221      	movs	r2, #33	; 0x21
 80092e8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80092ea:	f7fa fe03 	bl	8003ef4 <HAL_GetTick>
 80092ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	88fa      	ldrh	r2, [r7, #6]
 80092f4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	88fa      	ldrh	r2, [r7, #6]
 80092fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009308:	d108      	bne.n	800931c <HAL_UART_Transmit+0x80>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d104      	bne.n	800931c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009312:	2300      	movs	r3, #0
 8009314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	61bb      	str	r3, [r7, #24]
 800931a:	e003      	b.n	8009324 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009320:	2300      	movs	r3, #0
 8009322:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800932c:	e02d      	b.n	800938a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	2200      	movs	r2, #0
 8009336:	2180      	movs	r1, #128	; 0x80
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f000 fb5a 	bl	80099f2 <UART_WaitOnFlagUntilTimeout>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d001      	beq.n	8009348 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e039      	b.n	80093bc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d10b      	bne.n	8009366 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	881a      	ldrh	r2, [r3, #0]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800935a:	b292      	uxth	r2, r2
 800935c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	3302      	adds	r3, #2
 8009362:	61bb      	str	r3, [r7, #24]
 8009364:	e008      	b.n	8009378 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	781a      	ldrb	r2, [r3, #0]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	b292      	uxth	r2, r2
 8009370:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	3301      	adds	r3, #1
 8009376:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800937e:	b29b      	uxth	r3, r3
 8009380:	3b01      	subs	r3, #1
 8009382:	b29a      	uxth	r2, r3
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009390:	b29b      	uxth	r3, r3
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1cb      	bne.n	800932e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2200      	movs	r2, #0
 800939e:	2140      	movs	r1, #64	; 0x40
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f000 fb26 	bl	80099f2 <UART_WaitOnFlagUntilTimeout>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d001      	beq.n	80093b0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80093ac:	2303      	movs	r3, #3
 80093ae:	e005      	b.n	80093bc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2220      	movs	r2, #32
 80093b4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80093b6:	2300      	movs	r3, #0
 80093b8:	e000      	b.n	80093bc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80093ba:	2302      	movs	r3, #2
  }
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3720      	adds	r7, #32
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093c8:	b08a      	sub	sp, #40	; 0x28
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80093ce:	2300      	movs	r3, #0
 80093d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	689a      	ldr	r2, [r3, #8]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	431a      	orrs	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	69db      	ldr	r3, [r3, #28]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	4bb4      	ldr	r3, [pc, #720]	; (80096c4 <UART_SetConfig+0x300>)
 80093f4:	4013      	ands	r3, r2
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	6812      	ldr	r2, [r2, #0]
 80093fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80093fc:	430b      	orrs	r3, r1
 80093fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	68da      	ldr	r2, [r3, #12]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	430a      	orrs	r2, r1
 8009414:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4aa9      	ldr	r2, [pc, #676]	; (80096c8 <UART_SetConfig+0x304>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d004      	beq.n	8009430 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6a1b      	ldr	r3, [r3, #32]
 800942a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800942c:	4313      	orrs	r3, r2
 800942e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009440:	430a      	orrs	r2, r1
 8009442:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4aa0      	ldr	r2, [pc, #640]	; (80096cc <UART_SetConfig+0x308>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d126      	bne.n	800949c <UART_SetConfig+0xd8>
 800944e:	4ba0      	ldr	r3, [pc, #640]	; (80096d0 <UART_SetConfig+0x30c>)
 8009450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009454:	f003 0303 	and.w	r3, r3, #3
 8009458:	2b03      	cmp	r3, #3
 800945a:	d81b      	bhi.n	8009494 <UART_SetConfig+0xd0>
 800945c:	a201      	add	r2, pc, #4	; (adr r2, 8009464 <UART_SetConfig+0xa0>)
 800945e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009462:	bf00      	nop
 8009464:	08009475 	.word	0x08009475
 8009468:	08009485 	.word	0x08009485
 800946c:	0800947d 	.word	0x0800947d
 8009470:	0800948d 	.word	0x0800948d
 8009474:	2301      	movs	r3, #1
 8009476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800947a:	e080      	b.n	800957e <UART_SetConfig+0x1ba>
 800947c:	2302      	movs	r3, #2
 800947e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009482:	e07c      	b.n	800957e <UART_SetConfig+0x1ba>
 8009484:	2304      	movs	r3, #4
 8009486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800948a:	e078      	b.n	800957e <UART_SetConfig+0x1ba>
 800948c:	2308      	movs	r3, #8
 800948e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009492:	e074      	b.n	800957e <UART_SetConfig+0x1ba>
 8009494:	2310      	movs	r3, #16
 8009496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800949a:	e070      	b.n	800957e <UART_SetConfig+0x1ba>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a8c      	ldr	r2, [pc, #560]	; (80096d4 <UART_SetConfig+0x310>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d138      	bne.n	8009518 <UART_SetConfig+0x154>
 80094a6:	4b8a      	ldr	r3, [pc, #552]	; (80096d0 <UART_SetConfig+0x30c>)
 80094a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094ac:	f003 030c 	and.w	r3, r3, #12
 80094b0:	2b0c      	cmp	r3, #12
 80094b2:	d82d      	bhi.n	8009510 <UART_SetConfig+0x14c>
 80094b4:	a201      	add	r2, pc, #4	; (adr r2, 80094bc <UART_SetConfig+0xf8>)
 80094b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ba:	bf00      	nop
 80094bc:	080094f1 	.word	0x080094f1
 80094c0:	08009511 	.word	0x08009511
 80094c4:	08009511 	.word	0x08009511
 80094c8:	08009511 	.word	0x08009511
 80094cc:	08009501 	.word	0x08009501
 80094d0:	08009511 	.word	0x08009511
 80094d4:	08009511 	.word	0x08009511
 80094d8:	08009511 	.word	0x08009511
 80094dc:	080094f9 	.word	0x080094f9
 80094e0:	08009511 	.word	0x08009511
 80094e4:	08009511 	.word	0x08009511
 80094e8:	08009511 	.word	0x08009511
 80094ec:	08009509 	.word	0x08009509
 80094f0:	2300      	movs	r3, #0
 80094f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094f6:	e042      	b.n	800957e <UART_SetConfig+0x1ba>
 80094f8:	2302      	movs	r3, #2
 80094fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094fe:	e03e      	b.n	800957e <UART_SetConfig+0x1ba>
 8009500:	2304      	movs	r3, #4
 8009502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009506:	e03a      	b.n	800957e <UART_SetConfig+0x1ba>
 8009508:	2308      	movs	r3, #8
 800950a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800950e:	e036      	b.n	800957e <UART_SetConfig+0x1ba>
 8009510:	2310      	movs	r3, #16
 8009512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009516:	e032      	b.n	800957e <UART_SetConfig+0x1ba>
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a6a      	ldr	r2, [pc, #424]	; (80096c8 <UART_SetConfig+0x304>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d12a      	bne.n	8009578 <UART_SetConfig+0x1b4>
 8009522:	4b6b      	ldr	r3, [pc, #428]	; (80096d0 <UART_SetConfig+0x30c>)
 8009524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009528:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800952c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009530:	d01a      	beq.n	8009568 <UART_SetConfig+0x1a4>
 8009532:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009536:	d81b      	bhi.n	8009570 <UART_SetConfig+0x1ac>
 8009538:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800953c:	d00c      	beq.n	8009558 <UART_SetConfig+0x194>
 800953e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009542:	d815      	bhi.n	8009570 <UART_SetConfig+0x1ac>
 8009544:	2b00      	cmp	r3, #0
 8009546:	d003      	beq.n	8009550 <UART_SetConfig+0x18c>
 8009548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800954c:	d008      	beq.n	8009560 <UART_SetConfig+0x19c>
 800954e:	e00f      	b.n	8009570 <UART_SetConfig+0x1ac>
 8009550:	2300      	movs	r3, #0
 8009552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009556:	e012      	b.n	800957e <UART_SetConfig+0x1ba>
 8009558:	2302      	movs	r3, #2
 800955a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800955e:	e00e      	b.n	800957e <UART_SetConfig+0x1ba>
 8009560:	2304      	movs	r3, #4
 8009562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009566:	e00a      	b.n	800957e <UART_SetConfig+0x1ba>
 8009568:	2308      	movs	r3, #8
 800956a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800956e:	e006      	b.n	800957e <UART_SetConfig+0x1ba>
 8009570:	2310      	movs	r3, #16
 8009572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009576:	e002      	b.n	800957e <UART_SetConfig+0x1ba>
 8009578:	2310      	movs	r3, #16
 800957a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a51      	ldr	r2, [pc, #324]	; (80096c8 <UART_SetConfig+0x304>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d17a      	bne.n	800967e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009588:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800958c:	2b08      	cmp	r3, #8
 800958e:	d824      	bhi.n	80095da <UART_SetConfig+0x216>
 8009590:	a201      	add	r2, pc, #4	; (adr r2, 8009598 <UART_SetConfig+0x1d4>)
 8009592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009596:	bf00      	nop
 8009598:	080095bd 	.word	0x080095bd
 800959c:	080095db 	.word	0x080095db
 80095a0:	080095c5 	.word	0x080095c5
 80095a4:	080095db 	.word	0x080095db
 80095a8:	080095cb 	.word	0x080095cb
 80095ac:	080095db 	.word	0x080095db
 80095b0:	080095db 	.word	0x080095db
 80095b4:	080095db 	.word	0x080095db
 80095b8:	080095d3 	.word	0x080095d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095bc:	f7fe ff42 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 80095c0:	61f8      	str	r0, [r7, #28]
        break;
 80095c2:	e010      	b.n	80095e6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095c4:	4b44      	ldr	r3, [pc, #272]	; (80096d8 <UART_SetConfig+0x314>)
 80095c6:	61fb      	str	r3, [r7, #28]
        break;
 80095c8:	e00d      	b.n	80095e6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095ca:	f7fe fea3 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80095ce:	61f8      	str	r0, [r7, #28]
        break;
 80095d0:	e009      	b.n	80095e6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095d6:	61fb      	str	r3, [r7, #28]
        break;
 80095d8:	e005      	b.n	80095e6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80095da:	2300      	movs	r3, #0
 80095dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80095de:	2301      	movs	r3, #1
 80095e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80095e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	f000 8107 	beq.w	80097fc <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	685a      	ldr	r2, [r3, #4]
 80095f2:	4613      	mov	r3, r2
 80095f4:	005b      	lsls	r3, r3, #1
 80095f6:	4413      	add	r3, r2
 80095f8:	69fa      	ldr	r2, [r7, #28]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d305      	bcc.n	800960a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009604:	69fa      	ldr	r2, [r7, #28]
 8009606:	429a      	cmp	r2, r3
 8009608:	d903      	bls.n	8009612 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009610:	e0f4      	b.n	80097fc <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	2200      	movs	r2, #0
 8009616:	461c      	mov	r4, r3
 8009618:	4615      	mov	r5, r2
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	022b      	lsls	r3, r5, #8
 8009624:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009628:	0222      	lsls	r2, r4, #8
 800962a:	68f9      	ldr	r1, [r7, #12]
 800962c:	6849      	ldr	r1, [r1, #4]
 800962e:	0849      	lsrs	r1, r1, #1
 8009630:	2000      	movs	r0, #0
 8009632:	4688      	mov	r8, r1
 8009634:	4681      	mov	r9, r0
 8009636:	eb12 0a08 	adds.w	sl, r2, r8
 800963a:	eb43 0b09 	adc.w	fp, r3, r9
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	603b      	str	r3, [r7, #0]
 8009646:	607a      	str	r2, [r7, #4]
 8009648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800964c:	4650      	mov	r0, sl
 800964e:	4659      	mov	r1, fp
 8009650:	f7f7 faaa 	bl	8000ba8 <__aeabi_uldivmod>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4613      	mov	r3, r2
 800965a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009662:	d308      	bcc.n	8009676 <UART_SetConfig+0x2b2>
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800966a:	d204      	bcs.n	8009676 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	60da      	str	r2, [r3, #12]
 8009674:	e0c2      	b.n	80097fc <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800967c:	e0be      	b.n	80097fc <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009686:	d16a      	bne.n	800975e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8009688:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800968c:	2b08      	cmp	r3, #8
 800968e:	d834      	bhi.n	80096fa <UART_SetConfig+0x336>
 8009690:	a201      	add	r2, pc, #4	; (adr r2, 8009698 <UART_SetConfig+0x2d4>)
 8009692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009696:	bf00      	nop
 8009698:	080096bd 	.word	0x080096bd
 800969c:	080096dd 	.word	0x080096dd
 80096a0:	080096e5 	.word	0x080096e5
 80096a4:	080096fb 	.word	0x080096fb
 80096a8:	080096eb 	.word	0x080096eb
 80096ac:	080096fb 	.word	0x080096fb
 80096b0:	080096fb 	.word	0x080096fb
 80096b4:	080096fb 	.word	0x080096fb
 80096b8:	080096f3 	.word	0x080096f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096bc:	f7fe fec2 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 80096c0:	61f8      	str	r0, [r7, #28]
        break;
 80096c2:	e020      	b.n	8009706 <UART_SetConfig+0x342>
 80096c4:	efff69f3 	.word	0xefff69f3
 80096c8:	40008000 	.word	0x40008000
 80096cc:	40013800 	.word	0x40013800
 80096d0:	40021000 	.word	0x40021000
 80096d4:	40004400 	.word	0x40004400
 80096d8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096dc:	f7fe fec8 	bl	8008470 <HAL_RCC_GetPCLK2Freq>
 80096e0:	61f8      	str	r0, [r7, #28]
        break;
 80096e2:	e010      	b.n	8009706 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096e4:	4b4c      	ldr	r3, [pc, #304]	; (8009818 <UART_SetConfig+0x454>)
 80096e6:	61fb      	str	r3, [r7, #28]
        break;
 80096e8:	e00d      	b.n	8009706 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096ea:	f7fe fe13 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80096ee:	61f8      	str	r0, [r7, #28]
        break;
 80096f0:	e009      	b.n	8009706 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096f6:	61fb      	str	r3, [r7, #28]
        break;
 80096f8:	e005      	b.n	8009706 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80096fa:	2300      	movs	r3, #0
 80096fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009704:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d077      	beq.n	80097fc <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	005a      	lsls	r2, r3, #1
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	085b      	lsrs	r3, r3, #1
 8009716:	441a      	add	r2, r3
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009720:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	2b0f      	cmp	r3, #15
 8009726:	d916      	bls.n	8009756 <UART_SetConfig+0x392>
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800972e:	d212      	bcs.n	8009756 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	b29b      	uxth	r3, r3
 8009734:	f023 030f 	bic.w	r3, r3, #15
 8009738:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800973a:	69bb      	ldr	r3, [r7, #24]
 800973c:	085b      	lsrs	r3, r3, #1
 800973e:	b29b      	uxth	r3, r3
 8009740:	f003 0307 	and.w	r3, r3, #7
 8009744:	b29a      	uxth	r2, r3
 8009746:	8afb      	ldrh	r3, [r7, #22]
 8009748:	4313      	orrs	r3, r2
 800974a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	8afa      	ldrh	r2, [r7, #22]
 8009752:	60da      	str	r2, [r3, #12]
 8009754:	e052      	b.n	80097fc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800975c:	e04e      	b.n	80097fc <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800975e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009762:	2b08      	cmp	r3, #8
 8009764:	d827      	bhi.n	80097b6 <UART_SetConfig+0x3f2>
 8009766:	a201      	add	r2, pc, #4	; (adr r2, 800976c <UART_SetConfig+0x3a8>)
 8009768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800976c:	08009791 	.word	0x08009791
 8009770:	08009799 	.word	0x08009799
 8009774:	080097a1 	.word	0x080097a1
 8009778:	080097b7 	.word	0x080097b7
 800977c:	080097a7 	.word	0x080097a7
 8009780:	080097b7 	.word	0x080097b7
 8009784:	080097b7 	.word	0x080097b7
 8009788:	080097b7 	.word	0x080097b7
 800978c:	080097af 	.word	0x080097af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009790:	f7fe fe58 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 8009794:	61f8      	str	r0, [r7, #28]
        break;
 8009796:	e014      	b.n	80097c2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009798:	f7fe fe6a 	bl	8008470 <HAL_RCC_GetPCLK2Freq>
 800979c:	61f8      	str	r0, [r7, #28]
        break;
 800979e:	e010      	b.n	80097c2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097a0:	4b1d      	ldr	r3, [pc, #116]	; (8009818 <UART_SetConfig+0x454>)
 80097a2:	61fb      	str	r3, [r7, #28]
        break;
 80097a4:	e00d      	b.n	80097c2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097a6:	f7fe fdb5 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80097aa:	61f8      	str	r0, [r7, #28]
        break;
 80097ac:	e009      	b.n	80097c2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097b2:	61fb      	str	r3, [r7, #28]
        break;
 80097b4:	e005      	b.n	80097c2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80097b6:	2300      	movs	r3, #0
 80097b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80097c0:	bf00      	nop
    }

    if (pclk != 0U)
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d019      	beq.n	80097fc <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	085a      	lsrs	r2, r3, #1
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	441a      	add	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097da:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	2b0f      	cmp	r3, #15
 80097e0:	d909      	bls.n	80097f6 <UART_SetConfig+0x432>
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097e8:	d205      	bcs.n	80097f6 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	60da      	str	r2, [r3, #12]
 80097f4:	e002      	b.n	80097fc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2200      	movs	r2, #0
 8009806:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009808:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800980c:	4618      	mov	r0, r3
 800980e:	3728      	adds	r7, #40	; 0x28
 8009810:	46bd      	mov	sp, r7
 8009812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009816:	bf00      	nop
 8009818:	00f42400 	.word	0x00f42400

0800981c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009828:	f003 0301 	and.w	r3, r3, #1
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00a      	beq.n	8009846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984a:	f003 0302 	and.w	r3, r3, #2
 800984e:	2b00      	cmp	r3, #0
 8009850:	d00a      	beq.n	8009868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	430a      	orrs	r2, r1
 8009866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800986c:	f003 0304 	and.w	r3, r3, #4
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00a      	beq.n	800988a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800988e:	f003 0308 	and.w	r3, r3, #8
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b0:	f003 0310 	and.w	r3, r3, #16
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00a      	beq.n	80098ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	430a      	orrs	r2, r1
 80098cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098d2:	f003 0320 	and.w	r3, r3, #32
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00a      	beq.n	80098f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	430a      	orrs	r2, r1
 80098ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d01a      	beq.n	8009932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	430a      	orrs	r2, r1
 8009910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800991a:	d10a      	bne.n	8009932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00a      	beq.n	8009954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	430a      	orrs	r2, r1
 8009952:	605a      	str	r2, [r3, #4]
  }
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af02      	add	r7, sp, #8
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009970:	f7fa fac0 	bl	8003ef4 <HAL_GetTick>
 8009974:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 0308 	and.w	r3, r3, #8
 8009980:	2b08      	cmp	r3, #8
 8009982:	d10e      	bne.n	80099a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009984:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2200      	movs	r2, #0
 800998e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f82d 	bl	80099f2 <UART_WaitOnFlagUntilTimeout>
 8009998:	4603      	mov	r3, r0
 800999a:	2b00      	cmp	r3, #0
 800999c:	d001      	beq.n	80099a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e023      	b.n	80099ea <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f003 0304 	and.w	r3, r3, #4
 80099ac:	2b04      	cmp	r3, #4
 80099ae:	d10e      	bne.n	80099ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 f817 	bl	80099f2 <UART_WaitOnFlagUntilTimeout>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d001      	beq.n	80099ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099ca:	2303      	movs	r3, #3
 80099cc:	e00d      	b.n	80099ea <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2220      	movs	r2, #32
 80099d2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2220      	movs	r2, #32
 80099d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b09c      	sub	sp, #112	; 0x70
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	60b9      	str	r1, [r7, #8]
 80099fc:	603b      	str	r3, [r7, #0]
 80099fe:	4613      	mov	r3, r2
 8009a00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a02:	e0a5      	b.n	8009b50 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a0a:	f000 80a1 	beq.w	8009b50 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a0e:	f7fa fa71 	bl	8003ef4 <HAL_GetTick>
 8009a12:	4602      	mov	r2, r0
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	1ad3      	subs	r3, r2, r3
 8009a18:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d302      	bcc.n	8009a24 <UART_WaitOnFlagUntilTimeout+0x32>
 8009a1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d13e      	bne.n	8009aa2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a2c:	e853 3f00 	ldrex	r3, [r3]
 8009a30:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009a38:	667b      	str	r3, [r7, #100]	; 0x64
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a44:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009a48:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009a4a:	e841 2300 	strex	r3, r2, [r1]
 8009a4e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009a50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1e6      	bne.n	8009a24 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a68:	f023 0301 	bic.w	r3, r3, #1
 8009a6c:	663b      	str	r3, [r7, #96]	; 0x60
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3308      	adds	r3, #8
 8009a74:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009a76:	64ba      	str	r2, [r7, #72]	; 0x48
 8009a78:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009a7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a7e:	e841 2300 	strex	r3, r2, [r1]
 8009a82:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009a84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e5      	bne.n	8009a56 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2220      	movs	r2, #32
 8009a8e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2220      	movs	r2, #32
 8009a94:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e067      	b.n	8009b72 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f003 0304 	and.w	r3, r3, #4
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d04f      	beq.n	8009b50 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009aba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009abe:	d147      	bne.n	8009b50 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ac8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad2:	e853 3f00 	ldrex	r3, [r3]
 8009ad6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ada:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009ade:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ae8:	637b      	str	r3, [r7, #52]	; 0x34
 8009aea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009aee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009af0:	e841 2300 	strex	r3, r2, [r1]
 8009af4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e6      	bne.n	8009aca <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	3308      	adds	r3, #8
 8009b02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	e853 3f00 	ldrex	r3, [r3]
 8009b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	f023 0301 	bic.w	r3, r3, #1
 8009b12:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	3308      	adds	r3, #8
 8009b1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009b1c:	623a      	str	r2, [r7, #32]
 8009b1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b20:	69f9      	ldr	r1, [r7, #28]
 8009b22:	6a3a      	ldr	r2, [r7, #32]
 8009b24:	e841 2300 	strex	r3, r2, [r1]
 8009b28:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1e5      	bne.n	8009afc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2220      	movs	r2, #32
 8009b34:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2220      	movs	r2, #32
 8009b3a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2220      	movs	r2, #32
 8009b40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	e010      	b.n	8009b72 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	69da      	ldr	r2, [r3, #28]
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	4013      	ands	r3, r2
 8009b5a:	68ba      	ldr	r2, [r7, #8]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	bf0c      	ite	eq
 8009b60:	2301      	moveq	r3, #1
 8009b62:	2300      	movne	r3, #0
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	461a      	mov	r2, r3
 8009b68:	79fb      	ldrb	r3, [r7, #7]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	f43f af4a 	beq.w	8009a04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3770      	adds	r7, #112	; 0x70
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
	...

08009b7c <__NVIC_SetPriority>:
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	4603      	mov	r3, r0
 8009b84:	6039      	str	r1, [r7, #0]
 8009b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	db0a      	blt.n	8009ba6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	490c      	ldr	r1, [pc, #48]	; (8009bc8 <__NVIC_SetPriority+0x4c>)
 8009b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b9a:	0112      	lsls	r2, r2, #4
 8009b9c:	b2d2      	uxtb	r2, r2
 8009b9e:	440b      	add	r3, r1
 8009ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009ba4:	e00a      	b.n	8009bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	4908      	ldr	r1, [pc, #32]	; (8009bcc <__NVIC_SetPriority+0x50>)
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	f003 030f 	and.w	r3, r3, #15
 8009bb2:	3b04      	subs	r3, #4
 8009bb4:	0112      	lsls	r2, r2, #4
 8009bb6:	b2d2      	uxtb	r2, r2
 8009bb8:	440b      	add	r3, r1
 8009bba:	761a      	strb	r2, [r3, #24]
}
 8009bbc:	bf00      	nop
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr
 8009bc8:	e000e100 	.word	0xe000e100
 8009bcc:	e000ed00 	.word	0xe000ed00

08009bd0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009bd4:	4b05      	ldr	r3, [pc, #20]	; (8009bec <SysTick_Handler+0x1c>)
 8009bd6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009bd8:	f002 f8d8 	bl	800bd8c <xTaskGetSchedulerState>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d001      	beq.n	8009be6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009be2:	f002 ffc1 	bl	800cb68 <xPortSysTickHandler>
  }
}
 8009be6:	bf00      	nop
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	e000e010 	.word	0xe000e010

08009bf0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	f06f 0004 	mvn.w	r0, #4
 8009bfa:	f7ff ffbf 	bl	8009b7c <__NVIC_SetPriority>
#endif
}
 8009bfe:	bf00      	nop
 8009c00:	bd80      	pop	{r7, pc}
	...

08009c04 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009c04:	b480      	push	{r7}
 8009c06:	b083      	sub	sp, #12
 8009c08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c0a:	f3ef 8305 	mrs	r3, IPSR
 8009c0e:	603b      	str	r3, [r7, #0]
  return(result);
 8009c10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d003      	beq.n	8009c1e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009c16:	f06f 0305 	mvn.w	r3, #5
 8009c1a:	607b      	str	r3, [r7, #4]
 8009c1c:	e00c      	b.n	8009c38 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009c1e:	4b0a      	ldr	r3, [pc, #40]	; (8009c48 <osKernelInitialize+0x44>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d105      	bne.n	8009c32 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009c26:	4b08      	ldr	r3, [pc, #32]	; (8009c48 <osKernelInitialize+0x44>)
 8009c28:	2201      	movs	r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	607b      	str	r3, [r7, #4]
 8009c30:	e002      	b.n	8009c38 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009c32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009c38:	687b      	ldr	r3, [r7, #4]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	370c      	adds	r7, #12
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	200026c4 	.word	0x200026c4

08009c4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b082      	sub	sp, #8
 8009c50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c52:	f3ef 8305 	mrs	r3, IPSR
 8009c56:	603b      	str	r3, [r7, #0]
  return(result);
 8009c58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009c5e:	f06f 0305 	mvn.w	r3, #5
 8009c62:	607b      	str	r3, [r7, #4]
 8009c64:	e010      	b.n	8009c88 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009c66:	4b0b      	ldr	r3, [pc, #44]	; (8009c94 <osKernelStart+0x48>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d109      	bne.n	8009c82 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009c6e:	f7ff ffbf 	bl	8009bf0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009c72:	4b08      	ldr	r3, [pc, #32]	; (8009c94 <osKernelStart+0x48>)
 8009c74:	2202      	movs	r2, #2
 8009c76:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009c78:	f001 fc1c 	bl	800b4b4 <vTaskStartScheduler>
      stat = osOK;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	607b      	str	r3, [r7, #4]
 8009c80:	e002      	b.n	8009c88 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009c82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009c88:	687b      	ldr	r3, [r7, #4]
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3708      	adds	r7, #8
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	200026c4 	.word	0x200026c4

08009c98 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b08e      	sub	sp, #56	; 0x38
 8009c9c:	af04      	add	r7, sp, #16
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ca8:	f3ef 8305 	mrs	r3, IPSR
 8009cac:	617b      	str	r3, [r7, #20]
  return(result);
 8009cae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d17e      	bne.n	8009db2 <osThreadNew+0x11a>
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d07b      	beq.n	8009db2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009cba:	2340      	movs	r3, #64	; 0x40
 8009cbc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009cbe:	2318      	movs	r3, #24
 8009cc0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009cc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009cca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d045      	beq.n	8009d5e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d002      	beq.n	8009ce0 <osThreadNew+0x48>
        name = attr->name;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	699b      	ldr	r3, [r3, #24]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d002      	beq.n	8009cee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	699b      	ldr	r3, [r3, #24]
 8009cec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009cee:	69fb      	ldr	r3, [r7, #28]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d008      	beq.n	8009d06 <osThreadNew+0x6e>
 8009cf4:	69fb      	ldr	r3, [r7, #28]
 8009cf6:	2b38      	cmp	r3, #56	; 0x38
 8009cf8:	d805      	bhi.n	8009d06 <osThreadNew+0x6e>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f003 0301 	and.w	r3, r3, #1
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <osThreadNew+0x72>
        return (NULL);
 8009d06:	2300      	movs	r3, #0
 8009d08:	e054      	b.n	8009db4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	695b      	ldr	r3, [r3, #20]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d003      	beq.n	8009d1a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	695b      	ldr	r3, [r3, #20]
 8009d16:	089b      	lsrs	r3, r3, #2
 8009d18:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00e      	beq.n	8009d40 <osThreadNew+0xa8>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	2bbb      	cmp	r3, #187	; 0xbb
 8009d28:	d90a      	bls.n	8009d40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d006      	beq.n	8009d40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	695b      	ldr	r3, [r3, #20]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d002      	beq.n	8009d40 <osThreadNew+0xa8>
        mem = 1;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	61bb      	str	r3, [r7, #24]
 8009d3e:	e010      	b.n	8009d62 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d10c      	bne.n	8009d62 <osThreadNew+0xca>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d108      	bne.n	8009d62 <osThreadNew+0xca>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d104      	bne.n	8009d62 <osThreadNew+0xca>
          mem = 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	61bb      	str	r3, [r7, #24]
 8009d5c:	e001      	b.n	8009d62 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009d62:	69bb      	ldr	r3, [r7, #24]
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d110      	bne.n	8009d8a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d70:	9202      	str	r2, [sp, #8]
 8009d72:	9301      	str	r3, [sp, #4]
 8009d74:	69fb      	ldr	r3, [r7, #28]
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	6a3a      	ldr	r2, [r7, #32]
 8009d7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d7e:	68f8      	ldr	r0, [r7, #12]
 8009d80:	f001 f92e 	bl	800afe0 <xTaskCreateStatic>
 8009d84:	4603      	mov	r3, r0
 8009d86:	613b      	str	r3, [r7, #16]
 8009d88:	e013      	b.n	8009db2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d110      	bne.n	8009db2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009d90:	6a3b      	ldr	r3, [r7, #32]
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	f107 0310 	add.w	r3, r7, #16
 8009d98:	9301      	str	r3, [sp, #4]
 8009d9a:	69fb      	ldr	r3, [r7, #28]
 8009d9c:	9300      	str	r3, [sp, #0]
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009da2:	68f8      	ldr	r0, [r7, #12]
 8009da4:	f001 f979 	bl	800b09a <xTaskCreate>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d001      	beq.n	8009db2 <osThreadNew+0x11a>
            hTask = NULL;
 8009dae:	2300      	movs	r3, #0
 8009db0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009db2:	693b      	ldr	r3, [r7, #16]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3728      	adds	r7, #40	; 0x28
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dc4:	f3ef 8305 	mrs	r3, IPSR
 8009dc8:	60bb      	str	r3, [r7, #8]
  return(result);
 8009dca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d003      	beq.n	8009dd8 <osDelay+0x1c>
    stat = osErrorISR;
 8009dd0:	f06f 0305 	mvn.w	r3, #5
 8009dd4:	60fb      	str	r3, [r7, #12]
 8009dd6:	e007      	b.n	8009de8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d002      	beq.n	8009de8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f001 fb32 	bl	800b44c <vTaskDelay>
    }
  }

  return (stat);
 8009de8:	68fb      	ldr	r3, [r7, #12]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b088      	sub	sp, #32
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dfe:	f3ef 8305 	mrs	r3, IPSR
 8009e02:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e04:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d174      	bne.n	8009ef4 <osMutexNew+0x102>
    if (attr != NULL) {
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d003      	beq.n	8009e18 <osMutexNew+0x26>
      type = attr->attr_bits;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	61bb      	str	r3, [r7, #24]
 8009e16:	e001      	b.n	8009e1c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d002      	beq.n	8009e2c <osMutexNew+0x3a>
      rmtx = 1U;
 8009e26:	2301      	movs	r3, #1
 8009e28:	617b      	str	r3, [r7, #20]
 8009e2a:	e001      	b.n	8009e30 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009e30:	69bb      	ldr	r3, [r7, #24]
 8009e32:	f003 0308 	and.w	r3, r3, #8
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d15c      	bne.n	8009ef4 <osMutexNew+0x102>
      mem = -1;
 8009e3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e3e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d015      	beq.n	8009e72 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d006      	beq.n	8009e5c <osMutexNew+0x6a>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	2b4f      	cmp	r3, #79	; 0x4f
 8009e54:	d902      	bls.n	8009e5c <osMutexNew+0x6a>
          mem = 1;
 8009e56:	2301      	movs	r3, #1
 8009e58:	613b      	str	r3, [r7, #16]
 8009e5a:	e00c      	b.n	8009e76 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d108      	bne.n	8009e76 <osMutexNew+0x84>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d104      	bne.n	8009e76 <osMutexNew+0x84>
            mem = 0;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	613b      	str	r3, [r7, #16]
 8009e70:	e001      	b.n	8009e76 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8009e72:	2300      	movs	r3, #0
 8009e74:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d112      	bne.n	8009ea2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d007      	beq.n	8009e92 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	4619      	mov	r1, r3
 8009e88:	2004      	movs	r0, #4
 8009e8a:	f000 fb18 	bl	800a4be <xQueueCreateMutexStatic>
 8009e8e:	61f8      	str	r0, [r7, #28]
 8009e90:	e016      	b.n	8009ec0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	4619      	mov	r1, r3
 8009e98:	2001      	movs	r0, #1
 8009e9a:	f000 fb10 	bl	800a4be <xQueueCreateMutexStatic>
 8009e9e:	61f8      	str	r0, [r7, #28]
 8009ea0:	e00e      	b.n	8009ec0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d10b      	bne.n	8009ec0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d004      	beq.n	8009eb8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8009eae:	2004      	movs	r0, #4
 8009eb0:	f000 faed 	bl	800a48e <xQueueCreateMutex>
 8009eb4:	61f8      	str	r0, [r7, #28]
 8009eb6:	e003      	b.n	8009ec0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009eb8:	2001      	movs	r0, #1
 8009eba:	f000 fae8 	bl	800a48e <xQueueCreateMutex>
 8009ebe:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00c      	beq.n	8009ee0 <osMutexNew+0xee>
        if (attr != NULL) {
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d003      	beq.n	8009ed4 <osMutexNew+0xe2>
          name = attr->name;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	60fb      	str	r3, [r7, #12]
 8009ed2:	e001      	b.n	8009ed8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8009ed8:	68f9      	ldr	r1, [r7, #12]
 8009eda:	69f8      	ldr	r0, [r7, #28]
 8009edc:	f001 f822 	bl	800af24 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009ee0:	69fb      	ldr	r3, [r7, #28]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d006      	beq.n	8009ef4 <osMutexNew+0x102>
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d003      	beq.n	8009ef4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	f043 0301 	orr.w	r3, r3, #1
 8009ef2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009ef4:	69fb      	ldr	r3, [r7, #28]
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3720      	adds	r7, #32
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b086      	sub	sp, #24
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
 8009f06:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f023 0301 	bic.w	r3, r3, #1
 8009f0e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f003 0301 	and.w	r3, r3, #1
 8009f16:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f1c:	f3ef 8305 	mrs	r3, IPSR
 8009f20:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f22:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d003      	beq.n	8009f30 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8009f28:	f06f 0305 	mvn.w	r3, #5
 8009f2c:	617b      	str	r3, [r7, #20]
 8009f2e:	e02c      	b.n	8009f8a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d103      	bne.n	8009f3e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8009f36:	f06f 0303 	mvn.w	r3, #3
 8009f3a:	617b      	str	r3, [r7, #20]
 8009f3c:	e025      	b.n	8009f8a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d011      	beq.n	8009f68 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009f44:	6839      	ldr	r1, [r7, #0]
 8009f46:	6938      	ldr	r0, [r7, #16]
 8009f48:	f000 fb08 	bl	800a55c <xQueueTakeMutexRecursive>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d01b      	beq.n	8009f8a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d003      	beq.n	8009f60 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8009f58:	f06f 0301 	mvn.w	r3, #1
 8009f5c:	617b      	str	r3, [r7, #20]
 8009f5e:	e014      	b.n	8009f8a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009f60:	f06f 0302 	mvn.w	r3, #2
 8009f64:	617b      	str	r3, [r7, #20]
 8009f66:	e010      	b.n	8009f8a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009f68:	6839      	ldr	r1, [r7, #0]
 8009f6a:	6938      	ldr	r0, [r7, #16]
 8009f6c:	f000 fda6 	bl	800aabc <xQueueSemaphoreTake>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d009      	beq.n	8009f8a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8009f7c:	f06f 0301 	mvn.w	r3, #1
 8009f80:	617b      	str	r3, [r7, #20]
 8009f82:	e002      	b.n	8009f8a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009f84:	f06f 0302 	mvn.w	r3, #2
 8009f88:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8009f8a:	697b      	ldr	r3, [r7, #20]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3718      	adds	r7, #24
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b086      	sub	sp, #24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f023 0301 	bic.w	r3, r3, #1
 8009fa2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009fac:	2300      	movs	r3, #0
 8009fae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fb0:	f3ef 8305 	mrs	r3, IPSR
 8009fb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8009fb6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d003      	beq.n	8009fc4 <osMutexRelease+0x30>
    stat = osErrorISR;
 8009fbc:	f06f 0305 	mvn.w	r3, #5
 8009fc0:	617b      	str	r3, [r7, #20]
 8009fc2:	e01f      	b.n	800a004 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d103      	bne.n	8009fd2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8009fca:	f06f 0303 	mvn.w	r3, #3
 8009fce:	617b      	str	r3, [r7, #20]
 8009fd0:	e018      	b.n	800a004 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d009      	beq.n	8009fec <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009fd8:	6938      	ldr	r0, [r7, #16]
 8009fda:	f000 fa8b 	bl	800a4f4 <xQueueGiveMutexRecursive>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d00f      	beq.n	800a004 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009fe4:	f06f 0302 	mvn.w	r3, #2
 8009fe8:	617b      	str	r3, [r7, #20]
 8009fea:	e00b      	b.n	800a004 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009fec:	2300      	movs	r3, #0
 8009fee:	2200      	movs	r2, #0
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	6938      	ldr	r0, [r7, #16]
 8009ff4:	f000 fae8 	bl	800a5c8 <xQueueGenericSend>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d002      	beq.n	800a004 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009ffe:	f06f 0302 	mvn.w	r3, #2
 800a002:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a004:	697b      	ldr	r3, [r7, #20]
}
 800a006:	4618      	mov	r0, r3
 800a008:	3718      	adds	r7, #24
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
	...

0800a010 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	4a07      	ldr	r2, [pc, #28]	; (800a03c <vApplicationGetIdleTaskMemory+0x2c>)
 800a020:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	4a06      	ldr	r2, [pc, #24]	; (800a040 <vApplicationGetIdleTaskMemory+0x30>)
 800a026:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2240      	movs	r2, #64	; 0x40
 800a02c:	601a      	str	r2, [r3, #0]
}
 800a02e:	bf00      	nop
 800a030:	3714      	adds	r7, #20
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
 800a03a:	bf00      	nop
 800a03c:	200026c8 	.word	0x200026c8
 800a040:	20002784 	.word	0x20002784

0800a044 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	4a07      	ldr	r2, [pc, #28]	; (800a070 <vApplicationGetTimerTaskMemory+0x2c>)
 800a054:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	4a06      	ldr	r2, [pc, #24]	; (800a074 <vApplicationGetTimerTaskMemory+0x30>)
 800a05a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2280      	movs	r2, #128	; 0x80
 800a060:	601a      	str	r2, [r3, #0]
}
 800a062:	bf00      	nop
 800a064:	3714      	adds	r7, #20
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	20002884 	.word	0x20002884
 800a074:	20002940 	.word	0x20002940

0800a078 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f103 0208 	add.w	r2, r3, #8
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a090:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f103 0208 	add.w	r2, r3, #8
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f103 0208 	add.w	r2, r3, #8
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a0ac:	bf00      	nop
 800a0ae:	370c      	adds	r7, #12
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b083      	sub	sp, #12
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a0c6:	bf00      	nop
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	689a      	ldr	r2, [r3, #8]
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	683a      	ldr	r2, [r7, #0]
 800a0f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	683a      	ldr	r2, [r7, #0]
 800a0fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	1c5a      	adds	r2, r3, #1
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	601a      	str	r2, [r3, #0]
}
 800a10e:	bf00      	nop
 800a110:	3714      	adds	r7, #20
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a11a:	b480      	push	{r7}
 800a11c:	b085      	sub	sp, #20
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a130:	d103      	bne.n	800a13a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	60fb      	str	r3, [r7, #12]
 800a138:	e00c      	b.n	800a154 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	3308      	adds	r3, #8
 800a13e:	60fb      	str	r3, [r7, #12]
 800a140:	e002      	b.n	800a148 <vListInsert+0x2e>
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	60fb      	str	r3, [r7, #12]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	68ba      	ldr	r2, [r7, #8]
 800a150:	429a      	cmp	r2, r3
 800a152:	d2f6      	bcs.n	800a142 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	685a      	ldr	r2, [r3, #4]
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	683a      	ldr	r2, [r7, #0]
 800a162:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	68fa      	ldr	r2, [r7, #12]
 800a168:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	683a      	ldr	r2, [r7, #0]
 800a16e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	601a      	str	r2, [r3, #0]
}
 800a180:	bf00      	nop
 800a182:	3714      	adds	r7, #20
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr

0800a18c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	6892      	ldr	r2, [r2, #8]
 800a1a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	687a      	ldr	r2, [r7, #4]
 800a1aa:	6852      	ldr	r2, [r2, #4]
 800a1ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d103      	bne.n	800a1c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	689a      	ldr	r2, [r3, #8]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	1e5a      	subs	r2, r3, #1
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681b      	ldr	r3, [r3, #0]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3714      	adds	r7, #20
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr

0800a1e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b084      	sub	sp, #16
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d10a      	bne.n	800a20a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f8:	f383 8811 	msr	BASEPRI, r3
 800a1fc:	f3bf 8f6f 	isb	sy
 800a200:	f3bf 8f4f 	dsb	sy
 800a204:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a206:	bf00      	nop
 800a208:	e7fe      	b.n	800a208 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a20a:	f002 fc1b 	bl	800ca44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a216:	68f9      	ldr	r1, [r7, #12]
 800a218:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a21a:	fb01 f303 	mul.w	r3, r1, r3
 800a21e:	441a      	add	r2, r3
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2200      	movs	r2, #0
 800a228:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a23a:	3b01      	subs	r3, #1
 800a23c:	68f9      	ldr	r1, [r7, #12]
 800a23e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a240:	fb01 f303 	mul.w	r3, r1, r3
 800a244:	441a      	add	r2, r3
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	22ff      	movs	r2, #255	; 0xff
 800a24e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	22ff      	movs	r2, #255	; 0xff
 800a256:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d114      	bne.n	800a28a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d01a      	beq.n	800a29e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	3310      	adds	r3, #16
 800a26c:	4618      	mov	r0, r3
 800a26e:	f001 fbbb 	bl	800b9e8 <xTaskRemoveFromEventList>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d012      	beq.n	800a29e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a278:	4b0c      	ldr	r3, [pc, #48]	; (800a2ac <xQueueGenericReset+0xcc>)
 800a27a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a27e:	601a      	str	r2, [r3, #0]
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	f3bf 8f6f 	isb	sy
 800a288:	e009      	b.n	800a29e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	3310      	adds	r3, #16
 800a28e:	4618      	mov	r0, r3
 800a290:	f7ff fef2 	bl	800a078 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	3324      	adds	r3, #36	; 0x24
 800a298:	4618      	mov	r0, r3
 800a29a:	f7ff feed 	bl	800a078 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a29e:	f002 fc01 	bl	800caa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a2a2:	2301      	movs	r3, #1
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	e000ed04 	.word	0xe000ed04

0800a2b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b08e      	sub	sp, #56	; 0x38
 800a2b4:	af02      	add	r7, sp, #8
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	607a      	str	r2, [r7, #4]
 800a2bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10a      	bne.n	800a2da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a2d6:	bf00      	nop
 800a2d8:	e7fe      	b.n	800a2d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d10a      	bne.n	800a2f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a2f2:	bf00      	nop
 800a2f4:	e7fe      	b.n	800a2f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d002      	beq.n	800a302 <xQueueGenericCreateStatic+0x52>
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d001      	beq.n	800a306 <xQueueGenericCreateStatic+0x56>
 800a302:	2301      	movs	r3, #1
 800a304:	e000      	b.n	800a308 <xQueueGenericCreateStatic+0x58>
 800a306:	2300      	movs	r3, #0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10a      	bne.n	800a322 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	623b      	str	r3, [r7, #32]
}
 800a31e:	bf00      	nop
 800a320:	e7fe      	b.n	800a320 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d102      	bne.n	800a32e <xQueueGenericCreateStatic+0x7e>
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d101      	bne.n	800a332 <xQueueGenericCreateStatic+0x82>
 800a32e:	2301      	movs	r3, #1
 800a330:	e000      	b.n	800a334 <xQueueGenericCreateStatic+0x84>
 800a332:	2300      	movs	r3, #0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10a      	bne.n	800a34e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33c:	f383 8811 	msr	BASEPRI, r3
 800a340:	f3bf 8f6f 	isb	sy
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	61fb      	str	r3, [r7, #28]
}
 800a34a:	bf00      	nop
 800a34c:	e7fe      	b.n	800a34c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a34e:	2350      	movs	r3, #80	; 0x50
 800a350:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	2b50      	cmp	r3, #80	; 0x50
 800a356:	d00a      	beq.n	800a36e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a35c:	f383 8811 	msr	BASEPRI, r3
 800a360:	f3bf 8f6f 	isb	sy
 800a364:	f3bf 8f4f 	dsb	sy
 800a368:	61bb      	str	r3, [r7, #24]
}
 800a36a:	bf00      	nop
 800a36c:	e7fe      	b.n	800a36c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a36e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00d      	beq.n	800a396 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a37a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a382:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a388:	9300      	str	r3, [sp, #0]
 800a38a:	4613      	mov	r3, r2
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	68b9      	ldr	r1, [r7, #8]
 800a390:	68f8      	ldr	r0, [r7, #12]
 800a392:	f000 f83f 	bl	800a414 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a398:	4618      	mov	r0, r3
 800a39a:	3730      	adds	r7, #48	; 0x30
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b08a      	sub	sp, #40	; 0x28
 800a3a4:	af02      	add	r7, sp, #8
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10a      	bne.n	800a3ca <xQueueGenericCreate+0x2a>
	__asm volatile
 800a3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b8:	f383 8811 	msr	BASEPRI, r3
 800a3bc:	f3bf 8f6f 	isb	sy
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	613b      	str	r3, [r7, #16]
}
 800a3c6:	bf00      	nop
 800a3c8:	e7fe      	b.n	800a3c8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	fb02 f303 	mul.w	r3, r2, r3
 800a3d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	3350      	adds	r3, #80	; 0x50
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f002 fc55 	bl	800cc88 <pvPortMalloc>
 800a3de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d011      	beq.n	800a40a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a3e6:	69bb      	ldr	r3, [r7, #24]
 800a3e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	3350      	adds	r3, #80	; 0x50
 800a3ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a3f8:	79fa      	ldrb	r2, [r7, #7]
 800a3fa:	69bb      	ldr	r3, [r7, #24]
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	4613      	mov	r3, r2
 800a400:	697a      	ldr	r2, [r7, #20]
 800a402:	68b9      	ldr	r1, [r7, #8]
 800a404:	68f8      	ldr	r0, [r7, #12]
 800a406:	f000 f805 	bl	800a414 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a40a:	69bb      	ldr	r3, [r7, #24]
	}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3720      	adds	r7, #32
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	607a      	str	r2, [r7, #4]
 800a420:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d103      	bne.n	800a430 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a428:	69bb      	ldr	r3, [r7, #24]
 800a42a:	69ba      	ldr	r2, [r7, #24]
 800a42c:	601a      	str	r2, [r3, #0]
 800a42e:	e002      	b.n	800a436 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	687a      	ldr	r2, [r7, #4]
 800a434:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	68fa      	ldr	r2, [r7, #12]
 800a43a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a43c:	69bb      	ldr	r3, [r7, #24]
 800a43e:	68ba      	ldr	r2, [r7, #8]
 800a440:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a442:	2101      	movs	r1, #1
 800a444:	69b8      	ldr	r0, [r7, #24]
 800a446:	f7ff fecb 	bl	800a1e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a44a:	69bb      	ldr	r3, [r7, #24]
 800a44c:	78fa      	ldrb	r2, [r7, #3]
 800a44e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a452:	bf00      	nop
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b082      	sub	sp, #8
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d00e      	beq.n	800a486 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a47a:	2300      	movs	r3, #0
 800a47c:	2200      	movs	r2, #0
 800a47e:	2100      	movs	r1, #0
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 f8a1 	bl	800a5c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a486:	bf00      	nop
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b086      	sub	sp, #24
 800a492:	af00      	add	r7, sp, #0
 800a494:	4603      	mov	r3, r0
 800a496:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a498:	2301      	movs	r3, #1
 800a49a:	617b      	str	r3, [r7, #20]
 800a49c:	2300      	movs	r3, #0
 800a49e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a4a0:	79fb      	ldrb	r3, [r7, #7]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	6939      	ldr	r1, [r7, #16]
 800a4a6:	6978      	ldr	r0, [r7, #20]
 800a4a8:	f7ff ff7a 	bl	800a3a0 <xQueueGenericCreate>
 800a4ac:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a4ae:	68f8      	ldr	r0, [r7, #12]
 800a4b0:	f7ff ffd3 	bl	800a45a <prvInitialiseMutex>

		return xNewQueue;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
	}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3718      	adds	r7, #24
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b088      	sub	sp, #32
 800a4c2:	af02      	add	r7, sp, #8
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	6039      	str	r1, [r7, #0]
 800a4c8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	617b      	str	r3, [r7, #20]
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a4d2:	79fb      	ldrb	r3, [r7, #7]
 800a4d4:	9300      	str	r3, [sp, #0]
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	6939      	ldr	r1, [r7, #16]
 800a4dc:	6978      	ldr	r0, [r7, #20]
 800a4de:	f7ff fee7 	bl	800a2b0 <xQueueGenericCreateStatic>
 800a4e2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f7ff ffb8 	bl	800a45a <prvInitialiseMutex>

		return xNewQueue;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
	}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3718      	adds	r7, #24
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a4f4:	b590      	push	{r4, r7, lr}
 800a4f6:	b087      	sub	sp, #28
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10a      	bne.n	800a51c <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800a506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a50a:	f383 8811 	msr	BASEPRI, r3
 800a50e:	f3bf 8f6f 	isb	sy
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	60fb      	str	r3, [r7, #12]
}
 800a518:	bf00      	nop
 800a51a:	e7fe      	b.n	800a51a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	689c      	ldr	r4, [r3, #8]
 800a520:	f001 fc24 	bl	800bd6c <xTaskGetCurrentTaskHandle>
 800a524:	4603      	mov	r3, r0
 800a526:	429c      	cmp	r4, r3
 800a528:	d111      	bne.n	800a54e <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	1e5a      	subs	r2, r3, #1
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d105      	bne.n	800a548 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a53c:	2300      	movs	r3, #0
 800a53e:	2200      	movs	r2, #0
 800a540:	2100      	movs	r1, #0
 800a542:	6938      	ldr	r0, [r7, #16]
 800a544:	f000 f840 	bl	800a5c8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a548:	2301      	movs	r3, #1
 800a54a:	617b      	str	r3, [r7, #20]
 800a54c:	e001      	b.n	800a552 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a54e:	2300      	movs	r3, #0
 800a550:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a552:	697b      	ldr	r3, [r7, #20]
	}
 800a554:	4618      	mov	r0, r3
 800a556:	371c      	adds	r7, #28
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd90      	pop	{r4, r7, pc}

0800a55c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a55c:	b590      	push	{r4, r7, lr}
 800a55e:	b087      	sub	sp, #28
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d10a      	bne.n	800a586 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	60fb      	str	r3, [r7, #12]
}
 800a582:	bf00      	nop
 800a584:	e7fe      	b.n	800a584 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	689c      	ldr	r4, [r3, #8]
 800a58a:	f001 fbef 	bl	800bd6c <xTaskGetCurrentTaskHandle>
 800a58e:	4603      	mov	r3, r0
 800a590:	429c      	cmp	r4, r3
 800a592:	d107      	bne.n	800a5a4 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	617b      	str	r3, [r7, #20]
 800a5a2:	e00c      	b.n	800a5be <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a5a4:	6839      	ldr	r1, [r7, #0]
 800a5a6:	6938      	ldr	r0, [r7, #16]
 800a5a8:	f000 fa88 	bl	800aabc <xQueueSemaphoreTake>
 800a5ac:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d004      	beq.n	800a5be <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	68db      	ldr	r3, [r3, #12]
 800a5b8:	1c5a      	adds	r2, r3, #1
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a5be:	697b      	ldr	r3, [r7, #20]
	}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	371c      	adds	r7, #28
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd90      	pop	{r4, r7, pc}

0800a5c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b08e      	sub	sp, #56	; 0x38
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	60f8      	str	r0, [r7, #12]
 800a5d0:	60b9      	str	r1, [r7, #8]
 800a5d2:	607a      	str	r2, [r7, #4]
 800a5d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d10a      	bne.n	800a5fa <xQueueGenericSend+0x32>
	__asm volatile
 800a5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e8:	f383 8811 	msr	BASEPRI, r3
 800a5ec:	f3bf 8f6f 	isb	sy
 800a5f0:	f3bf 8f4f 	dsb	sy
 800a5f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a5f6:	bf00      	nop
 800a5f8:	e7fe      	b.n	800a5f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d103      	bne.n	800a608 <xQueueGenericSend+0x40>
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a604:	2b00      	cmp	r3, #0
 800a606:	d101      	bne.n	800a60c <xQueueGenericSend+0x44>
 800a608:	2301      	movs	r3, #1
 800a60a:	e000      	b.n	800a60e <xQueueGenericSend+0x46>
 800a60c:	2300      	movs	r3, #0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d10a      	bne.n	800a628 <xQueueGenericSend+0x60>
	__asm volatile
 800a612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a616:	f383 8811 	msr	BASEPRI, r3
 800a61a:	f3bf 8f6f 	isb	sy
 800a61e:	f3bf 8f4f 	dsb	sy
 800a622:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a624:	bf00      	nop
 800a626:	e7fe      	b.n	800a626 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	2b02      	cmp	r3, #2
 800a62c:	d103      	bne.n	800a636 <xQueueGenericSend+0x6e>
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a632:	2b01      	cmp	r3, #1
 800a634:	d101      	bne.n	800a63a <xQueueGenericSend+0x72>
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <xQueueGenericSend+0x74>
 800a63a:	2300      	movs	r3, #0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10a      	bne.n	800a656 <xQueueGenericSend+0x8e>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	623b      	str	r3, [r7, #32]
}
 800a652:	bf00      	nop
 800a654:	e7fe      	b.n	800a654 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a656:	f001 fb99 	bl	800bd8c <xTaskGetSchedulerState>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d102      	bne.n	800a666 <xQueueGenericSend+0x9e>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <xQueueGenericSend+0xa2>
 800a666:	2301      	movs	r3, #1
 800a668:	e000      	b.n	800a66c <xQueueGenericSend+0xa4>
 800a66a:	2300      	movs	r3, #0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d10a      	bne.n	800a686 <xQueueGenericSend+0xbe>
	__asm volatile
 800a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a674:	f383 8811 	msr	BASEPRI, r3
 800a678:	f3bf 8f6f 	isb	sy
 800a67c:	f3bf 8f4f 	dsb	sy
 800a680:	61fb      	str	r3, [r7, #28]
}
 800a682:	bf00      	nop
 800a684:	e7fe      	b.n	800a684 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a686:	f002 f9dd 	bl	800ca44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a68c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a692:	429a      	cmp	r2, r3
 800a694:	d302      	bcc.n	800a69c <xQueueGenericSend+0xd4>
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	2b02      	cmp	r3, #2
 800a69a:	d129      	bne.n	800a6f0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a69c:	683a      	ldr	r2, [r7, #0]
 800a69e:	68b9      	ldr	r1, [r7, #8]
 800a6a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a6a2:	f000 fb2f 	bl	800ad04 <prvCopyDataToQueue>
 800a6a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d010      	beq.n	800a6d2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b2:	3324      	adds	r3, #36	; 0x24
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	f001 f997 	bl	800b9e8 <xTaskRemoveFromEventList>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d013      	beq.n	800a6e8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a6c0:	4b3f      	ldr	r3, [pc, #252]	; (800a7c0 <xQueueGenericSend+0x1f8>)
 800a6c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6c6:	601a      	str	r2, [r3, #0]
 800a6c8:	f3bf 8f4f 	dsb	sy
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	e00a      	b.n	800a6e8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d007      	beq.n	800a6e8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a6d8:	4b39      	ldr	r3, [pc, #228]	; (800a7c0 <xQueueGenericSend+0x1f8>)
 800a6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6de:	601a      	str	r2, [r3, #0]
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a6e8:	f002 f9dc 	bl	800caa4 <vPortExitCritical>
				return pdPASS;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e063      	b.n	800a7b8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d103      	bne.n	800a6fe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a6f6:	f002 f9d5 	bl	800caa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	e05c      	b.n	800a7b8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a6fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a700:	2b00      	cmp	r3, #0
 800a702:	d106      	bne.n	800a712 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a704:	f107 0314 	add.w	r3, r7, #20
 800a708:	4618      	mov	r0, r3
 800a70a:	f001 f9d1 	bl	800bab0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a70e:	2301      	movs	r3, #1
 800a710:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a712:	f002 f9c7 	bl	800caa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a716:	f000 ff3d 	bl	800b594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a71a:	f002 f993 	bl	800ca44 <vPortEnterCritical>
 800a71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a720:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a724:	b25b      	sxtb	r3, r3
 800a726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a72a:	d103      	bne.n	800a734 <xQueueGenericSend+0x16c>
 800a72c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a736:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a73a:	b25b      	sxtb	r3, r3
 800a73c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a740:	d103      	bne.n	800a74a <xQueueGenericSend+0x182>
 800a742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a744:	2200      	movs	r2, #0
 800a746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a74a:	f002 f9ab 	bl	800caa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a74e:	1d3a      	adds	r2, r7, #4
 800a750:	f107 0314 	add.w	r3, r7, #20
 800a754:	4611      	mov	r1, r2
 800a756:	4618      	mov	r0, r3
 800a758:	f001 f9c0 	bl	800badc <xTaskCheckForTimeOut>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d124      	bne.n	800a7ac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a762:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a764:	f000 fbc6 	bl	800aef4 <prvIsQueueFull>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d018      	beq.n	800a7a0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a76e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a770:	3310      	adds	r3, #16
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	4611      	mov	r1, r2
 800a776:	4618      	mov	r0, r3
 800a778:	f001 f8e6 	bl	800b948 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a77c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a77e:	f000 fb51 	bl	800ae24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a782:	f000 ff15 	bl	800b5b0 <xTaskResumeAll>
 800a786:	4603      	mov	r3, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	f47f af7c 	bne.w	800a686 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a78e:	4b0c      	ldr	r3, [pc, #48]	; (800a7c0 <xQueueGenericSend+0x1f8>)
 800a790:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a794:	601a      	str	r2, [r3, #0]
 800a796:	f3bf 8f4f 	dsb	sy
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	e772      	b.n	800a686 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a7a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7a2:	f000 fb3f 	bl	800ae24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7a6:	f000 ff03 	bl	800b5b0 <xTaskResumeAll>
 800a7aa:	e76c      	b.n	800a686 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a7ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7ae:	f000 fb39 	bl	800ae24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7b2:	f000 fefd 	bl	800b5b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a7b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3738      	adds	r7, #56	; 0x38
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	e000ed04 	.word	0xe000ed04

0800a7c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b090      	sub	sp, #64	; 0x40
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60f8      	str	r0, [r7, #12]
 800a7cc:	60b9      	str	r1, [r7, #8]
 800a7ce:	607a      	str	r2, [r7, #4]
 800a7d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a7d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10a      	bne.n	800a7f2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a7dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e0:	f383 8811 	msr	BASEPRI, r3
 800a7e4:	f3bf 8f6f 	isb	sy
 800a7e8:	f3bf 8f4f 	dsb	sy
 800a7ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a7ee:	bf00      	nop
 800a7f0:	e7fe      	b.n	800a7f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d103      	bne.n	800a800 <xQueueGenericSendFromISR+0x3c>
 800a7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d101      	bne.n	800a804 <xQueueGenericSendFromISR+0x40>
 800a800:	2301      	movs	r3, #1
 800a802:	e000      	b.n	800a806 <xQueueGenericSendFromISR+0x42>
 800a804:	2300      	movs	r3, #0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10a      	bne.n	800a820 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a81c:	bf00      	nop
 800a81e:	e7fe      	b.n	800a81e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	2b02      	cmp	r3, #2
 800a824:	d103      	bne.n	800a82e <xQueueGenericSendFromISR+0x6a>
 800a826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d101      	bne.n	800a832 <xQueueGenericSendFromISR+0x6e>
 800a82e:	2301      	movs	r3, #1
 800a830:	e000      	b.n	800a834 <xQueueGenericSendFromISR+0x70>
 800a832:	2300      	movs	r3, #0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d10a      	bne.n	800a84e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a83c:	f383 8811 	msr	BASEPRI, r3
 800a840:	f3bf 8f6f 	isb	sy
 800a844:	f3bf 8f4f 	dsb	sy
 800a848:	623b      	str	r3, [r7, #32]
}
 800a84a:	bf00      	nop
 800a84c:	e7fe      	b.n	800a84c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a84e:	f002 f9db 	bl	800cc08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a852:	f3ef 8211 	mrs	r2, BASEPRI
 800a856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	61fa      	str	r2, [r7, #28]
 800a868:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a86a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a86c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a86e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a876:	429a      	cmp	r2, r3
 800a878:	d302      	bcc.n	800a880 <xQueueGenericSendFromISR+0xbc>
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	2b02      	cmp	r3, #2
 800a87e:	d12f      	bne.n	800a8e0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a882:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a88a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a88c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a88e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a890:	683a      	ldr	r2, [r7, #0]
 800a892:	68b9      	ldr	r1, [r7, #8]
 800a894:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a896:	f000 fa35 	bl	800ad04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a89a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a89e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8a2:	d112      	bne.n	800a8ca <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d016      	beq.n	800a8da <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ae:	3324      	adds	r3, #36	; 0x24
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f001 f899 	bl	800b9e8 <xTaskRemoveFromEventList>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00e      	beq.n	800a8da <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d00b      	beq.n	800a8da <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	601a      	str	r2, [r3, #0]
 800a8c8:	e007      	b.n	800a8da <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a8ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	b25a      	sxtb	r2, r3
 800a8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a8de:	e001      	b.n	800a8e4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8e6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a8ee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a8f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3740      	adds	r7, #64	; 0x40
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
	...

0800a8fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b08c      	sub	sp, #48	; 0x30
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a908:	2300      	movs	r3, #0
 800a90a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10a      	bne.n	800a92c <xQueueReceive+0x30>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	623b      	str	r3, [r7, #32]
}
 800a928:	bf00      	nop
 800a92a:	e7fe      	b.n	800a92a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d103      	bne.n	800a93a <xQueueReceive+0x3e>
 800a932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a936:	2b00      	cmp	r3, #0
 800a938:	d101      	bne.n	800a93e <xQueueReceive+0x42>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e000      	b.n	800a940 <xQueueReceive+0x44>
 800a93e:	2300      	movs	r3, #0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d10a      	bne.n	800a95a <xQueueReceive+0x5e>
	__asm volatile
 800a944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	61fb      	str	r3, [r7, #28]
}
 800a956:	bf00      	nop
 800a958:	e7fe      	b.n	800a958 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a95a:	f001 fa17 	bl	800bd8c <xTaskGetSchedulerState>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d102      	bne.n	800a96a <xQueueReceive+0x6e>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d101      	bne.n	800a96e <xQueueReceive+0x72>
 800a96a:	2301      	movs	r3, #1
 800a96c:	e000      	b.n	800a970 <xQueueReceive+0x74>
 800a96e:	2300      	movs	r3, #0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10a      	bne.n	800a98a <xQueueReceive+0x8e>
	__asm volatile
 800a974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a978:	f383 8811 	msr	BASEPRI, r3
 800a97c:	f3bf 8f6f 	isb	sy
 800a980:	f3bf 8f4f 	dsb	sy
 800a984:	61bb      	str	r3, [r7, #24]
}
 800a986:	bf00      	nop
 800a988:	e7fe      	b.n	800a988 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a98a:	f002 f85b 	bl	800ca44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a992:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a996:	2b00      	cmp	r3, #0
 800a998:	d01f      	beq.n	800a9da <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a99a:	68b9      	ldr	r1, [r7, #8]
 800a99c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a99e:	f000 fa1b 	bl	800add8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a4:	1e5a      	subs	r2, r3, #1
 800a9a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ac:	691b      	ldr	r3, [r3, #16]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d00f      	beq.n	800a9d2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b4:	3310      	adds	r3, #16
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f001 f816 	bl	800b9e8 <xTaskRemoveFromEventList>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d007      	beq.n	800a9d2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a9c2:	4b3d      	ldr	r3, [pc, #244]	; (800aab8 <xQueueReceive+0x1bc>)
 800a9c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9c8:	601a      	str	r2, [r3, #0]
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a9d2:	f002 f867 	bl	800caa4 <vPortExitCritical>
				return pdPASS;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	e069      	b.n	800aaae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d103      	bne.n	800a9e8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9e0:	f002 f860 	bl	800caa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	e062      	b.n	800aaae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d106      	bne.n	800a9fc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9ee:	f107 0310 	add.w	r3, r7, #16
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f001 f85c 	bl	800bab0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9fc:	f002 f852 	bl	800caa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa00:	f000 fdc8 	bl	800b594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa04:	f002 f81e 	bl	800ca44 <vPortEnterCritical>
 800aa08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa0e:	b25b      	sxtb	r3, r3
 800aa10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa14:	d103      	bne.n	800aa1e <xQueueReceive+0x122>
 800aa16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa24:	b25b      	sxtb	r3, r3
 800aa26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa2a:	d103      	bne.n	800aa34 <xQueueReceive+0x138>
 800aa2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa34:	f002 f836 	bl	800caa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa38:	1d3a      	adds	r2, r7, #4
 800aa3a:	f107 0310 	add.w	r3, r7, #16
 800aa3e:	4611      	mov	r1, r2
 800aa40:	4618      	mov	r0, r3
 800aa42:	f001 f84b 	bl	800badc <xTaskCheckForTimeOut>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d123      	bne.n	800aa94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa4e:	f000 fa3b 	bl	800aec8 <prvIsQueueEmpty>
 800aa52:	4603      	mov	r3, r0
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d017      	beq.n	800aa88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5a:	3324      	adds	r3, #36	; 0x24
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	4611      	mov	r1, r2
 800aa60:	4618      	mov	r0, r3
 800aa62:	f000 ff71 	bl	800b948 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa68:	f000 f9dc 	bl	800ae24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa6c:	f000 fda0 	bl	800b5b0 <xTaskResumeAll>
 800aa70:	4603      	mov	r3, r0
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d189      	bne.n	800a98a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800aa76:	4b10      	ldr	r3, [pc, #64]	; (800aab8 <xQueueReceive+0x1bc>)
 800aa78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	f3bf 8f6f 	isb	sy
 800aa86:	e780      	b.n	800a98a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aa88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa8a:	f000 f9cb 	bl	800ae24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa8e:	f000 fd8f 	bl	800b5b0 <xTaskResumeAll>
 800aa92:	e77a      	b.n	800a98a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aa94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa96:	f000 f9c5 	bl	800ae24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa9a:	f000 fd89 	bl	800b5b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaa0:	f000 fa12 	bl	800aec8 <prvIsQueueEmpty>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f43f af6f 	beq.w	800a98a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aaac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3730      	adds	r7, #48	; 0x30
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	e000ed04 	.word	0xe000ed04

0800aabc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b08e      	sub	sp, #56	; 0x38
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800aac6:	2300      	movs	r3, #0
 800aac8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800aace:	2300      	movs	r3, #0
 800aad0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d10a      	bne.n	800aaee <xQueueSemaphoreTake+0x32>
	__asm volatile
 800aad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	623b      	str	r3, [r7, #32]
}
 800aaea:	bf00      	nop
 800aaec:	e7fe      	b.n	800aaec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aaee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d00a      	beq.n	800ab0c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800aaf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafa:	f383 8811 	msr	BASEPRI, r3
 800aafe:	f3bf 8f6f 	isb	sy
 800ab02:	f3bf 8f4f 	dsb	sy
 800ab06:	61fb      	str	r3, [r7, #28]
}
 800ab08:	bf00      	nop
 800ab0a:	e7fe      	b.n	800ab0a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab0c:	f001 f93e 	bl	800bd8c <xTaskGetSchedulerState>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d102      	bne.n	800ab1c <xQueueSemaphoreTake+0x60>
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d101      	bne.n	800ab20 <xQueueSemaphoreTake+0x64>
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	e000      	b.n	800ab22 <xQueueSemaphoreTake+0x66>
 800ab20:	2300      	movs	r3, #0
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d10a      	bne.n	800ab3c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ab26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2a:	f383 8811 	msr	BASEPRI, r3
 800ab2e:	f3bf 8f6f 	isb	sy
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	61bb      	str	r3, [r7, #24]
}
 800ab38:	bf00      	nop
 800ab3a:	e7fe      	b.n	800ab3a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab3c:	f001 ff82 	bl	800ca44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ab40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab44:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ab46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d024      	beq.n	800ab96 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ab4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab4e:	1e5a      	subs	r2, r3, #1
 800ab50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab52:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d104      	bne.n	800ab66 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ab5c:	f001 fa8c 	bl	800c078 <pvTaskIncrementMutexHeldCount>
 800ab60:	4602      	mov	r2, r0
 800ab62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab64:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab68:	691b      	ldr	r3, [r3, #16]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00f      	beq.n	800ab8e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab70:	3310      	adds	r3, #16
 800ab72:	4618      	mov	r0, r3
 800ab74:	f000 ff38 	bl	800b9e8 <xTaskRemoveFromEventList>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d007      	beq.n	800ab8e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab7e:	4b54      	ldr	r3, [pc, #336]	; (800acd0 <xQueueSemaphoreTake+0x214>)
 800ab80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab84:	601a      	str	r2, [r3, #0]
 800ab86:	f3bf 8f4f 	dsb	sy
 800ab8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab8e:	f001 ff89 	bl	800caa4 <vPortExitCritical>
				return pdPASS;
 800ab92:	2301      	movs	r3, #1
 800ab94:	e097      	b.n	800acc6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d111      	bne.n	800abc0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ab9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d00a      	beq.n	800abb8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800aba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aba6:	f383 8811 	msr	BASEPRI, r3
 800abaa:	f3bf 8f6f 	isb	sy
 800abae:	f3bf 8f4f 	dsb	sy
 800abb2:	617b      	str	r3, [r7, #20]
}
 800abb4:	bf00      	nop
 800abb6:	e7fe      	b.n	800abb6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800abb8:	f001 ff74 	bl	800caa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800abbc:	2300      	movs	r3, #0
 800abbe:	e082      	b.n	800acc6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800abc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d106      	bne.n	800abd4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800abc6:	f107 030c 	add.w	r3, r7, #12
 800abca:	4618      	mov	r0, r3
 800abcc:	f000 ff70 	bl	800bab0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800abd0:	2301      	movs	r3, #1
 800abd2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800abd4:	f001 ff66 	bl	800caa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800abd8:	f000 fcdc 	bl	800b594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800abdc:	f001 ff32 	bl	800ca44 <vPortEnterCritical>
 800abe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abe6:	b25b      	sxtb	r3, r3
 800abe8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abec:	d103      	bne.n	800abf6 <xQueueSemaphoreTake+0x13a>
 800abee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abf0:	2200      	movs	r2, #0
 800abf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abfc:	b25b      	sxtb	r3, r3
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac02:	d103      	bne.n	800ac0c <xQueueSemaphoreTake+0x150>
 800ac04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac0c:	f001 ff4a 	bl	800caa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac10:	463a      	mov	r2, r7
 800ac12:	f107 030c 	add.w	r3, r7, #12
 800ac16:	4611      	mov	r1, r2
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f000 ff5f 	bl	800badc <xTaskCheckForTimeOut>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d132      	bne.n	800ac8a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac26:	f000 f94f 	bl	800aec8 <prvIsQueueEmpty>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d026      	beq.n	800ac7e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d109      	bne.n	800ac4c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800ac38:	f001 ff04 	bl	800ca44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	4618      	mov	r0, r3
 800ac42:	f001 f8c1 	bl	800bdc8 <xTaskPriorityInherit>
 800ac46:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ac48:	f001 ff2c 	bl	800caa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ac4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac4e:	3324      	adds	r3, #36	; 0x24
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	4611      	mov	r1, r2
 800ac54:	4618      	mov	r0, r3
 800ac56:	f000 fe77 	bl	800b948 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ac5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac5c:	f000 f8e2 	bl	800ae24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac60:	f000 fca6 	bl	800b5b0 <xTaskResumeAll>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f47f af68 	bne.w	800ab3c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800ac6c:	4b18      	ldr	r3, [pc, #96]	; (800acd0 <xQueueSemaphoreTake+0x214>)
 800ac6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac72:	601a      	str	r2, [r3, #0]
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	f3bf 8f6f 	isb	sy
 800ac7c:	e75e      	b.n	800ab3c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ac7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac80:	f000 f8d0 	bl	800ae24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac84:	f000 fc94 	bl	800b5b0 <xTaskResumeAll>
 800ac88:	e758      	b.n	800ab3c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ac8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac8c:	f000 f8ca 	bl	800ae24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac90:	f000 fc8e 	bl	800b5b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac96:	f000 f917 	bl	800aec8 <prvIsQueueEmpty>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f43f af4d 	beq.w	800ab3c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d00d      	beq.n	800acc4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800aca8:	f001 fecc 	bl	800ca44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800acac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800acae:	f000 f811 	bl	800acd4 <prvGetDisinheritPriorityAfterTimeout>
 800acb2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800acb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800acba:	4618      	mov	r0, r3
 800acbc:	f001 f95a 	bl	800bf74 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800acc0:	f001 fef0 	bl	800caa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800acc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3738      	adds	r7, #56	; 0x38
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	e000ed04 	.word	0xe000ed04

0800acd4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d006      	beq.n	800acf2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800acee:	60fb      	str	r3, [r7, #12]
 800acf0:	e001      	b.n	800acf6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800acf2:	2300      	movs	r3, #0
 800acf4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800acf6:	68fb      	ldr	r3, [r7, #12]
	}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3714      	adds	r7, #20
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr

0800ad04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b086      	sub	sp, #24
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ad10:	2300      	movs	r3, #0
 800ad12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10d      	bne.n	800ad3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d14d      	bne.n	800adc6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	689b      	ldr	r3, [r3, #8]
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f001 f8b2 	bl	800be98 <xTaskPriorityDisinherit>
 800ad34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	609a      	str	r2, [r3, #8]
 800ad3c:	e043      	b.n	800adc6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d119      	bne.n	800ad78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6858      	ldr	r0, [r3, #4]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	68b9      	ldr	r1, [r7, #8]
 800ad50:	f002 f9b0 	bl	800d0b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	685a      	ldr	r2, [r3, #4]
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad5c:	441a      	add	r2, r3
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	685a      	ldr	r2, [r3, #4]
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d32b      	bcc.n	800adc6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	605a      	str	r2, [r3, #4]
 800ad76:	e026      	b.n	800adc6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	68d8      	ldr	r0, [r3, #12]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad80:	461a      	mov	r2, r3
 800ad82:	68b9      	ldr	r1, [r7, #8]
 800ad84:	f002 f996 	bl	800d0b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	68da      	ldr	r2, [r3, #12]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad90:	425b      	negs	r3, r3
 800ad92:	441a      	add	r2, r3
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	68da      	ldr	r2, [r3, #12]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d207      	bcs.n	800adb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	689a      	ldr	r2, [r3, #8]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adac:	425b      	negs	r3, r3
 800adae:	441a      	add	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	d105      	bne.n	800adc6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d002      	beq.n	800adc6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	3b01      	subs	r3, #1
 800adc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	1c5a      	adds	r2, r3, #1
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800adce:	697b      	ldr	r3, [r7, #20]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3718      	adds	r7, #24
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d018      	beq.n	800ae1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	68da      	ldr	r2, [r3, #12]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adf2:	441a      	add	r2, r3
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	68da      	ldr	r2, [r3, #12]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d303      	bcc.n	800ae0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	68d9      	ldr	r1, [r3, #12]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae14:	461a      	mov	r2, r3
 800ae16:	6838      	ldr	r0, [r7, #0]
 800ae18:	f002 f94c 	bl	800d0b4 <memcpy>
	}
}
 800ae1c:	bf00      	nop
 800ae1e:	3708      	adds	r7, #8
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ae2c:	f001 fe0a 	bl	800ca44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae38:	e011      	b.n	800ae5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d012      	beq.n	800ae68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	3324      	adds	r3, #36	; 0x24
 800ae46:	4618      	mov	r0, r3
 800ae48:	f000 fdce 	bl	800b9e8 <xTaskRemoveFromEventList>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d001      	beq.n	800ae56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ae52:	f000 fea5 	bl	800bba0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ae56:	7bfb      	ldrb	r3, [r7, #15]
 800ae58:	3b01      	subs	r3, #1
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	dce9      	bgt.n	800ae3a <prvUnlockQueue+0x16>
 800ae66:	e000      	b.n	800ae6a <prvUnlockQueue+0x46>
					break;
 800ae68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	22ff      	movs	r2, #255	; 0xff
 800ae6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae72:	f001 fe17 	bl	800caa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae76:	f001 fde5 	bl	800ca44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae82:	e011      	b.n	800aea8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	691b      	ldr	r3, [r3, #16]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d012      	beq.n	800aeb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	3310      	adds	r3, #16
 800ae90:	4618      	mov	r0, r3
 800ae92:	f000 fda9 	bl	800b9e8 <xTaskRemoveFromEventList>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d001      	beq.n	800aea0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ae9c:	f000 fe80 	bl	800bba0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aea0:	7bbb      	ldrb	r3, [r7, #14]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aea8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	dce9      	bgt.n	800ae84 <prvUnlockQueue+0x60>
 800aeb0:	e000      	b.n	800aeb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aeb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	22ff      	movs	r2, #255	; 0xff
 800aeb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800aebc:	f001 fdf2 	bl	800caa4 <vPortExitCritical>
}
 800aec0:	bf00      	nop
 800aec2:	3710      	adds	r7, #16
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aed0:	f001 fdb8 	bl	800ca44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d102      	bne.n	800aee2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aedc:	2301      	movs	r3, #1
 800aede:	60fb      	str	r3, [r7, #12]
 800aee0:	e001      	b.n	800aee6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800aee2:	2300      	movs	r3, #0
 800aee4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aee6:	f001 fddd 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800aeea:	68fb      	ldr	r3, [r7, #12]
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aefc:	f001 fda2 	bl	800ca44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af08:	429a      	cmp	r2, r3
 800af0a:	d102      	bne.n	800af12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800af0c:	2301      	movs	r3, #1
 800af0e:	60fb      	str	r3, [r7, #12]
 800af10:	e001      	b.n	800af16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800af12:	2300      	movs	r3, #0
 800af14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af16:	f001 fdc5 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800af1a:	68fb      	ldr	r3, [r7, #12]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af2e:	2300      	movs	r3, #0
 800af30:	60fb      	str	r3, [r7, #12]
 800af32:	e014      	b.n	800af5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800af34:	4a0f      	ldr	r2, [pc, #60]	; (800af74 <vQueueAddToRegistry+0x50>)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d10b      	bne.n	800af58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800af40:	490c      	ldr	r1, [pc, #48]	; (800af74 <vQueueAddToRegistry+0x50>)
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	683a      	ldr	r2, [r7, #0]
 800af46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800af4a:	4a0a      	ldr	r2, [pc, #40]	; (800af74 <vQueueAddToRegistry+0x50>)
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	00db      	lsls	r3, r3, #3
 800af50:	4413      	add	r3, r2
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800af56:	e006      	b.n	800af66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	3301      	adds	r3, #1
 800af5c:	60fb      	str	r3, [r7, #12]
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b07      	cmp	r3, #7
 800af62:	d9e7      	bls.n	800af34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800af64:	bf00      	nop
 800af66:	bf00      	nop
 800af68:	3714      	adds	r7, #20
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
 800af72:	bf00      	nop
 800af74:	20002b40 	.word	0x20002b40

0800af78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b086      	sub	sp, #24
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800af88:	f001 fd5c 	bl	800ca44 <vPortEnterCritical>
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af92:	b25b      	sxtb	r3, r3
 800af94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af98:	d103      	bne.n	800afa2 <vQueueWaitForMessageRestricted+0x2a>
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afa2:	697b      	ldr	r3, [r7, #20]
 800afa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afa8:	b25b      	sxtb	r3, r3
 800afaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800afae:	d103      	bne.n	800afb8 <vQueueWaitForMessageRestricted+0x40>
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	2200      	movs	r2, #0
 800afb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afb8:	f001 fd74 	bl	800caa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d106      	bne.n	800afd2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	3324      	adds	r3, #36	; 0x24
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	68b9      	ldr	r1, [r7, #8]
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 fcdf 	bl	800b990 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800afd2:	6978      	ldr	r0, [r7, #20]
 800afd4:	f7ff ff26 	bl	800ae24 <prvUnlockQueue>
	}
 800afd8:	bf00      	nop
 800afda:	3718      	adds	r7, #24
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b08e      	sub	sp, #56	; 0x38
 800afe4:	af04      	add	r7, sp, #16
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	607a      	str	r2, [r7, #4]
 800afec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800afee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d10a      	bne.n	800b00a <xTaskCreateStatic+0x2a>
	__asm volatile
 800aff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff8:	f383 8811 	msr	BASEPRI, r3
 800affc:	f3bf 8f6f 	isb	sy
 800b000:	f3bf 8f4f 	dsb	sy
 800b004:	623b      	str	r3, [r7, #32]
}
 800b006:	bf00      	nop
 800b008:	e7fe      	b.n	800b008 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b00a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d10a      	bne.n	800b026 <xTaskCreateStatic+0x46>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	61fb      	str	r3, [r7, #28]
}
 800b022:	bf00      	nop
 800b024:	e7fe      	b.n	800b024 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b026:	23bc      	movs	r3, #188	; 0xbc
 800b028:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	2bbc      	cmp	r3, #188	; 0xbc
 800b02e:	d00a      	beq.n	800b046 <xTaskCreateStatic+0x66>
	__asm volatile
 800b030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b034:	f383 8811 	msr	BASEPRI, r3
 800b038:	f3bf 8f6f 	isb	sy
 800b03c:	f3bf 8f4f 	dsb	sy
 800b040:	61bb      	str	r3, [r7, #24]
}
 800b042:	bf00      	nop
 800b044:	e7fe      	b.n	800b044 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b046:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d01e      	beq.n	800b08c <xTaskCreateStatic+0xac>
 800b04e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b050:	2b00      	cmp	r3, #0
 800b052:	d01b      	beq.n	800b08c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b056:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b05a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b05c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b060:	2202      	movs	r2, #2
 800b062:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b066:	2300      	movs	r3, #0
 800b068:	9303      	str	r3, [sp, #12]
 800b06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b06c:	9302      	str	r3, [sp, #8]
 800b06e:	f107 0314 	add.w	r3, r7, #20
 800b072:	9301      	str	r3, [sp, #4]
 800b074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	68b9      	ldr	r1, [r7, #8]
 800b07e:	68f8      	ldr	r0, [r7, #12]
 800b080:	f000 f850 	bl	800b124 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b084:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b086:	f000 f8f3 	bl	800b270 <prvAddNewTaskToReadyList>
 800b08a:	e001      	b.n	800b090 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b08c:	2300      	movs	r3, #0
 800b08e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b090:	697b      	ldr	r3, [r7, #20]
	}
 800b092:	4618      	mov	r0, r3
 800b094:	3728      	adds	r7, #40	; 0x28
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}

0800b09a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b09a:	b580      	push	{r7, lr}
 800b09c:	b08c      	sub	sp, #48	; 0x30
 800b09e:	af04      	add	r7, sp, #16
 800b0a0:	60f8      	str	r0, [r7, #12]
 800b0a2:	60b9      	str	r1, [r7, #8]
 800b0a4:	603b      	str	r3, [r7, #0]
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b0aa:	88fb      	ldrh	r3, [r7, #6]
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f001 fdea 	bl	800cc88 <pvPortMalloc>
 800b0b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d00e      	beq.n	800b0da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b0bc:	20bc      	movs	r0, #188	; 0xbc
 800b0be:	f001 fde3 	bl	800cc88 <pvPortMalloc>
 800b0c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b0c4:	69fb      	ldr	r3, [r7, #28]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d003      	beq.n	800b0d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b0ca:	69fb      	ldr	r3, [r7, #28]
 800b0cc:	697a      	ldr	r2, [r7, #20]
 800b0ce:	631a      	str	r2, [r3, #48]	; 0x30
 800b0d0:	e005      	b.n	800b0de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b0d2:	6978      	ldr	r0, [r7, #20]
 800b0d4:	f001 fea4 	bl	800ce20 <vPortFree>
 800b0d8:	e001      	b.n	800b0de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b0de:	69fb      	ldr	r3, [r7, #28]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d017      	beq.n	800b114 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b0ec:	88fa      	ldrh	r2, [r7, #6]
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	9303      	str	r3, [sp, #12]
 800b0f2:	69fb      	ldr	r3, [r7, #28]
 800b0f4:	9302      	str	r3, [sp, #8]
 800b0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0f8:	9301      	str	r3, [sp, #4]
 800b0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	68b9      	ldr	r1, [r7, #8]
 800b102:	68f8      	ldr	r0, [r7, #12]
 800b104:	f000 f80e 	bl	800b124 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b108:	69f8      	ldr	r0, [r7, #28]
 800b10a:	f000 f8b1 	bl	800b270 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b10e:	2301      	movs	r3, #1
 800b110:	61bb      	str	r3, [r7, #24]
 800b112:	e002      	b.n	800b11a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b114:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b118:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b11a:	69bb      	ldr	r3, [r7, #24]
	}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3720      	adds	r7, #32
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b088      	sub	sp, #32
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
 800b130:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b134:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	461a      	mov	r2, r3
 800b13c:	21a5      	movs	r1, #165	; 0xa5
 800b13e:	f001 ffc7 	bl	800d0d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b144:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b14c:	3b01      	subs	r3, #1
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b154:	69bb      	ldr	r3, [r7, #24]
 800b156:	f023 0307 	bic.w	r3, r3, #7
 800b15a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	f003 0307 	and.w	r3, r3, #7
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00a      	beq.n	800b17c <prvInitialiseNewTask+0x58>
	__asm volatile
 800b166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b16a:	f383 8811 	msr	BASEPRI, r3
 800b16e:	f3bf 8f6f 	isb	sy
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	617b      	str	r3, [r7, #20]
}
 800b178:	bf00      	nop
 800b17a:	e7fe      	b.n	800b17a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d01f      	beq.n	800b1c2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b182:	2300      	movs	r3, #0
 800b184:	61fb      	str	r3, [r7, #28]
 800b186:	e012      	b.n	800b1ae <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b188:	68ba      	ldr	r2, [r7, #8]
 800b18a:	69fb      	ldr	r3, [r7, #28]
 800b18c:	4413      	add	r3, r2
 800b18e:	7819      	ldrb	r1, [r3, #0]
 800b190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	4413      	add	r3, r2
 800b196:	3334      	adds	r3, #52	; 0x34
 800b198:	460a      	mov	r2, r1
 800b19a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	4413      	add	r3, r2
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d006      	beq.n	800b1b6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b1a8:	69fb      	ldr	r3, [r7, #28]
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	61fb      	str	r3, [r7, #28]
 800b1ae:	69fb      	ldr	r3, [r7, #28]
 800b1b0:	2b0f      	cmp	r3, #15
 800b1b2:	d9e9      	bls.n	800b188 <prvInitialiseNewTask+0x64>
 800b1b4:	e000      	b.n	800b1b8 <prvInitialiseNewTask+0x94>
			{
				break;
 800b1b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b1c0:	e003      	b.n	800b1ca <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1cc:	2b37      	cmp	r3, #55	; 0x37
 800b1ce:	d901      	bls.n	800b1d4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b1d0:	2337      	movs	r3, #55	; 0x37
 800b1d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1de:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b1e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e8:	3304      	adds	r3, #4
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7fe ff64 	bl	800a0b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1f2:	3318      	adds	r3, #24
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f7fe ff5f 	bl	800a0b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b202:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b208:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b20c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b20e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b212:	2200      	movs	r2, #0
 800b214:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b21a:	2200      	movs	r2, #0
 800b21c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b222:	3354      	adds	r3, #84	; 0x54
 800b224:	2260      	movs	r2, #96	; 0x60
 800b226:	2100      	movs	r1, #0
 800b228:	4618      	mov	r0, r3
 800b22a:	f001 ff51 	bl	800d0d0 <memset>
 800b22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b230:	4a0c      	ldr	r2, [pc, #48]	; (800b264 <prvInitialiseNewTask+0x140>)
 800b232:	659a      	str	r2, [r3, #88]	; 0x58
 800b234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b236:	4a0c      	ldr	r2, [pc, #48]	; (800b268 <prvInitialiseNewTask+0x144>)
 800b238:	65da      	str	r2, [r3, #92]	; 0x5c
 800b23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b23c:	4a0b      	ldr	r2, [pc, #44]	; (800b26c <prvInitialiseNewTask+0x148>)
 800b23e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b240:	683a      	ldr	r2, [r7, #0]
 800b242:	68f9      	ldr	r1, [r7, #12]
 800b244:	69b8      	ldr	r0, [r7, #24]
 800b246:	f001 facd 	bl	800c7e4 <pxPortInitialiseStack>
 800b24a:	4602      	mov	r2, r0
 800b24c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b24e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b252:	2b00      	cmp	r3, #0
 800b254:	d002      	beq.n	800b25c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b258:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b25a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b25c:	bf00      	nop
 800b25e:	3720      	adds	r7, #32
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	0800f740 	.word	0x0800f740
 800b268:	0800f760 	.word	0x0800f760
 800b26c:	0800f720 	.word	0x0800f720

0800b270 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b278:	f001 fbe4 	bl	800ca44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b27c:	4b2d      	ldr	r3, [pc, #180]	; (800b334 <prvAddNewTaskToReadyList+0xc4>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	3301      	adds	r3, #1
 800b282:	4a2c      	ldr	r2, [pc, #176]	; (800b334 <prvAddNewTaskToReadyList+0xc4>)
 800b284:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b286:	4b2c      	ldr	r3, [pc, #176]	; (800b338 <prvAddNewTaskToReadyList+0xc8>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d109      	bne.n	800b2a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b28e:	4a2a      	ldr	r2, [pc, #168]	; (800b338 <prvAddNewTaskToReadyList+0xc8>)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b294:	4b27      	ldr	r3, [pc, #156]	; (800b334 <prvAddNewTaskToReadyList+0xc4>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d110      	bne.n	800b2be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b29c:	f000 fca4 	bl	800bbe8 <prvInitialiseTaskLists>
 800b2a0:	e00d      	b.n	800b2be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b2a2:	4b26      	ldr	r3, [pc, #152]	; (800b33c <prvAddNewTaskToReadyList+0xcc>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d109      	bne.n	800b2be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b2aa:	4b23      	ldr	r3, [pc, #140]	; (800b338 <prvAddNewTaskToReadyList+0xc8>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d802      	bhi.n	800b2be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b2b8:	4a1f      	ldr	r2, [pc, #124]	; (800b338 <prvAddNewTaskToReadyList+0xc8>)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b2be:	4b20      	ldr	r3, [pc, #128]	; (800b340 <prvAddNewTaskToReadyList+0xd0>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	4a1e      	ldr	r2, [pc, #120]	; (800b340 <prvAddNewTaskToReadyList+0xd0>)
 800b2c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b2c8:	4b1d      	ldr	r3, [pc, #116]	; (800b340 <prvAddNewTaskToReadyList+0xd0>)
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2d4:	4b1b      	ldr	r3, [pc, #108]	; (800b344 <prvAddNewTaskToReadyList+0xd4>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d903      	bls.n	800b2e4 <prvAddNewTaskToReadyList+0x74>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2e0:	4a18      	ldr	r2, [pc, #96]	; (800b344 <prvAddNewTaskToReadyList+0xd4>)
 800b2e2:	6013      	str	r3, [r2, #0]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2e8:	4613      	mov	r3, r2
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	4413      	add	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	4a15      	ldr	r2, [pc, #84]	; (800b348 <prvAddNewTaskToReadyList+0xd8>)
 800b2f2:	441a      	add	r2, r3
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	3304      	adds	r3, #4
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	4610      	mov	r0, r2
 800b2fc:	f7fe fee9 	bl	800a0d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b300:	f001 fbd0 	bl	800caa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b304:	4b0d      	ldr	r3, [pc, #52]	; (800b33c <prvAddNewTaskToReadyList+0xcc>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00e      	beq.n	800b32a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b30c:	4b0a      	ldr	r3, [pc, #40]	; (800b338 <prvAddNewTaskToReadyList+0xc8>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b316:	429a      	cmp	r2, r3
 800b318:	d207      	bcs.n	800b32a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b31a:	4b0c      	ldr	r3, [pc, #48]	; (800b34c <prvAddNewTaskToReadyList+0xdc>)
 800b31c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b320:	601a      	str	r2, [r3, #0]
 800b322:	f3bf 8f4f 	dsb	sy
 800b326:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b32a:	bf00      	nop
 800b32c:	3708      	adds	r7, #8
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	20003054 	.word	0x20003054
 800b338:	20002b80 	.word	0x20002b80
 800b33c:	20003060 	.word	0x20003060
 800b340:	20003070 	.word	0x20003070
 800b344:	2000305c 	.word	0x2000305c
 800b348:	20002b84 	.word	0x20002b84
 800b34c:	e000ed04 	.word	0xe000ed04

0800b350 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b350:	b580      	push	{r7, lr}
 800b352:	b08a      	sub	sp, #40	; 0x28
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b35a:	2300      	movs	r3, #0
 800b35c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d10a      	bne.n	800b37a <vTaskDelayUntil+0x2a>
	__asm volatile
 800b364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b368:	f383 8811 	msr	BASEPRI, r3
 800b36c:	f3bf 8f6f 	isb	sy
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	617b      	str	r3, [r7, #20]
}
 800b376:	bf00      	nop
 800b378:	e7fe      	b.n	800b378 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d10a      	bne.n	800b396 <vTaskDelayUntil+0x46>
	__asm volatile
 800b380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b384:	f383 8811 	msr	BASEPRI, r3
 800b388:	f3bf 8f6f 	isb	sy
 800b38c:	f3bf 8f4f 	dsb	sy
 800b390:	613b      	str	r3, [r7, #16]
}
 800b392:	bf00      	nop
 800b394:	e7fe      	b.n	800b394 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800b396:	4b2a      	ldr	r3, [pc, #168]	; (800b440 <vTaskDelayUntil+0xf0>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00a      	beq.n	800b3b4 <vTaskDelayUntil+0x64>
	__asm volatile
 800b39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a2:	f383 8811 	msr	BASEPRI, r3
 800b3a6:	f3bf 8f6f 	isb	sy
 800b3aa:	f3bf 8f4f 	dsb	sy
 800b3ae:	60fb      	str	r3, [r7, #12]
}
 800b3b0:	bf00      	nop
 800b3b2:	e7fe      	b.n	800b3b2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800b3b4:	f000 f8ee 	bl	800b594 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b3b8:	4b22      	ldr	r3, [pc, #136]	; (800b444 <vTaskDelayUntil+0xf4>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	683a      	ldr	r2, [r7, #0]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	6a3a      	ldr	r2, [r7, #32]
 800b3ce:	429a      	cmp	r2, r3
 800b3d0:	d20b      	bcs.n	800b3ea <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	69fa      	ldr	r2, [r7, #28]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d211      	bcs.n	800b400 <vTaskDelayUntil+0xb0>
 800b3dc:	69fa      	ldr	r2, [r7, #28]
 800b3de:	6a3b      	ldr	r3, [r7, #32]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d90d      	bls.n	800b400 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	627b      	str	r3, [r7, #36]	; 0x24
 800b3e8:	e00a      	b.n	800b400 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	69fa      	ldr	r2, [r7, #28]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d303      	bcc.n	800b3fc <vTaskDelayUntil+0xac>
 800b3f4:	69fa      	ldr	r2, [r7, #28]
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d901      	bls.n	800b400 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	69fa      	ldr	r2, [r7, #28]
 800b404:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d006      	beq.n	800b41a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b40c:	69fa      	ldr	r2, [r7, #28]
 800b40e:	6a3b      	ldr	r3, [r7, #32]
 800b410:	1ad3      	subs	r3, r2, r3
 800b412:	2100      	movs	r1, #0
 800b414:	4618      	mov	r0, r3
 800b416:	f000 fe43 	bl	800c0a0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b41a:	f000 f8c9 	bl	800b5b0 <xTaskResumeAll>
 800b41e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d107      	bne.n	800b436 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800b426:	4b08      	ldr	r3, [pc, #32]	; (800b448 <vTaskDelayUntil+0xf8>)
 800b428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b42c:	601a      	str	r2, [r3, #0]
 800b42e:	f3bf 8f4f 	dsb	sy
 800b432:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b436:	bf00      	nop
 800b438:	3728      	adds	r7, #40	; 0x28
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
 800b43e:	bf00      	nop
 800b440:	2000307c 	.word	0x2000307c
 800b444:	20003058 	.word	0x20003058
 800b448:	e000ed04 	.word	0xe000ed04

0800b44c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b084      	sub	sp, #16
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b454:	2300      	movs	r3, #0
 800b456:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d017      	beq.n	800b48e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b45e:	4b13      	ldr	r3, [pc, #76]	; (800b4ac <vTaskDelay+0x60>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d00a      	beq.n	800b47c <vTaskDelay+0x30>
	__asm volatile
 800b466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b46a:	f383 8811 	msr	BASEPRI, r3
 800b46e:	f3bf 8f6f 	isb	sy
 800b472:	f3bf 8f4f 	dsb	sy
 800b476:	60bb      	str	r3, [r7, #8]
}
 800b478:	bf00      	nop
 800b47a:	e7fe      	b.n	800b47a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b47c:	f000 f88a 	bl	800b594 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b480:	2100      	movs	r1, #0
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f000 fe0c 	bl	800c0a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b488:	f000 f892 	bl	800b5b0 <xTaskResumeAll>
 800b48c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d107      	bne.n	800b4a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b494:	4b06      	ldr	r3, [pc, #24]	; (800b4b0 <vTaskDelay+0x64>)
 800b496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b49a:	601a      	str	r2, [r3, #0]
 800b49c:	f3bf 8f4f 	dsb	sy
 800b4a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b4a4:	bf00      	nop
 800b4a6:	3710      	adds	r7, #16
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}
 800b4ac:	2000307c 	.word	0x2000307c
 800b4b0:	e000ed04 	.word	0xe000ed04

0800b4b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b08a      	sub	sp, #40	; 0x28
 800b4b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b4c2:	463a      	mov	r2, r7
 800b4c4:	1d39      	adds	r1, r7, #4
 800b4c6:	f107 0308 	add.w	r3, r7, #8
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fe fda0 	bl	800a010 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b4d0:	6839      	ldr	r1, [r7, #0]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	68ba      	ldr	r2, [r7, #8]
 800b4d6:	9202      	str	r2, [sp, #8]
 800b4d8:	9301      	str	r3, [sp, #4]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	460a      	mov	r2, r1
 800b4e2:	4924      	ldr	r1, [pc, #144]	; (800b574 <vTaskStartScheduler+0xc0>)
 800b4e4:	4824      	ldr	r0, [pc, #144]	; (800b578 <vTaskStartScheduler+0xc4>)
 800b4e6:	f7ff fd7b 	bl	800afe0 <xTaskCreateStatic>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	4a23      	ldr	r2, [pc, #140]	; (800b57c <vTaskStartScheduler+0xc8>)
 800b4ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b4f0:	4b22      	ldr	r3, [pc, #136]	; (800b57c <vTaskStartScheduler+0xc8>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d002      	beq.n	800b4fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	617b      	str	r3, [r7, #20]
 800b4fc:	e001      	b.n	800b502 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b4fe:	2300      	movs	r3, #0
 800b500:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2b01      	cmp	r3, #1
 800b506:	d102      	bne.n	800b50e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b508:	f000 fe1e 	bl	800c148 <xTimerCreateTimerTask>
 800b50c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	2b01      	cmp	r3, #1
 800b512:	d11b      	bne.n	800b54c <vTaskStartScheduler+0x98>
	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	613b      	str	r3, [r7, #16]
}
 800b526:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b528:	4b15      	ldr	r3, [pc, #84]	; (800b580 <vTaskStartScheduler+0xcc>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	3354      	adds	r3, #84	; 0x54
 800b52e:	4a15      	ldr	r2, [pc, #84]	; (800b584 <vTaskStartScheduler+0xd0>)
 800b530:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b532:	4b15      	ldr	r3, [pc, #84]	; (800b588 <vTaskStartScheduler+0xd4>)
 800b534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b538:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b53a:	4b14      	ldr	r3, [pc, #80]	; (800b58c <vTaskStartScheduler+0xd8>)
 800b53c:	2201      	movs	r2, #1
 800b53e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b540:	4b13      	ldr	r3, [pc, #76]	; (800b590 <vTaskStartScheduler+0xdc>)
 800b542:	2200      	movs	r2, #0
 800b544:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b546:	f001 f9db 	bl	800c900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b54a:	e00e      	b.n	800b56a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b552:	d10a      	bne.n	800b56a <vTaskStartScheduler+0xb6>
	__asm volatile
 800b554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b558:	f383 8811 	msr	BASEPRI, r3
 800b55c:	f3bf 8f6f 	isb	sy
 800b560:	f3bf 8f4f 	dsb	sy
 800b564:	60fb      	str	r3, [r7, #12]
}
 800b566:	bf00      	nop
 800b568:	e7fe      	b.n	800b568 <vTaskStartScheduler+0xb4>
}
 800b56a:	bf00      	nop
 800b56c:	3718      	adds	r7, #24
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	0800f134 	.word	0x0800f134
 800b578:	0800bbb9 	.word	0x0800bbb9
 800b57c:	20003078 	.word	0x20003078
 800b580:	20002b80 	.word	0x20002b80
 800b584:	20000044 	.word	0x20000044
 800b588:	20003074 	.word	0x20003074
 800b58c:	20003060 	.word	0x20003060
 800b590:	20003058 	.word	0x20003058

0800b594 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b594:	b480      	push	{r7}
 800b596:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b598:	4b04      	ldr	r3, [pc, #16]	; (800b5ac <vTaskSuspendAll+0x18>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	3301      	adds	r3, #1
 800b59e:	4a03      	ldr	r2, [pc, #12]	; (800b5ac <vTaskSuspendAll+0x18>)
 800b5a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b5a2:	bf00      	nop
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr
 800b5ac:	2000307c 	.word	0x2000307c

0800b5b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b5be:	4b42      	ldr	r3, [pc, #264]	; (800b6c8 <xTaskResumeAll+0x118>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d10a      	bne.n	800b5dc <xTaskResumeAll+0x2c>
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	603b      	str	r3, [r7, #0]
}
 800b5d8:	bf00      	nop
 800b5da:	e7fe      	b.n	800b5da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b5dc:	f001 fa32 	bl	800ca44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b5e0:	4b39      	ldr	r3, [pc, #228]	; (800b6c8 <xTaskResumeAll+0x118>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	4a38      	ldr	r2, [pc, #224]	; (800b6c8 <xTaskResumeAll+0x118>)
 800b5e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5ea:	4b37      	ldr	r3, [pc, #220]	; (800b6c8 <xTaskResumeAll+0x118>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d162      	bne.n	800b6b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b5f2:	4b36      	ldr	r3, [pc, #216]	; (800b6cc <xTaskResumeAll+0x11c>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d05e      	beq.n	800b6b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5fa:	e02f      	b.n	800b65c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5fc:	4b34      	ldr	r3, [pc, #208]	; (800b6d0 <xTaskResumeAll+0x120>)
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	3318      	adds	r3, #24
 800b608:	4618      	mov	r0, r3
 800b60a:	f7fe fdbf 	bl	800a18c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	3304      	adds	r3, #4
 800b612:	4618      	mov	r0, r3
 800b614:	f7fe fdba 	bl	800a18c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b61c:	4b2d      	ldr	r3, [pc, #180]	; (800b6d4 <xTaskResumeAll+0x124>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	429a      	cmp	r2, r3
 800b622:	d903      	bls.n	800b62c <xTaskResumeAll+0x7c>
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b628:	4a2a      	ldr	r2, [pc, #168]	; (800b6d4 <xTaskResumeAll+0x124>)
 800b62a:	6013      	str	r3, [r2, #0]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b630:	4613      	mov	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	4413      	add	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4a27      	ldr	r2, [pc, #156]	; (800b6d8 <xTaskResumeAll+0x128>)
 800b63a:	441a      	add	r2, r3
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	3304      	adds	r3, #4
 800b640:	4619      	mov	r1, r3
 800b642:	4610      	mov	r0, r2
 800b644:	f7fe fd45 	bl	800a0d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b64c:	4b23      	ldr	r3, [pc, #140]	; (800b6dc <xTaskResumeAll+0x12c>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b652:	429a      	cmp	r2, r3
 800b654:	d302      	bcc.n	800b65c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b656:	4b22      	ldr	r3, [pc, #136]	; (800b6e0 <xTaskResumeAll+0x130>)
 800b658:	2201      	movs	r2, #1
 800b65a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b65c:	4b1c      	ldr	r3, [pc, #112]	; (800b6d0 <xTaskResumeAll+0x120>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1cb      	bne.n	800b5fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d001      	beq.n	800b66e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b66a:	f000 fb5f 	bl	800bd2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b66e:	4b1d      	ldr	r3, [pc, #116]	; (800b6e4 <xTaskResumeAll+0x134>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d010      	beq.n	800b69c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b67a:	f000 f847 	bl	800b70c <xTaskIncrementTick>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d002      	beq.n	800b68a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b684:	4b16      	ldr	r3, [pc, #88]	; (800b6e0 <xTaskResumeAll+0x130>)
 800b686:	2201      	movs	r2, #1
 800b688:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	3b01      	subs	r3, #1
 800b68e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d1f1      	bne.n	800b67a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b696:	4b13      	ldr	r3, [pc, #76]	; (800b6e4 <xTaskResumeAll+0x134>)
 800b698:	2200      	movs	r2, #0
 800b69a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b69c:	4b10      	ldr	r3, [pc, #64]	; (800b6e0 <xTaskResumeAll+0x130>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d009      	beq.n	800b6b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b6a8:	4b0f      	ldr	r3, [pc, #60]	; (800b6e8 <xTaskResumeAll+0x138>)
 800b6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6ae:	601a      	str	r2, [r3, #0]
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b6b8:	f001 f9f4 	bl	800caa4 <vPortExitCritical>

	return xAlreadyYielded;
 800b6bc:	68bb      	ldr	r3, [r7, #8]
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	2000307c 	.word	0x2000307c
 800b6cc:	20003054 	.word	0x20003054
 800b6d0:	20003014 	.word	0x20003014
 800b6d4:	2000305c 	.word	0x2000305c
 800b6d8:	20002b84 	.word	0x20002b84
 800b6dc:	20002b80 	.word	0x20002b80
 800b6e0:	20003068 	.word	0x20003068
 800b6e4:	20003064 	.word	0x20003064
 800b6e8:	e000ed04 	.word	0xe000ed04

0800b6ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b6f2:	4b05      	ldr	r3, [pc, #20]	; (800b708 <xTaskGetTickCount+0x1c>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b6f8:	687b      	ldr	r3, [r7, #4]
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	370c      	adds	r7, #12
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr
 800b706:	bf00      	nop
 800b708:	20003058 	.word	0x20003058

0800b70c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b712:	2300      	movs	r3, #0
 800b714:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b716:	4b4f      	ldr	r3, [pc, #316]	; (800b854 <xTaskIncrementTick+0x148>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f040 808f 	bne.w	800b83e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b720:	4b4d      	ldr	r3, [pc, #308]	; (800b858 <xTaskIncrementTick+0x14c>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	3301      	adds	r3, #1
 800b726:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b728:	4a4b      	ldr	r2, [pc, #300]	; (800b858 <xTaskIncrementTick+0x14c>)
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b72e:	693b      	ldr	r3, [r7, #16]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d120      	bne.n	800b776 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b734:	4b49      	ldr	r3, [pc, #292]	; (800b85c <xTaskIncrementTick+0x150>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <xTaskIncrementTick+0x48>
	__asm volatile
 800b73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b742:	f383 8811 	msr	BASEPRI, r3
 800b746:	f3bf 8f6f 	isb	sy
 800b74a:	f3bf 8f4f 	dsb	sy
 800b74e:	603b      	str	r3, [r7, #0]
}
 800b750:	bf00      	nop
 800b752:	e7fe      	b.n	800b752 <xTaskIncrementTick+0x46>
 800b754:	4b41      	ldr	r3, [pc, #260]	; (800b85c <xTaskIncrementTick+0x150>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	60fb      	str	r3, [r7, #12]
 800b75a:	4b41      	ldr	r3, [pc, #260]	; (800b860 <xTaskIncrementTick+0x154>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	4a3f      	ldr	r2, [pc, #252]	; (800b85c <xTaskIncrementTick+0x150>)
 800b760:	6013      	str	r3, [r2, #0]
 800b762:	4a3f      	ldr	r2, [pc, #252]	; (800b860 <xTaskIncrementTick+0x154>)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6013      	str	r3, [r2, #0]
 800b768:	4b3e      	ldr	r3, [pc, #248]	; (800b864 <xTaskIncrementTick+0x158>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3301      	adds	r3, #1
 800b76e:	4a3d      	ldr	r2, [pc, #244]	; (800b864 <xTaskIncrementTick+0x158>)
 800b770:	6013      	str	r3, [r2, #0]
 800b772:	f000 fadb 	bl	800bd2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b776:	4b3c      	ldr	r3, [pc, #240]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	693a      	ldr	r2, [r7, #16]
 800b77c:	429a      	cmp	r2, r3
 800b77e:	d349      	bcc.n	800b814 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b780:	4b36      	ldr	r3, [pc, #216]	; (800b85c <xTaskIncrementTick+0x150>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d104      	bne.n	800b794 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b78a:	4b37      	ldr	r3, [pc, #220]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b78c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b790:	601a      	str	r2, [r3, #0]
					break;
 800b792:	e03f      	b.n	800b814 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b794:	4b31      	ldr	r3, [pc, #196]	; (800b85c <xTaskIncrementTick+0x150>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	68db      	ldr	r3, [r3, #12]
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b7a4:	693a      	ldr	r2, [r7, #16]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d203      	bcs.n	800b7b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b7ac:	4a2e      	ldr	r2, [pc, #184]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b7b2:	e02f      	b.n	800b814 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	3304      	adds	r3, #4
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fe fce7 	bl	800a18c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7be:	68bb      	ldr	r3, [r7, #8]
 800b7c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d004      	beq.n	800b7d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	3318      	adds	r3, #24
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f7fe fcde 	bl	800a18c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7d4:	4b25      	ldr	r3, [pc, #148]	; (800b86c <xTaskIncrementTick+0x160>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d903      	bls.n	800b7e4 <xTaskIncrementTick+0xd8>
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e0:	4a22      	ldr	r2, [pc, #136]	; (800b86c <xTaskIncrementTick+0x160>)
 800b7e2:	6013      	str	r3, [r2, #0]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4413      	add	r3, r2
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	4a1f      	ldr	r2, [pc, #124]	; (800b870 <xTaskIncrementTick+0x164>)
 800b7f2:	441a      	add	r2, r3
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	3304      	adds	r3, #4
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	4610      	mov	r0, r2
 800b7fc:	f7fe fc69 	bl	800a0d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b804:	4b1b      	ldr	r3, [pc, #108]	; (800b874 <xTaskIncrementTick+0x168>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d3b8      	bcc.n	800b780 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b80e:	2301      	movs	r3, #1
 800b810:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b812:	e7b5      	b.n	800b780 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b814:	4b17      	ldr	r3, [pc, #92]	; (800b874 <xTaskIncrementTick+0x168>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b81a:	4915      	ldr	r1, [pc, #84]	; (800b870 <xTaskIncrementTick+0x164>)
 800b81c:	4613      	mov	r3, r2
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	4413      	add	r3, r2
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	440b      	add	r3, r1
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d901      	bls.n	800b830 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b82c:	2301      	movs	r3, #1
 800b82e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b830:	4b11      	ldr	r3, [pc, #68]	; (800b878 <xTaskIncrementTick+0x16c>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d007      	beq.n	800b848 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b838:	2301      	movs	r3, #1
 800b83a:	617b      	str	r3, [r7, #20]
 800b83c:	e004      	b.n	800b848 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b83e:	4b0f      	ldr	r3, [pc, #60]	; (800b87c <xTaskIncrementTick+0x170>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	3301      	adds	r3, #1
 800b844:	4a0d      	ldr	r2, [pc, #52]	; (800b87c <xTaskIncrementTick+0x170>)
 800b846:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b848:	697b      	ldr	r3, [r7, #20]
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	2000307c 	.word	0x2000307c
 800b858:	20003058 	.word	0x20003058
 800b85c:	2000300c 	.word	0x2000300c
 800b860:	20003010 	.word	0x20003010
 800b864:	2000306c 	.word	0x2000306c
 800b868:	20003074 	.word	0x20003074
 800b86c:	2000305c 	.word	0x2000305c
 800b870:	20002b84 	.word	0x20002b84
 800b874:	20002b80 	.word	0x20002b80
 800b878:	20003068 	.word	0x20003068
 800b87c:	20003064 	.word	0x20003064

0800b880 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b880:	b480      	push	{r7}
 800b882:	b085      	sub	sp, #20
 800b884:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b886:	4b2a      	ldr	r3, [pc, #168]	; (800b930 <vTaskSwitchContext+0xb0>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d003      	beq.n	800b896 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b88e:	4b29      	ldr	r3, [pc, #164]	; (800b934 <vTaskSwitchContext+0xb4>)
 800b890:	2201      	movs	r2, #1
 800b892:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b894:	e046      	b.n	800b924 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b896:	4b27      	ldr	r3, [pc, #156]	; (800b934 <vTaskSwitchContext+0xb4>)
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b89c:	4b26      	ldr	r3, [pc, #152]	; (800b938 <vTaskSwitchContext+0xb8>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	60fb      	str	r3, [r7, #12]
 800b8a2:	e010      	b.n	800b8c6 <vTaskSwitchContext+0x46>
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10a      	bne.n	800b8c0 <vTaskSwitchContext+0x40>
	__asm volatile
 800b8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ae:	f383 8811 	msr	BASEPRI, r3
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	f3bf 8f4f 	dsb	sy
 800b8ba:	607b      	str	r3, [r7, #4]
}
 800b8bc:	bf00      	nop
 800b8be:	e7fe      	b.n	800b8be <vTaskSwitchContext+0x3e>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	3b01      	subs	r3, #1
 800b8c4:	60fb      	str	r3, [r7, #12]
 800b8c6:	491d      	ldr	r1, [pc, #116]	; (800b93c <vTaskSwitchContext+0xbc>)
 800b8c8:	68fa      	ldr	r2, [r7, #12]
 800b8ca:	4613      	mov	r3, r2
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	4413      	add	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	440b      	add	r3, r1
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d0e4      	beq.n	800b8a4 <vTaskSwitchContext+0x24>
 800b8da:	68fa      	ldr	r2, [r7, #12]
 800b8dc:	4613      	mov	r3, r2
 800b8de:	009b      	lsls	r3, r3, #2
 800b8e0:	4413      	add	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4a15      	ldr	r2, [pc, #84]	; (800b93c <vTaskSwitchContext+0xbc>)
 800b8e6:	4413      	add	r3, r2
 800b8e8:	60bb      	str	r3, [r7, #8]
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	685b      	ldr	r3, [r3, #4]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	605a      	str	r2, [r3, #4]
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	685a      	ldr	r2, [r3, #4]
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	3308      	adds	r3, #8
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d104      	bne.n	800b90a <vTaskSwitchContext+0x8a>
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	685a      	ldr	r2, [r3, #4]
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	605a      	str	r2, [r3, #4]
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	68db      	ldr	r3, [r3, #12]
 800b910:	4a0b      	ldr	r2, [pc, #44]	; (800b940 <vTaskSwitchContext+0xc0>)
 800b912:	6013      	str	r3, [r2, #0]
 800b914:	4a08      	ldr	r2, [pc, #32]	; (800b938 <vTaskSwitchContext+0xb8>)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b91a:	4b09      	ldr	r3, [pc, #36]	; (800b940 <vTaskSwitchContext+0xc0>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	3354      	adds	r3, #84	; 0x54
 800b920:	4a08      	ldr	r2, [pc, #32]	; (800b944 <vTaskSwitchContext+0xc4>)
 800b922:	6013      	str	r3, [r2, #0]
}
 800b924:	bf00      	nop
 800b926:	3714      	adds	r7, #20
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr
 800b930:	2000307c 	.word	0x2000307c
 800b934:	20003068 	.word	0x20003068
 800b938:	2000305c 	.word	0x2000305c
 800b93c:	20002b84 	.word	0x20002b84
 800b940:	20002b80 	.word	0x20002b80
 800b944:	20000044 	.word	0x20000044

0800b948 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b084      	sub	sp, #16
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d10a      	bne.n	800b96e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95c:	f383 8811 	msr	BASEPRI, r3
 800b960:	f3bf 8f6f 	isb	sy
 800b964:	f3bf 8f4f 	dsb	sy
 800b968:	60fb      	str	r3, [r7, #12]
}
 800b96a:	bf00      	nop
 800b96c:	e7fe      	b.n	800b96c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b96e:	4b07      	ldr	r3, [pc, #28]	; (800b98c <vTaskPlaceOnEventList+0x44>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	3318      	adds	r3, #24
 800b974:	4619      	mov	r1, r3
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f7fe fbcf 	bl	800a11a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b97c:	2101      	movs	r1, #1
 800b97e:	6838      	ldr	r0, [r7, #0]
 800b980:	f000 fb8e 	bl	800c0a0 <prvAddCurrentTaskToDelayedList>
}
 800b984:	bf00      	nop
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	20002b80 	.word	0x20002b80

0800b990 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af00      	add	r7, sp, #0
 800b996:	60f8      	str	r0, [r7, #12]
 800b998:	60b9      	str	r1, [r7, #8]
 800b99a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10a      	bne.n	800b9b8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	617b      	str	r3, [r7, #20]
}
 800b9b4:	bf00      	nop
 800b9b6:	e7fe      	b.n	800b9b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9b8:	4b0a      	ldr	r3, [pc, #40]	; (800b9e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	3318      	adds	r3, #24
 800b9be:	4619      	mov	r1, r3
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	f7fe fb86 	bl	800a0d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d002      	beq.n	800b9d2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b9cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b9d0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b9d2:	6879      	ldr	r1, [r7, #4]
 800b9d4:	68b8      	ldr	r0, [r7, #8]
 800b9d6:	f000 fb63 	bl	800c0a0 <prvAddCurrentTaskToDelayedList>
	}
 800b9da:	bf00      	nop
 800b9dc:	3718      	adds	r7, #24
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20002b80 	.word	0x20002b80

0800b9e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b086      	sub	sp, #24
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	68db      	ldr	r3, [r3, #12]
 800b9f4:	68db      	ldr	r3, [r3, #12]
 800b9f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b9f8:	693b      	ldr	r3, [r7, #16]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d10a      	bne.n	800ba14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba02:	f383 8811 	msr	BASEPRI, r3
 800ba06:	f3bf 8f6f 	isb	sy
 800ba0a:	f3bf 8f4f 	dsb	sy
 800ba0e:	60fb      	str	r3, [r7, #12]
}
 800ba10:	bf00      	nop
 800ba12:	e7fe      	b.n	800ba12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	3318      	adds	r3, #24
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7fe fbb7 	bl	800a18c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba1e:	4b1e      	ldr	r3, [pc, #120]	; (800ba98 <xTaskRemoveFromEventList+0xb0>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d11d      	bne.n	800ba62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	3304      	adds	r3, #4
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	f7fe fbae 	bl	800a18c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba34:	4b19      	ldr	r3, [pc, #100]	; (800ba9c <xTaskRemoveFromEventList+0xb4>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d903      	bls.n	800ba44 <xTaskRemoveFromEventList+0x5c>
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba40:	4a16      	ldr	r2, [pc, #88]	; (800ba9c <xTaskRemoveFromEventList+0xb4>)
 800ba42:	6013      	str	r3, [r2, #0]
 800ba44:	693b      	ldr	r3, [r7, #16]
 800ba46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba48:	4613      	mov	r3, r2
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	4413      	add	r3, r2
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	4a13      	ldr	r2, [pc, #76]	; (800baa0 <xTaskRemoveFromEventList+0xb8>)
 800ba52:	441a      	add	r2, r3
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	3304      	adds	r3, #4
 800ba58:	4619      	mov	r1, r3
 800ba5a:	4610      	mov	r0, r2
 800ba5c:	f7fe fb39 	bl	800a0d2 <vListInsertEnd>
 800ba60:	e005      	b.n	800ba6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	3318      	adds	r3, #24
 800ba66:	4619      	mov	r1, r3
 800ba68:	480e      	ldr	r0, [pc, #56]	; (800baa4 <xTaskRemoveFromEventList+0xbc>)
 800ba6a:	f7fe fb32 	bl	800a0d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba72:	4b0d      	ldr	r3, [pc, #52]	; (800baa8 <xTaskRemoveFromEventList+0xc0>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d905      	bls.n	800ba88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba80:	4b0a      	ldr	r3, [pc, #40]	; (800baac <xTaskRemoveFromEventList+0xc4>)
 800ba82:	2201      	movs	r2, #1
 800ba84:	601a      	str	r2, [r3, #0]
 800ba86:	e001      	b.n	800ba8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba8c:	697b      	ldr	r3, [r7, #20]
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	3718      	adds	r7, #24
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	2000307c 	.word	0x2000307c
 800ba9c:	2000305c 	.word	0x2000305c
 800baa0:	20002b84 	.word	0x20002b84
 800baa4:	20003014 	.word	0x20003014
 800baa8:	20002b80 	.word	0x20002b80
 800baac:	20003068 	.word	0x20003068

0800bab0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bab8:	4b06      	ldr	r3, [pc, #24]	; (800bad4 <vTaskInternalSetTimeOutState+0x24>)
 800baba:	681a      	ldr	r2, [r3, #0]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bac0:	4b05      	ldr	r3, [pc, #20]	; (800bad8 <vTaskInternalSetTimeOutState+0x28>)
 800bac2:	681a      	ldr	r2, [r3, #0]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	605a      	str	r2, [r3, #4]
}
 800bac8:	bf00      	nop
 800baca:	370c      	adds	r7, #12
 800bacc:	46bd      	mov	sp, r7
 800bace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad2:	4770      	bx	lr
 800bad4:	2000306c 	.word	0x2000306c
 800bad8:	20003058 	.word	0x20003058

0800badc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b088      	sub	sp, #32
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
 800bae4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d10a      	bne.n	800bb02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800baec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf0:	f383 8811 	msr	BASEPRI, r3
 800baf4:	f3bf 8f6f 	isb	sy
 800baf8:	f3bf 8f4f 	dsb	sy
 800bafc:	613b      	str	r3, [r7, #16]
}
 800bafe:	bf00      	nop
 800bb00:	e7fe      	b.n	800bb00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d10a      	bne.n	800bb1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb0c:	f383 8811 	msr	BASEPRI, r3
 800bb10:	f3bf 8f6f 	isb	sy
 800bb14:	f3bf 8f4f 	dsb	sy
 800bb18:	60fb      	str	r3, [r7, #12]
}
 800bb1a:	bf00      	nop
 800bb1c:	e7fe      	b.n	800bb1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bb1e:	f000 ff91 	bl	800ca44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bb22:	4b1d      	ldr	r3, [pc, #116]	; (800bb98 <xTaskCheckForTimeOut+0xbc>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	69ba      	ldr	r2, [r7, #24]
 800bb2e:	1ad3      	subs	r3, r2, r3
 800bb30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb3a:	d102      	bne.n	800bb42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	61fb      	str	r3, [r7, #28]
 800bb40:	e023      	b.n	800bb8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	4b15      	ldr	r3, [pc, #84]	; (800bb9c <xTaskCheckForTimeOut+0xc0>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d007      	beq.n	800bb5e <xTaskCheckForTimeOut+0x82>
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	69ba      	ldr	r2, [r7, #24]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d302      	bcc.n	800bb5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	61fb      	str	r3, [r7, #28]
 800bb5c:	e015      	b.n	800bb8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	697a      	ldr	r2, [r7, #20]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d20b      	bcs.n	800bb80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	681a      	ldr	r2, [r3, #0]
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	1ad2      	subs	r2, r2, r3
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7ff ff9b 	bl	800bab0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	61fb      	str	r3, [r7, #28]
 800bb7e:	e004      	b.n	800bb8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	2200      	movs	r2, #0
 800bb84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bb86:	2301      	movs	r3, #1
 800bb88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bb8a:	f000 ff8b 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800bb8e:	69fb      	ldr	r3, [r7, #28]
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3720      	adds	r7, #32
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	20003058 	.word	0x20003058
 800bb9c:	2000306c 	.word	0x2000306c

0800bba0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bba0:	b480      	push	{r7}
 800bba2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bba4:	4b03      	ldr	r3, [pc, #12]	; (800bbb4 <vTaskMissedYield+0x14>)
 800bba6:	2201      	movs	r2, #1
 800bba8:	601a      	str	r2, [r3, #0]
}
 800bbaa:	bf00      	nop
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr
 800bbb4:	20003068 	.word	0x20003068

0800bbb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b082      	sub	sp, #8
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bbc0:	f000 f852 	bl	800bc68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bbc4:	4b06      	ldr	r3, [pc, #24]	; (800bbe0 <prvIdleTask+0x28>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	2b01      	cmp	r3, #1
 800bbca:	d9f9      	bls.n	800bbc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bbcc:	4b05      	ldr	r3, [pc, #20]	; (800bbe4 <prvIdleTask+0x2c>)
 800bbce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbd2:	601a      	str	r2, [r3, #0]
 800bbd4:	f3bf 8f4f 	dsb	sy
 800bbd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bbdc:	e7f0      	b.n	800bbc0 <prvIdleTask+0x8>
 800bbde:	bf00      	nop
 800bbe0:	20002b84 	.word	0x20002b84
 800bbe4:	e000ed04 	.word	0xe000ed04

0800bbe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbee:	2300      	movs	r3, #0
 800bbf0:	607b      	str	r3, [r7, #4]
 800bbf2:	e00c      	b.n	800bc0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	009b      	lsls	r3, r3, #2
 800bbfa:	4413      	add	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	4a12      	ldr	r2, [pc, #72]	; (800bc48 <prvInitialiseTaskLists+0x60>)
 800bc00:	4413      	add	r3, r2
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fe fa38 	bl	800a078 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	607b      	str	r3, [r7, #4]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b37      	cmp	r3, #55	; 0x37
 800bc12:	d9ef      	bls.n	800bbf4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc14:	480d      	ldr	r0, [pc, #52]	; (800bc4c <prvInitialiseTaskLists+0x64>)
 800bc16:	f7fe fa2f 	bl	800a078 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc1a:	480d      	ldr	r0, [pc, #52]	; (800bc50 <prvInitialiseTaskLists+0x68>)
 800bc1c:	f7fe fa2c 	bl	800a078 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc20:	480c      	ldr	r0, [pc, #48]	; (800bc54 <prvInitialiseTaskLists+0x6c>)
 800bc22:	f7fe fa29 	bl	800a078 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc26:	480c      	ldr	r0, [pc, #48]	; (800bc58 <prvInitialiseTaskLists+0x70>)
 800bc28:	f7fe fa26 	bl	800a078 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc2c:	480b      	ldr	r0, [pc, #44]	; (800bc5c <prvInitialiseTaskLists+0x74>)
 800bc2e:	f7fe fa23 	bl	800a078 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc32:	4b0b      	ldr	r3, [pc, #44]	; (800bc60 <prvInitialiseTaskLists+0x78>)
 800bc34:	4a05      	ldr	r2, [pc, #20]	; (800bc4c <prvInitialiseTaskLists+0x64>)
 800bc36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc38:	4b0a      	ldr	r3, [pc, #40]	; (800bc64 <prvInitialiseTaskLists+0x7c>)
 800bc3a:	4a05      	ldr	r2, [pc, #20]	; (800bc50 <prvInitialiseTaskLists+0x68>)
 800bc3c:	601a      	str	r2, [r3, #0]
}
 800bc3e:	bf00      	nop
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	20002b84 	.word	0x20002b84
 800bc4c:	20002fe4 	.word	0x20002fe4
 800bc50:	20002ff8 	.word	0x20002ff8
 800bc54:	20003014 	.word	0x20003014
 800bc58:	20003028 	.word	0x20003028
 800bc5c:	20003040 	.word	0x20003040
 800bc60:	2000300c 	.word	0x2000300c
 800bc64:	20003010 	.word	0x20003010

0800bc68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b082      	sub	sp, #8
 800bc6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc6e:	e019      	b.n	800bca4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bc70:	f000 fee8 	bl	800ca44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc74:	4b10      	ldr	r3, [pc, #64]	; (800bcb8 <prvCheckTasksWaitingTermination+0x50>)
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	3304      	adds	r3, #4
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fe fa83 	bl	800a18c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bc86:	4b0d      	ldr	r3, [pc, #52]	; (800bcbc <prvCheckTasksWaitingTermination+0x54>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	3b01      	subs	r3, #1
 800bc8c:	4a0b      	ldr	r2, [pc, #44]	; (800bcbc <prvCheckTasksWaitingTermination+0x54>)
 800bc8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc90:	4b0b      	ldr	r3, [pc, #44]	; (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	3b01      	subs	r3, #1
 800bc96:	4a0a      	ldr	r2, [pc, #40]	; (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bc98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc9a:	f000 ff03 	bl	800caa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 f810 	bl	800bcc4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bca4:	4b06      	ldr	r3, [pc, #24]	; (800bcc0 <prvCheckTasksWaitingTermination+0x58>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1e1      	bne.n	800bc70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bcac:	bf00      	nop
 800bcae:	bf00      	nop
 800bcb0:	3708      	adds	r7, #8
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	20003028 	.word	0x20003028
 800bcbc:	20003054 	.word	0x20003054
 800bcc0:	2000303c 	.word	0x2000303c

0800bcc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b084      	sub	sp, #16
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	3354      	adds	r3, #84	; 0x54
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f001 fa13 	bl	800d0fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d108      	bne.n	800bcf2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bce4:	4618      	mov	r0, r3
 800bce6:	f001 f89b 	bl	800ce20 <vPortFree>
				vPortFree( pxTCB );
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f001 f898 	bl	800ce20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bcf0:	e018      	b.n	800bd24 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d103      	bne.n	800bd04 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f001 f88f 	bl	800ce20 <vPortFree>
	}
 800bd02:	e00f      	b.n	800bd24 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bd0a:	2b02      	cmp	r3, #2
 800bd0c:	d00a      	beq.n	800bd24 <prvDeleteTCB+0x60>
	__asm volatile
 800bd0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd12:	f383 8811 	msr	BASEPRI, r3
 800bd16:	f3bf 8f6f 	isb	sy
 800bd1a:	f3bf 8f4f 	dsb	sy
 800bd1e:	60fb      	str	r3, [r7, #12]
}
 800bd20:	bf00      	nop
 800bd22:	e7fe      	b.n	800bd22 <prvDeleteTCB+0x5e>
	}
 800bd24:	bf00      	nop
 800bd26:	3710      	adds	r7, #16
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}

0800bd2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd32:	4b0c      	ldr	r3, [pc, #48]	; (800bd64 <prvResetNextTaskUnblockTime+0x38>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d104      	bne.n	800bd46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd3c:	4b0a      	ldr	r3, [pc, #40]	; (800bd68 <prvResetNextTaskUnblockTime+0x3c>)
 800bd3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd44:	e008      	b.n	800bd58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd46:	4b07      	ldr	r3, [pc, #28]	; (800bd64 <prvResetNextTaskUnblockTime+0x38>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	68db      	ldr	r3, [r3, #12]
 800bd4c:	68db      	ldr	r3, [r3, #12]
 800bd4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	4a04      	ldr	r2, [pc, #16]	; (800bd68 <prvResetNextTaskUnblockTime+0x3c>)
 800bd56:	6013      	str	r3, [r2, #0]
}
 800bd58:	bf00      	nop
 800bd5a:	370c      	adds	r7, #12
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd62:	4770      	bx	lr
 800bd64:	2000300c 	.word	0x2000300c
 800bd68:	20003074 	.word	0x20003074

0800bd6c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b083      	sub	sp, #12
 800bd70:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800bd72:	4b05      	ldr	r3, [pc, #20]	; (800bd88 <xTaskGetCurrentTaskHandle+0x1c>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bd78:	687b      	ldr	r3, [r7, #4]
	}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	370c      	adds	r7, #12
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd84:	4770      	bx	lr
 800bd86:	bf00      	nop
 800bd88:	20002b80 	.word	0x20002b80

0800bd8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b083      	sub	sp, #12
 800bd90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd92:	4b0b      	ldr	r3, [pc, #44]	; (800bdc0 <xTaskGetSchedulerState+0x34>)
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d102      	bne.n	800bda0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	607b      	str	r3, [r7, #4]
 800bd9e:	e008      	b.n	800bdb2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bda0:	4b08      	ldr	r3, [pc, #32]	; (800bdc4 <xTaskGetSchedulerState+0x38>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d102      	bne.n	800bdae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bda8:	2302      	movs	r3, #2
 800bdaa:	607b      	str	r3, [r7, #4]
 800bdac:	e001      	b.n	800bdb2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bdb2:	687b      	ldr	r3, [r7, #4]
	}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	370c      	adds	r7, #12
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr
 800bdc0:	20003060 	.word	0x20003060
 800bdc4:	2000307c 	.word	0x2000307c

0800bdc8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d051      	beq.n	800be82 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde2:	4b2a      	ldr	r3, [pc, #168]	; (800be8c <xTaskPriorityInherit+0xc4>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d241      	bcs.n	800be70 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	699b      	ldr	r3, [r3, #24]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	db06      	blt.n	800be02 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdf4:	4b25      	ldr	r3, [pc, #148]	; (800be8c <xTaskPriorityInherit+0xc4>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	6959      	ldr	r1, [r3, #20]
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be0a:	4613      	mov	r3, r2
 800be0c:	009b      	lsls	r3, r3, #2
 800be0e:	4413      	add	r3, r2
 800be10:	009b      	lsls	r3, r3, #2
 800be12:	4a1f      	ldr	r2, [pc, #124]	; (800be90 <xTaskPriorityInherit+0xc8>)
 800be14:	4413      	add	r3, r2
 800be16:	4299      	cmp	r1, r3
 800be18:	d122      	bne.n	800be60 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	3304      	adds	r3, #4
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fe f9b4 	bl	800a18c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800be24:	4b19      	ldr	r3, [pc, #100]	; (800be8c <xTaskPriorityInherit+0xc4>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be32:	4b18      	ldr	r3, [pc, #96]	; (800be94 <xTaskPriorityInherit+0xcc>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	429a      	cmp	r2, r3
 800be38:	d903      	bls.n	800be42 <xTaskPriorityInherit+0x7a>
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be3e:	4a15      	ldr	r2, [pc, #84]	; (800be94 <xTaskPriorityInherit+0xcc>)
 800be40:	6013      	str	r3, [r2, #0]
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be46:	4613      	mov	r3, r2
 800be48:	009b      	lsls	r3, r3, #2
 800be4a:	4413      	add	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4a10      	ldr	r2, [pc, #64]	; (800be90 <xTaskPriorityInherit+0xc8>)
 800be50:	441a      	add	r2, r3
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	3304      	adds	r3, #4
 800be56:	4619      	mov	r1, r3
 800be58:	4610      	mov	r0, r2
 800be5a:	f7fe f93a 	bl	800a0d2 <vListInsertEnd>
 800be5e:	e004      	b.n	800be6a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800be60:	4b0a      	ldr	r3, [pc, #40]	; (800be8c <xTaskPriorityInherit+0xc4>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800be6a:	2301      	movs	r3, #1
 800be6c:	60fb      	str	r3, [r7, #12]
 800be6e:	e008      	b.n	800be82 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be74:	4b05      	ldr	r3, [pc, #20]	; (800be8c <xTaskPriorityInherit+0xc4>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d201      	bcs.n	800be82 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800be7e:	2301      	movs	r3, #1
 800be80:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be82:	68fb      	ldr	r3, [r7, #12]
	}
 800be84:	4618      	mov	r0, r3
 800be86:	3710      	adds	r7, #16
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}
 800be8c:	20002b80 	.word	0x20002b80
 800be90:	20002b84 	.word	0x20002b84
 800be94:	2000305c 	.word	0x2000305c

0800be98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b086      	sub	sp, #24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bea4:	2300      	movs	r3, #0
 800bea6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d056      	beq.n	800bf5c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800beae:	4b2e      	ldr	r3, [pc, #184]	; (800bf68 <xTaskPriorityDisinherit+0xd0>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	693a      	ldr	r2, [r7, #16]
 800beb4:	429a      	cmp	r2, r3
 800beb6:	d00a      	beq.n	800bece <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800beb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bebc:	f383 8811 	msr	BASEPRI, r3
 800bec0:	f3bf 8f6f 	isb	sy
 800bec4:	f3bf 8f4f 	dsb	sy
 800bec8:	60fb      	str	r3, [r7, #12]
}
 800beca:	bf00      	nop
 800becc:	e7fe      	b.n	800becc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d10a      	bne.n	800beec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beda:	f383 8811 	msr	BASEPRI, r3
 800bede:	f3bf 8f6f 	isb	sy
 800bee2:	f3bf 8f4f 	dsb	sy
 800bee6:	60bb      	str	r3, [r7, #8]
}
 800bee8:	bf00      	nop
 800beea:	e7fe      	b.n	800beea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bef0:	1e5a      	subs	r2, r3, #1
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800befe:	429a      	cmp	r2, r3
 800bf00:	d02c      	beq.n	800bf5c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf02:	693b      	ldr	r3, [r7, #16]
 800bf04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d128      	bne.n	800bf5c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7fe f93c 	bl	800a18c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf2c:	4b0f      	ldr	r3, [pc, #60]	; (800bf6c <xTaskPriorityDisinherit+0xd4>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d903      	bls.n	800bf3c <xTaskPriorityDisinherit+0xa4>
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf38:	4a0c      	ldr	r2, [pc, #48]	; (800bf6c <xTaskPriorityDisinherit+0xd4>)
 800bf3a:	6013      	str	r3, [r2, #0]
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf40:	4613      	mov	r3, r2
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	4a09      	ldr	r2, [pc, #36]	; (800bf70 <xTaskPriorityDisinherit+0xd8>)
 800bf4a:	441a      	add	r2, r3
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	3304      	adds	r3, #4
 800bf50:	4619      	mov	r1, r3
 800bf52:	4610      	mov	r0, r2
 800bf54:	f7fe f8bd 	bl	800a0d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bf58:	2301      	movs	r3, #1
 800bf5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf5c:	697b      	ldr	r3, [r7, #20]
	}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3718      	adds	r7, #24
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	20002b80 	.word	0x20002b80
 800bf6c:	2000305c 	.word	0x2000305c
 800bf70:	20002b84 	.word	0x20002b84

0800bf74 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b088      	sub	sp, #32
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
 800bf7c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bf82:	2301      	movs	r3, #1
 800bf84:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d06a      	beq.n	800c062 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bf8c:	69bb      	ldr	r3, [r7, #24]
 800bf8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10a      	bne.n	800bfaa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800bf94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf98:	f383 8811 	msr	BASEPRI, r3
 800bf9c:	f3bf 8f6f 	isb	sy
 800bfa0:	f3bf 8f4f 	dsb	sy
 800bfa4:	60fb      	str	r3, [r7, #12]
}
 800bfa6:	bf00      	nop
 800bfa8:	e7fe      	b.n	800bfa8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bfaa:	69bb      	ldr	r3, [r7, #24]
 800bfac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfae:	683a      	ldr	r2, [r7, #0]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d902      	bls.n	800bfba <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	61fb      	str	r3, [r7, #28]
 800bfb8:	e002      	b.n	800bfc0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bfba:	69bb      	ldr	r3, [r7, #24]
 800bfbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfbe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc4:	69fa      	ldr	r2, [r7, #28]
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d04b      	beq.n	800c062 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bfca:	69bb      	ldr	r3, [r7, #24]
 800bfcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d146      	bne.n	800c062 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bfd4:	4b25      	ldr	r3, [pc, #148]	; (800c06c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	69ba      	ldr	r2, [r7, #24]
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d10a      	bne.n	800bff4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800bfde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe2:	f383 8811 	msr	BASEPRI, r3
 800bfe6:	f3bf 8f6f 	isb	sy
 800bfea:	f3bf 8f4f 	dsb	sy
 800bfee:	60bb      	str	r3, [r7, #8]
}
 800bff0:	bf00      	nop
 800bff2:	e7fe      	b.n	800bff2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bff4:	69bb      	ldr	r3, [r7, #24]
 800bff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	69fa      	ldr	r2, [r7, #28]
 800bffe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c000:	69bb      	ldr	r3, [r7, #24]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	2b00      	cmp	r3, #0
 800c006:	db04      	blt.n	800c012 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c00e:	69bb      	ldr	r3, [r7, #24]
 800c010:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	6959      	ldr	r1, [r3, #20]
 800c016:	693a      	ldr	r2, [r7, #16]
 800c018:	4613      	mov	r3, r2
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	4413      	add	r3, r2
 800c01e:	009b      	lsls	r3, r3, #2
 800c020:	4a13      	ldr	r2, [pc, #76]	; (800c070 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c022:	4413      	add	r3, r2
 800c024:	4299      	cmp	r1, r3
 800c026:	d11c      	bne.n	800c062 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c028:	69bb      	ldr	r3, [r7, #24]
 800c02a:	3304      	adds	r3, #4
 800c02c:	4618      	mov	r0, r3
 800c02e:	f7fe f8ad 	bl	800a18c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c036:	4b0f      	ldr	r3, [pc, #60]	; (800c074 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d903      	bls.n	800c046 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c03e:	69bb      	ldr	r3, [r7, #24]
 800c040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c042:	4a0c      	ldr	r2, [pc, #48]	; (800c074 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c044:	6013      	str	r3, [r2, #0]
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c04a:	4613      	mov	r3, r2
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4413      	add	r3, r2
 800c050:	009b      	lsls	r3, r3, #2
 800c052:	4a07      	ldr	r2, [pc, #28]	; (800c070 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c054:	441a      	add	r2, r3
 800c056:	69bb      	ldr	r3, [r7, #24]
 800c058:	3304      	adds	r3, #4
 800c05a:	4619      	mov	r1, r3
 800c05c:	4610      	mov	r0, r2
 800c05e:	f7fe f838 	bl	800a0d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c062:	bf00      	nop
 800c064:	3720      	adds	r7, #32
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	20002b80 	.word	0x20002b80
 800c070:	20002b84 	.word	0x20002b84
 800c074:	2000305c 	.word	0x2000305c

0800c078 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c078:	b480      	push	{r7}
 800c07a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c07c:	4b07      	ldr	r3, [pc, #28]	; (800c09c <pvTaskIncrementMutexHeldCount+0x24>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d004      	beq.n	800c08e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c084:	4b05      	ldr	r3, [pc, #20]	; (800c09c <pvTaskIncrementMutexHeldCount+0x24>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c08a:	3201      	adds	r2, #1
 800c08c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c08e:	4b03      	ldr	r3, [pc, #12]	; (800c09c <pvTaskIncrementMutexHeldCount+0x24>)
 800c090:	681b      	ldr	r3, [r3, #0]
	}
 800c092:	4618      	mov	r0, r3
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr
 800c09c:	20002b80 	.word	0x20002b80

0800c0a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b084      	sub	sp, #16
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
 800c0a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c0aa:	4b21      	ldr	r3, [pc, #132]	; (800c130 <prvAddCurrentTaskToDelayedList+0x90>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0b0:	4b20      	ldr	r3, [pc, #128]	; (800c134 <prvAddCurrentTaskToDelayedList+0x94>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	3304      	adds	r3, #4
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7fe f868 	bl	800a18c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c0c2:	d10a      	bne.n	800c0da <prvAddCurrentTaskToDelayedList+0x3a>
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d007      	beq.n	800c0da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0ca:	4b1a      	ldr	r3, [pc, #104]	; (800c134 <prvAddCurrentTaskToDelayedList+0x94>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	3304      	adds	r3, #4
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	4819      	ldr	r0, [pc, #100]	; (800c138 <prvAddCurrentTaskToDelayedList+0x98>)
 800c0d4:	f7fd fffd 	bl	800a0d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c0d8:	e026      	b.n	800c128 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	4413      	add	r3, r2
 800c0e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c0e2:	4b14      	ldr	r3, [pc, #80]	; (800c134 <prvAddCurrentTaskToDelayedList+0x94>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	68ba      	ldr	r2, [r7, #8]
 800c0e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c0ea:	68ba      	ldr	r2, [r7, #8]
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d209      	bcs.n	800c106 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0f2:	4b12      	ldr	r3, [pc, #72]	; (800c13c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c0f4:	681a      	ldr	r2, [r3, #0]
 800c0f6:	4b0f      	ldr	r3, [pc, #60]	; (800c134 <prvAddCurrentTaskToDelayedList+0x94>)
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	3304      	adds	r3, #4
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	4610      	mov	r0, r2
 800c100:	f7fe f80b 	bl	800a11a <vListInsert>
}
 800c104:	e010      	b.n	800c128 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c106:	4b0e      	ldr	r3, [pc, #56]	; (800c140 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	4b0a      	ldr	r3, [pc, #40]	; (800c134 <prvAddCurrentTaskToDelayedList+0x94>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	3304      	adds	r3, #4
 800c110:	4619      	mov	r1, r3
 800c112:	4610      	mov	r0, r2
 800c114:	f7fe f801 	bl	800a11a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c118:	4b0a      	ldr	r3, [pc, #40]	; (800c144 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	429a      	cmp	r2, r3
 800c120:	d202      	bcs.n	800c128 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c122:	4a08      	ldr	r2, [pc, #32]	; (800c144 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	6013      	str	r3, [r2, #0]
}
 800c128:	bf00      	nop
 800c12a:	3710      	adds	r7, #16
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}
 800c130:	20003058 	.word	0x20003058
 800c134:	20002b80 	.word	0x20002b80
 800c138:	20003040 	.word	0x20003040
 800c13c:	20003010 	.word	0x20003010
 800c140:	2000300c 	.word	0x2000300c
 800c144:	20003074 	.word	0x20003074

0800c148 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08a      	sub	sp, #40	; 0x28
 800c14c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c14e:	2300      	movs	r3, #0
 800c150:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c152:	f000 fb07 	bl	800c764 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c156:	4b1c      	ldr	r3, [pc, #112]	; (800c1c8 <xTimerCreateTimerTask+0x80>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d021      	beq.n	800c1a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c15e:	2300      	movs	r3, #0
 800c160:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c162:	2300      	movs	r3, #0
 800c164:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c166:	1d3a      	adds	r2, r7, #4
 800c168:	f107 0108 	add.w	r1, r7, #8
 800c16c:	f107 030c 	add.w	r3, r7, #12
 800c170:	4618      	mov	r0, r3
 800c172:	f7fd ff67 	bl	800a044 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	68fa      	ldr	r2, [r7, #12]
 800c17c:	9202      	str	r2, [sp, #8]
 800c17e:	9301      	str	r3, [sp, #4]
 800c180:	2302      	movs	r3, #2
 800c182:	9300      	str	r3, [sp, #0]
 800c184:	2300      	movs	r3, #0
 800c186:	460a      	mov	r2, r1
 800c188:	4910      	ldr	r1, [pc, #64]	; (800c1cc <xTimerCreateTimerTask+0x84>)
 800c18a:	4811      	ldr	r0, [pc, #68]	; (800c1d0 <xTimerCreateTimerTask+0x88>)
 800c18c:	f7fe ff28 	bl	800afe0 <xTaskCreateStatic>
 800c190:	4603      	mov	r3, r0
 800c192:	4a10      	ldr	r2, [pc, #64]	; (800c1d4 <xTimerCreateTimerTask+0x8c>)
 800c194:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c196:	4b0f      	ldr	r3, [pc, #60]	; (800c1d4 <xTimerCreateTimerTask+0x8c>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d001      	beq.n	800c1a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d10a      	bne.n	800c1be <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ac:	f383 8811 	msr	BASEPRI, r3
 800c1b0:	f3bf 8f6f 	isb	sy
 800c1b4:	f3bf 8f4f 	dsb	sy
 800c1b8:	613b      	str	r3, [r7, #16]
}
 800c1ba:	bf00      	nop
 800c1bc:	e7fe      	b.n	800c1bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c1be:	697b      	ldr	r3, [r7, #20]
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3718      	adds	r7, #24
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}
 800c1c8:	200030b0 	.word	0x200030b0
 800c1cc:	0800f13c 	.word	0x0800f13c
 800c1d0:	0800c30d 	.word	0x0800c30d
 800c1d4:	200030b4 	.word	0x200030b4

0800c1d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b08a      	sub	sp, #40	; 0x28
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
 800c1e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d10a      	bne.n	800c206 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	623b      	str	r3, [r7, #32]
}
 800c202:	bf00      	nop
 800c204:	e7fe      	b.n	800c204 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c206:	4b1a      	ldr	r3, [pc, #104]	; (800c270 <xTimerGenericCommand+0x98>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d02a      	beq.n	800c264 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	2b05      	cmp	r3, #5
 800c21e:	dc18      	bgt.n	800c252 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c220:	f7ff fdb4 	bl	800bd8c <xTaskGetSchedulerState>
 800c224:	4603      	mov	r3, r0
 800c226:	2b02      	cmp	r3, #2
 800c228:	d109      	bne.n	800c23e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c22a:	4b11      	ldr	r3, [pc, #68]	; (800c270 <xTimerGenericCommand+0x98>)
 800c22c:	6818      	ldr	r0, [r3, #0]
 800c22e:	f107 0110 	add.w	r1, r7, #16
 800c232:	2300      	movs	r3, #0
 800c234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c236:	f7fe f9c7 	bl	800a5c8 <xQueueGenericSend>
 800c23a:	6278      	str	r0, [r7, #36]	; 0x24
 800c23c:	e012      	b.n	800c264 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c23e:	4b0c      	ldr	r3, [pc, #48]	; (800c270 <xTimerGenericCommand+0x98>)
 800c240:	6818      	ldr	r0, [r3, #0]
 800c242:	f107 0110 	add.w	r1, r7, #16
 800c246:	2300      	movs	r3, #0
 800c248:	2200      	movs	r2, #0
 800c24a:	f7fe f9bd 	bl	800a5c8 <xQueueGenericSend>
 800c24e:	6278      	str	r0, [r7, #36]	; 0x24
 800c250:	e008      	b.n	800c264 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c252:	4b07      	ldr	r3, [pc, #28]	; (800c270 <xTimerGenericCommand+0x98>)
 800c254:	6818      	ldr	r0, [r3, #0]
 800c256:	f107 0110 	add.w	r1, r7, #16
 800c25a:	2300      	movs	r3, #0
 800c25c:	683a      	ldr	r2, [r7, #0]
 800c25e:	f7fe fab1 	bl	800a7c4 <xQueueGenericSendFromISR>
 800c262:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c266:	4618      	mov	r0, r3
 800c268:	3728      	adds	r7, #40	; 0x28
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	200030b0 	.word	0x200030b0

0800c274 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b088      	sub	sp, #32
 800c278:	af02      	add	r7, sp, #8
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c27e:	4b22      	ldr	r3, [pc, #136]	; (800c308 <prvProcessExpiredTimer+0x94>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	68db      	ldr	r3, [r3, #12]
 800c286:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	3304      	adds	r3, #4
 800c28c:	4618      	mov	r0, r3
 800c28e:	f7fd ff7d 	bl	800a18c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c298:	f003 0304 	and.w	r3, r3, #4
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d022      	beq.n	800c2e6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	699a      	ldr	r2, [r3, #24]
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	18d1      	adds	r1, r2, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	683a      	ldr	r2, [r7, #0]
 800c2ac:	6978      	ldr	r0, [r7, #20]
 800c2ae:	f000 f8d1 	bl	800c454 <prvInsertTimerInActiveList>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d01f      	beq.n	800c2f8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	9300      	str	r3, [sp, #0]
 800c2bc:	2300      	movs	r3, #0
 800c2be:	687a      	ldr	r2, [r7, #4]
 800c2c0:	2100      	movs	r1, #0
 800c2c2:	6978      	ldr	r0, [r7, #20]
 800c2c4:	f7ff ff88 	bl	800c1d8 <xTimerGenericCommand>
 800c2c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d113      	bne.n	800c2f8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c2d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d4:	f383 8811 	msr	BASEPRI, r3
 800c2d8:	f3bf 8f6f 	isb	sy
 800c2dc:	f3bf 8f4f 	dsb	sy
 800c2e0:	60fb      	str	r3, [r7, #12]
}
 800c2e2:	bf00      	nop
 800c2e4:	e7fe      	b.n	800c2e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c2ec:	f023 0301 	bic.w	r3, r3, #1
 800c2f0:	b2da      	uxtb	r2, r3
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	6a1b      	ldr	r3, [r3, #32]
 800c2fc:	6978      	ldr	r0, [r7, #20]
 800c2fe:	4798      	blx	r3
}
 800c300:	bf00      	nop
 800c302:	3718      	adds	r7, #24
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}
 800c308:	200030a8 	.word	0x200030a8

0800c30c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c314:	f107 0308 	add.w	r3, r7, #8
 800c318:	4618      	mov	r0, r3
 800c31a:	f000 f857 	bl	800c3cc <prvGetNextExpireTime>
 800c31e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	4619      	mov	r1, r3
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f000 f803 	bl	800c330 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c32a:	f000 f8d5 	bl	800c4d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c32e:	e7f1      	b.n	800c314 <prvTimerTask+0x8>

0800c330 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b084      	sub	sp, #16
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c33a:	f7ff f92b 	bl	800b594 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c33e:	f107 0308 	add.w	r3, r7, #8
 800c342:	4618      	mov	r0, r3
 800c344:	f000 f866 	bl	800c414 <prvSampleTimeNow>
 800c348:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d130      	bne.n	800c3b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d10a      	bne.n	800c36c <prvProcessTimerOrBlockTask+0x3c>
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	429a      	cmp	r2, r3
 800c35c:	d806      	bhi.n	800c36c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c35e:	f7ff f927 	bl	800b5b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c362:	68f9      	ldr	r1, [r7, #12]
 800c364:	6878      	ldr	r0, [r7, #4]
 800c366:	f7ff ff85 	bl	800c274 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c36a:	e024      	b.n	800c3b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d008      	beq.n	800c384 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c372:	4b13      	ldr	r3, [pc, #76]	; (800c3c0 <prvProcessTimerOrBlockTask+0x90>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d101      	bne.n	800c380 <prvProcessTimerOrBlockTask+0x50>
 800c37c:	2301      	movs	r3, #1
 800c37e:	e000      	b.n	800c382 <prvProcessTimerOrBlockTask+0x52>
 800c380:	2300      	movs	r3, #0
 800c382:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c384:	4b0f      	ldr	r3, [pc, #60]	; (800c3c4 <prvProcessTimerOrBlockTask+0x94>)
 800c386:	6818      	ldr	r0, [r3, #0]
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	1ad3      	subs	r3, r2, r3
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	4619      	mov	r1, r3
 800c392:	f7fe fdf1 	bl	800af78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c396:	f7ff f90b 	bl	800b5b0 <xTaskResumeAll>
 800c39a:	4603      	mov	r3, r0
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d10a      	bne.n	800c3b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c3a0:	4b09      	ldr	r3, [pc, #36]	; (800c3c8 <prvProcessTimerOrBlockTask+0x98>)
 800c3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3a6:	601a      	str	r2, [r3, #0]
 800c3a8:	f3bf 8f4f 	dsb	sy
 800c3ac:	f3bf 8f6f 	isb	sy
}
 800c3b0:	e001      	b.n	800c3b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c3b2:	f7ff f8fd 	bl	800b5b0 <xTaskResumeAll>
}
 800c3b6:	bf00      	nop
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	200030ac 	.word	0x200030ac
 800c3c4:	200030b0 	.word	0x200030b0
 800c3c8:	e000ed04 	.word	0xe000ed04

0800c3cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b085      	sub	sp, #20
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c3d4:	4b0e      	ldr	r3, [pc, #56]	; (800c410 <prvGetNextExpireTime+0x44>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d101      	bne.n	800c3e2 <prvGetNextExpireTime+0x16>
 800c3de:	2201      	movs	r2, #1
 800c3e0:	e000      	b.n	800c3e4 <prvGetNextExpireTime+0x18>
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d105      	bne.n	800c3fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c3f0:	4b07      	ldr	r3, [pc, #28]	; (800c410 <prvGetNextExpireTime+0x44>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	68db      	ldr	r3, [r3, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	60fb      	str	r3, [r7, #12]
 800c3fa:	e001      	b.n	800c400 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c400:	68fb      	ldr	r3, [r7, #12]
}
 800c402:	4618      	mov	r0, r3
 800c404:	3714      	adds	r7, #20
 800c406:	46bd      	mov	sp, r7
 800c408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	200030a8 	.word	0x200030a8

0800c414 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c41c:	f7ff f966 	bl	800b6ec <xTaskGetTickCount>
 800c420:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c422:	4b0b      	ldr	r3, [pc, #44]	; (800c450 <prvSampleTimeNow+0x3c>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	68fa      	ldr	r2, [r7, #12]
 800c428:	429a      	cmp	r2, r3
 800c42a:	d205      	bcs.n	800c438 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c42c:	f000 f936 	bl	800c69c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2201      	movs	r2, #1
 800c434:	601a      	str	r2, [r3, #0]
 800c436:	e002      	b.n	800c43e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2200      	movs	r2, #0
 800c43c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c43e:	4a04      	ldr	r2, [pc, #16]	; (800c450 <prvSampleTimeNow+0x3c>)
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c444:	68fb      	ldr	r3, [r7, #12]
}
 800c446:	4618      	mov	r0, r3
 800c448:	3710      	adds	r7, #16
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	bf00      	nop
 800c450:	200030b8 	.word	0x200030b8

0800c454 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b086      	sub	sp, #24
 800c458:	af00      	add	r7, sp, #0
 800c45a:	60f8      	str	r0, [r7, #12]
 800c45c:	60b9      	str	r1, [r7, #8]
 800c45e:	607a      	str	r2, [r7, #4]
 800c460:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c462:	2300      	movs	r3, #0
 800c464:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	68ba      	ldr	r2, [r7, #8]
 800c46a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	68fa      	ldr	r2, [r7, #12]
 800c470:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c472:	68ba      	ldr	r2, [r7, #8]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	429a      	cmp	r2, r3
 800c478:	d812      	bhi.n	800c4a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c47a:	687a      	ldr	r2, [r7, #4]
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	1ad2      	subs	r2, r2, r3
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	699b      	ldr	r3, [r3, #24]
 800c484:	429a      	cmp	r2, r3
 800c486:	d302      	bcc.n	800c48e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c488:	2301      	movs	r3, #1
 800c48a:	617b      	str	r3, [r7, #20]
 800c48c:	e01b      	b.n	800c4c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c48e:	4b10      	ldr	r3, [pc, #64]	; (800c4d0 <prvInsertTimerInActiveList+0x7c>)
 800c490:	681a      	ldr	r2, [r3, #0]
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	3304      	adds	r3, #4
 800c496:	4619      	mov	r1, r3
 800c498:	4610      	mov	r0, r2
 800c49a:	f7fd fe3e 	bl	800a11a <vListInsert>
 800c49e:	e012      	b.n	800c4c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	429a      	cmp	r2, r3
 800c4a6:	d206      	bcs.n	800c4b6 <prvInsertTimerInActiveList+0x62>
 800c4a8:	68ba      	ldr	r2, [r7, #8]
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	d302      	bcc.n	800c4b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	617b      	str	r3, [r7, #20]
 800c4b4:	e007      	b.n	800c4c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c4b6:	4b07      	ldr	r3, [pc, #28]	; (800c4d4 <prvInsertTimerInActiveList+0x80>)
 800c4b8:	681a      	ldr	r2, [r3, #0]
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	3304      	adds	r3, #4
 800c4be:	4619      	mov	r1, r3
 800c4c0:	4610      	mov	r0, r2
 800c4c2:	f7fd fe2a 	bl	800a11a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c4c6:	697b      	ldr	r3, [r7, #20]
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3718      	adds	r7, #24
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	200030ac 	.word	0x200030ac
 800c4d4:	200030a8 	.word	0x200030a8

0800c4d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b08e      	sub	sp, #56	; 0x38
 800c4dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c4de:	e0ca      	b.n	800c676 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	da18      	bge.n	800c518 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c4e6:	1d3b      	adds	r3, r7, #4
 800c4e8:	3304      	adds	r3, #4
 800c4ea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d10a      	bne.n	800c508 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f6:	f383 8811 	msr	BASEPRI, r3
 800c4fa:	f3bf 8f6f 	isb	sy
 800c4fe:	f3bf 8f4f 	dsb	sy
 800c502:	61fb      	str	r3, [r7, #28]
}
 800c504:	bf00      	nop
 800c506:	e7fe      	b.n	800c506 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c50e:	6850      	ldr	r0, [r2, #4]
 800c510:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c512:	6892      	ldr	r2, [r2, #8]
 800c514:	4611      	mov	r1, r2
 800c516:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f2c0 80aa 	blt.w	800c674 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c526:	695b      	ldr	r3, [r3, #20]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d004      	beq.n	800c536 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c52e:	3304      	adds	r3, #4
 800c530:	4618      	mov	r0, r3
 800c532:	f7fd fe2b 	bl	800a18c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c536:	463b      	mov	r3, r7
 800c538:	4618      	mov	r0, r3
 800c53a:	f7ff ff6b 	bl	800c414 <prvSampleTimeNow>
 800c53e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2b09      	cmp	r3, #9
 800c544:	f200 8097 	bhi.w	800c676 <prvProcessReceivedCommands+0x19e>
 800c548:	a201      	add	r2, pc, #4	; (adr r2, 800c550 <prvProcessReceivedCommands+0x78>)
 800c54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c54e:	bf00      	nop
 800c550:	0800c579 	.word	0x0800c579
 800c554:	0800c579 	.word	0x0800c579
 800c558:	0800c579 	.word	0x0800c579
 800c55c:	0800c5ed 	.word	0x0800c5ed
 800c560:	0800c601 	.word	0x0800c601
 800c564:	0800c64b 	.word	0x0800c64b
 800c568:	0800c579 	.word	0x0800c579
 800c56c:	0800c579 	.word	0x0800c579
 800c570:	0800c5ed 	.word	0x0800c5ed
 800c574:	0800c601 	.word	0x0800c601
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c57a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c57e:	f043 0301 	orr.w	r3, r3, #1
 800c582:	b2da      	uxtb	r2, r3
 800c584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c586:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c58a:	68ba      	ldr	r2, [r7, #8]
 800c58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c58e:	699b      	ldr	r3, [r3, #24]
 800c590:	18d1      	adds	r1, r2, r3
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c596:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c598:	f7ff ff5c 	bl	800c454 <prvInsertTimerInActiveList>
 800c59c:	4603      	mov	r3, r0
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d069      	beq.n	800c676 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c5a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a4:	6a1b      	ldr	r3, [r3, #32]
 800c5a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5b0:	f003 0304 	and.w	r3, r3, #4
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d05e      	beq.n	800c676 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c5b8:	68ba      	ldr	r2, [r7, #8]
 800c5ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5bc:	699b      	ldr	r3, [r3, #24]
 800c5be:	441a      	add	r2, r3
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	9300      	str	r3, [sp, #0]
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	2100      	movs	r1, #0
 800c5c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5ca:	f7ff fe05 	bl	800c1d8 <xTimerGenericCommand>
 800c5ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c5d0:	6a3b      	ldr	r3, [r7, #32]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d14f      	bne.n	800c676 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5da:	f383 8811 	msr	BASEPRI, r3
 800c5de:	f3bf 8f6f 	isb	sy
 800c5e2:	f3bf 8f4f 	dsb	sy
 800c5e6:	61bb      	str	r3, [r7, #24]
}
 800c5e8:	bf00      	nop
 800c5ea:	e7fe      	b.n	800c5ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5f2:	f023 0301 	bic.w	r3, r3, #1
 800c5f6:	b2da      	uxtb	r2, r3
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c5fe:	e03a      	b.n	800c676 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c602:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c606:	f043 0301 	orr.w	r3, r3, #1
 800c60a:	b2da      	uxtb	r2, r3
 800c60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c612:	68ba      	ldr	r2, [r7, #8]
 800c614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c616:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c61a:	699b      	ldr	r3, [r3, #24]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d10a      	bne.n	800c636 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c624:	f383 8811 	msr	BASEPRI, r3
 800c628:	f3bf 8f6f 	isb	sy
 800c62c:	f3bf 8f4f 	dsb	sy
 800c630:	617b      	str	r3, [r7, #20]
}
 800c632:	bf00      	nop
 800c634:	e7fe      	b.n	800c634 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c638:	699a      	ldr	r2, [r3, #24]
 800c63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c63c:	18d1      	adds	r1, r2, r3
 800c63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c644:	f7ff ff06 	bl	800c454 <prvInsertTimerInActiveList>
					break;
 800c648:	e015      	b.n	800c676 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c64c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c650:	f003 0302 	and.w	r3, r3, #2
 800c654:	2b00      	cmp	r3, #0
 800c656:	d103      	bne.n	800c660 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c65a:	f000 fbe1 	bl	800ce20 <vPortFree>
 800c65e:	e00a      	b.n	800c676 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c662:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c666:	f023 0301 	bic.w	r3, r3, #1
 800c66a:	b2da      	uxtb	r2, r3
 800c66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c672:	e000      	b.n	800c676 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c674:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c676:	4b08      	ldr	r3, [pc, #32]	; (800c698 <prvProcessReceivedCommands+0x1c0>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	1d39      	adds	r1, r7, #4
 800c67c:	2200      	movs	r2, #0
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fe f93c 	bl	800a8fc <xQueueReceive>
 800c684:	4603      	mov	r3, r0
 800c686:	2b00      	cmp	r3, #0
 800c688:	f47f af2a 	bne.w	800c4e0 <prvProcessReceivedCommands+0x8>
	}
}
 800c68c:	bf00      	nop
 800c68e:	bf00      	nop
 800c690:	3730      	adds	r7, #48	; 0x30
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	200030b0 	.word	0x200030b0

0800c69c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b088      	sub	sp, #32
 800c6a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c6a2:	e048      	b.n	800c736 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c6a4:	4b2d      	ldr	r3, [pc, #180]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	68db      	ldr	r3, [r3, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6ae:	4b2b      	ldr	r3, [pc, #172]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	68db      	ldr	r3, [r3, #12]
 800c6b4:	68db      	ldr	r3, [r3, #12]
 800c6b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	4618      	mov	r0, r3
 800c6be:	f7fd fd65 	bl	800a18c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	68f8      	ldr	r0, [r7, #12]
 800c6c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6d0:	f003 0304 	and.w	r3, r3, #4
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d02e      	beq.n	800c736 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	699b      	ldr	r3, [r3, #24]
 800c6dc:	693a      	ldr	r2, [r7, #16]
 800c6de:	4413      	add	r3, r2
 800c6e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c6e2:	68ba      	ldr	r2, [r7, #8]
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d90e      	bls.n	800c708 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	68ba      	ldr	r2, [r7, #8]
 800c6ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c6f6:	4b19      	ldr	r3, [pc, #100]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	3304      	adds	r3, #4
 800c6fe:	4619      	mov	r1, r3
 800c700:	4610      	mov	r0, r2
 800c702:	f7fd fd0a 	bl	800a11a <vListInsert>
 800c706:	e016      	b.n	800c736 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c708:	2300      	movs	r3, #0
 800c70a:	9300      	str	r3, [sp, #0]
 800c70c:	2300      	movs	r3, #0
 800c70e:	693a      	ldr	r2, [r7, #16]
 800c710:	2100      	movs	r1, #0
 800c712:	68f8      	ldr	r0, [r7, #12]
 800c714:	f7ff fd60 	bl	800c1d8 <xTimerGenericCommand>
 800c718:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d10a      	bne.n	800c736 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c724:	f383 8811 	msr	BASEPRI, r3
 800c728:	f3bf 8f6f 	isb	sy
 800c72c:	f3bf 8f4f 	dsb	sy
 800c730:	603b      	str	r3, [r7, #0]
}
 800c732:	bf00      	nop
 800c734:	e7fe      	b.n	800c734 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c736:	4b09      	ldr	r3, [pc, #36]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1b1      	bne.n	800c6a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c740:	4b06      	ldr	r3, [pc, #24]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c746:	4b06      	ldr	r3, [pc, #24]	; (800c760 <prvSwitchTimerLists+0xc4>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a04      	ldr	r2, [pc, #16]	; (800c75c <prvSwitchTimerLists+0xc0>)
 800c74c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c74e:	4a04      	ldr	r2, [pc, #16]	; (800c760 <prvSwitchTimerLists+0xc4>)
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	6013      	str	r3, [r2, #0]
}
 800c754:	bf00      	nop
 800c756:	3718      	adds	r7, #24
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}
 800c75c:	200030a8 	.word	0x200030a8
 800c760:	200030ac 	.word	0x200030ac

0800c764 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b082      	sub	sp, #8
 800c768:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c76a:	f000 f96b 	bl	800ca44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c76e:	4b15      	ldr	r3, [pc, #84]	; (800c7c4 <prvCheckForValidListAndQueue+0x60>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d120      	bne.n	800c7b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c776:	4814      	ldr	r0, [pc, #80]	; (800c7c8 <prvCheckForValidListAndQueue+0x64>)
 800c778:	f7fd fc7e 	bl	800a078 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c77c:	4813      	ldr	r0, [pc, #76]	; (800c7cc <prvCheckForValidListAndQueue+0x68>)
 800c77e:	f7fd fc7b 	bl	800a078 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c782:	4b13      	ldr	r3, [pc, #76]	; (800c7d0 <prvCheckForValidListAndQueue+0x6c>)
 800c784:	4a10      	ldr	r2, [pc, #64]	; (800c7c8 <prvCheckForValidListAndQueue+0x64>)
 800c786:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c788:	4b12      	ldr	r3, [pc, #72]	; (800c7d4 <prvCheckForValidListAndQueue+0x70>)
 800c78a:	4a10      	ldr	r2, [pc, #64]	; (800c7cc <prvCheckForValidListAndQueue+0x68>)
 800c78c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c78e:	2300      	movs	r3, #0
 800c790:	9300      	str	r3, [sp, #0]
 800c792:	4b11      	ldr	r3, [pc, #68]	; (800c7d8 <prvCheckForValidListAndQueue+0x74>)
 800c794:	4a11      	ldr	r2, [pc, #68]	; (800c7dc <prvCheckForValidListAndQueue+0x78>)
 800c796:	2110      	movs	r1, #16
 800c798:	200a      	movs	r0, #10
 800c79a:	f7fd fd89 	bl	800a2b0 <xQueueGenericCreateStatic>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	4a08      	ldr	r2, [pc, #32]	; (800c7c4 <prvCheckForValidListAndQueue+0x60>)
 800c7a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c7a4:	4b07      	ldr	r3, [pc, #28]	; (800c7c4 <prvCheckForValidListAndQueue+0x60>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d005      	beq.n	800c7b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c7ac:	4b05      	ldr	r3, [pc, #20]	; (800c7c4 <prvCheckForValidListAndQueue+0x60>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	490b      	ldr	r1, [pc, #44]	; (800c7e0 <prvCheckForValidListAndQueue+0x7c>)
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f7fe fbb6 	bl	800af24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c7b8:	f000 f974 	bl	800caa4 <vPortExitCritical>
}
 800c7bc:	bf00      	nop
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	200030b0 	.word	0x200030b0
 800c7c8:	20003080 	.word	0x20003080
 800c7cc:	20003094 	.word	0x20003094
 800c7d0:	200030a8 	.word	0x200030a8
 800c7d4:	200030ac 	.word	0x200030ac
 800c7d8:	2000315c 	.word	0x2000315c
 800c7dc:	200030bc 	.word	0x200030bc
 800c7e0:	0800f144 	.word	0x0800f144

0800c7e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b085      	sub	sp, #20
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	3b04      	subs	r3, #4
 800c7f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c7fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	3b04      	subs	r3, #4
 800c802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	f023 0201 	bic.w	r2, r3, #1
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	3b04      	subs	r3, #4
 800c812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c814:	4a0c      	ldr	r2, [pc, #48]	; (800c848 <pxPortInitialiseStack+0x64>)
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	3b14      	subs	r3, #20
 800c81e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	3b04      	subs	r3, #4
 800c82a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f06f 0202 	mvn.w	r2, #2
 800c832:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	3b20      	subs	r3, #32
 800c838:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c83a:	68fb      	ldr	r3, [r7, #12]
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3714      	adds	r7, #20
 800c840:	46bd      	mov	sp, r7
 800c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c846:	4770      	bx	lr
 800c848:	0800c84d 	.word	0x0800c84d

0800c84c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c84c:	b480      	push	{r7}
 800c84e:	b085      	sub	sp, #20
 800c850:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c852:	2300      	movs	r3, #0
 800c854:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c856:	4b12      	ldr	r3, [pc, #72]	; (800c8a0 <prvTaskExitError+0x54>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c85e:	d00a      	beq.n	800c876 <prvTaskExitError+0x2a>
	__asm volatile
 800c860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c864:	f383 8811 	msr	BASEPRI, r3
 800c868:	f3bf 8f6f 	isb	sy
 800c86c:	f3bf 8f4f 	dsb	sy
 800c870:	60fb      	str	r3, [r7, #12]
}
 800c872:	bf00      	nop
 800c874:	e7fe      	b.n	800c874 <prvTaskExitError+0x28>
	__asm volatile
 800c876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c87a:	f383 8811 	msr	BASEPRI, r3
 800c87e:	f3bf 8f6f 	isb	sy
 800c882:	f3bf 8f4f 	dsb	sy
 800c886:	60bb      	str	r3, [r7, #8]
}
 800c888:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c88a:	bf00      	nop
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d0fc      	beq.n	800c88c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c892:	bf00      	nop
 800c894:	bf00      	nop
 800c896:	3714      	adds	r7, #20
 800c898:	46bd      	mov	sp, r7
 800c89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89e:	4770      	bx	lr
 800c8a0:	20000040 	.word	0x20000040
	...

0800c8b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c8b0:	4b07      	ldr	r3, [pc, #28]	; (800c8d0 <pxCurrentTCBConst2>)
 800c8b2:	6819      	ldr	r1, [r3, #0]
 800c8b4:	6808      	ldr	r0, [r1, #0]
 800c8b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ba:	f380 8809 	msr	PSP, r0
 800c8be:	f3bf 8f6f 	isb	sy
 800c8c2:	f04f 0000 	mov.w	r0, #0
 800c8c6:	f380 8811 	msr	BASEPRI, r0
 800c8ca:	4770      	bx	lr
 800c8cc:	f3af 8000 	nop.w

0800c8d0 <pxCurrentTCBConst2>:
 800c8d0:	20002b80 	.word	0x20002b80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c8d4:	bf00      	nop
 800c8d6:	bf00      	nop

0800c8d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c8d8:	4808      	ldr	r0, [pc, #32]	; (800c8fc <prvPortStartFirstTask+0x24>)
 800c8da:	6800      	ldr	r0, [r0, #0]
 800c8dc:	6800      	ldr	r0, [r0, #0]
 800c8de:	f380 8808 	msr	MSP, r0
 800c8e2:	f04f 0000 	mov.w	r0, #0
 800c8e6:	f380 8814 	msr	CONTROL, r0
 800c8ea:	b662      	cpsie	i
 800c8ec:	b661      	cpsie	f
 800c8ee:	f3bf 8f4f 	dsb	sy
 800c8f2:	f3bf 8f6f 	isb	sy
 800c8f6:	df00      	svc	0
 800c8f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c8fa:	bf00      	nop
 800c8fc:	e000ed08 	.word	0xe000ed08

0800c900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b086      	sub	sp, #24
 800c904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c906:	4b46      	ldr	r3, [pc, #280]	; (800ca20 <xPortStartScheduler+0x120>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	4a46      	ldr	r2, [pc, #280]	; (800ca24 <xPortStartScheduler+0x124>)
 800c90c:	4293      	cmp	r3, r2
 800c90e:	d10a      	bne.n	800c926 <xPortStartScheduler+0x26>
	__asm volatile
 800c910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c914:	f383 8811 	msr	BASEPRI, r3
 800c918:	f3bf 8f6f 	isb	sy
 800c91c:	f3bf 8f4f 	dsb	sy
 800c920:	613b      	str	r3, [r7, #16]
}
 800c922:	bf00      	nop
 800c924:	e7fe      	b.n	800c924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c926:	4b3e      	ldr	r3, [pc, #248]	; (800ca20 <xPortStartScheduler+0x120>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a3f      	ldr	r2, [pc, #252]	; (800ca28 <xPortStartScheduler+0x128>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d10a      	bne.n	800c946 <xPortStartScheduler+0x46>
	__asm volatile
 800c930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c934:	f383 8811 	msr	BASEPRI, r3
 800c938:	f3bf 8f6f 	isb	sy
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	60fb      	str	r3, [r7, #12]
}
 800c942:	bf00      	nop
 800c944:	e7fe      	b.n	800c944 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c946:	4b39      	ldr	r3, [pc, #228]	; (800ca2c <xPortStartScheduler+0x12c>)
 800c948:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	22ff      	movs	r2, #255	; 0xff
 800c956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c960:	78fb      	ldrb	r3, [r7, #3]
 800c962:	b2db      	uxtb	r3, r3
 800c964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c968:	b2da      	uxtb	r2, r3
 800c96a:	4b31      	ldr	r3, [pc, #196]	; (800ca30 <xPortStartScheduler+0x130>)
 800c96c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c96e:	4b31      	ldr	r3, [pc, #196]	; (800ca34 <xPortStartScheduler+0x134>)
 800c970:	2207      	movs	r2, #7
 800c972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c974:	e009      	b.n	800c98a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c976:	4b2f      	ldr	r3, [pc, #188]	; (800ca34 <xPortStartScheduler+0x134>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	3b01      	subs	r3, #1
 800c97c:	4a2d      	ldr	r2, [pc, #180]	; (800ca34 <xPortStartScheduler+0x134>)
 800c97e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c980:	78fb      	ldrb	r3, [r7, #3]
 800c982:	b2db      	uxtb	r3, r3
 800c984:	005b      	lsls	r3, r3, #1
 800c986:	b2db      	uxtb	r3, r3
 800c988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c98a:	78fb      	ldrb	r3, [r7, #3]
 800c98c:	b2db      	uxtb	r3, r3
 800c98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c992:	2b80      	cmp	r3, #128	; 0x80
 800c994:	d0ef      	beq.n	800c976 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c996:	4b27      	ldr	r3, [pc, #156]	; (800ca34 <xPortStartScheduler+0x134>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f1c3 0307 	rsb	r3, r3, #7
 800c99e:	2b04      	cmp	r3, #4
 800c9a0:	d00a      	beq.n	800c9b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	60bb      	str	r3, [r7, #8]
}
 800c9b4:	bf00      	nop
 800c9b6:	e7fe      	b.n	800c9b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c9b8:	4b1e      	ldr	r3, [pc, #120]	; (800ca34 <xPortStartScheduler+0x134>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	021b      	lsls	r3, r3, #8
 800c9be:	4a1d      	ldr	r2, [pc, #116]	; (800ca34 <xPortStartScheduler+0x134>)
 800c9c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c9c2:	4b1c      	ldr	r3, [pc, #112]	; (800ca34 <xPortStartScheduler+0x134>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c9ca:	4a1a      	ldr	r2, [pc, #104]	; (800ca34 <xPortStartScheduler+0x134>)
 800c9cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	b2da      	uxtb	r2, r3
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c9d6:	4b18      	ldr	r3, [pc, #96]	; (800ca38 <xPortStartScheduler+0x138>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a17      	ldr	r2, [pc, #92]	; (800ca38 <xPortStartScheduler+0x138>)
 800c9dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c9e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c9e2:	4b15      	ldr	r3, [pc, #84]	; (800ca38 <xPortStartScheduler+0x138>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	4a14      	ldr	r2, [pc, #80]	; (800ca38 <xPortStartScheduler+0x138>)
 800c9e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c9ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c9ee:	f000 f8dd 	bl	800cbac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c9f2:	4b12      	ldr	r3, [pc, #72]	; (800ca3c <xPortStartScheduler+0x13c>)
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c9f8:	f000 f8fc 	bl	800cbf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c9fc:	4b10      	ldr	r3, [pc, #64]	; (800ca40 <xPortStartScheduler+0x140>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	4a0f      	ldr	r2, [pc, #60]	; (800ca40 <xPortStartScheduler+0x140>)
 800ca02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ca06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ca08:	f7ff ff66 	bl	800c8d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ca0c:	f7fe ff38 	bl	800b880 <vTaskSwitchContext>
	prvTaskExitError();
 800ca10:	f7ff ff1c 	bl	800c84c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3718      	adds	r7, #24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
 800ca1e:	bf00      	nop
 800ca20:	e000ed00 	.word	0xe000ed00
 800ca24:	410fc271 	.word	0x410fc271
 800ca28:	410fc270 	.word	0x410fc270
 800ca2c:	e000e400 	.word	0xe000e400
 800ca30:	200031ac 	.word	0x200031ac
 800ca34:	200031b0 	.word	0x200031b0
 800ca38:	e000ed20 	.word	0xe000ed20
 800ca3c:	20000040 	.word	0x20000040
 800ca40:	e000ef34 	.word	0xe000ef34

0800ca44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
	__asm volatile
 800ca4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca4e:	f383 8811 	msr	BASEPRI, r3
 800ca52:	f3bf 8f6f 	isb	sy
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	607b      	str	r3, [r7, #4]
}
 800ca5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ca5e:	4b0f      	ldr	r3, [pc, #60]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	3301      	adds	r3, #1
 800ca64:	4a0d      	ldr	r2, [pc, #52]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ca68:	4b0c      	ldr	r3, [pc, #48]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d10f      	bne.n	800ca90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ca70:	4b0b      	ldr	r3, [pc, #44]	; (800caa0 <vPortEnterCritical+0x5c>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	b2db      	uxtb	r3, r3
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d00a      	beq.n	800ca90 <vPortEnterCritical+0x4c>
	__asm volatile
 800ca7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca7e:	f383 8811 	msr	BASEPRI, r3
 800ca82:	f3bf 8f6f 	isb	sy
 800ca86:	f3bf 8f4f 	dsb	sy
 800ca8a:	603b      	str	r3, [r7, #0]
}
 800ca8c:	bf00      	nop
 800ca8e:	e7fe      	b.n	800ca8e <vPortEnterCritical+0x4a>
	}
}
 800ca90:	bf00      	nop
 800ca92:	370c      	adds	r7, #12
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr
 800ca9c:	20000040 	.word	0x20000040
 800caa0:	e000ed04 	.word	0xe000ed04

0800caa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800caaa:	4b12      	ldr	r3, [pc, #72]	; (800caf4 <vPortExitCritical+0x50>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10a      	bne.n	800cac8 <vPortExitCritical+0x24>
	__asm volatile
 800cab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	607b      	str	r3, [r7, #4]
}
 800cac4:	bf00      	nop
 800cac6:	e7fe      	b.n	800cac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cac8:	4b0a      	ldr	r3, [pc, #40]	; (800caf4 <vPortExitCritical+0x50>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3b01      	subs	r3, #1
 800cace:	4a09      	ldr	r2, [pc, #36]	; (800caf4 <vPortExitCritical+0x50>)
 800cad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cad2:	4b08      	ldr	r3, [pc, #32]	; (800caf4 <vPortExitCritical+0x50>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d105      	bne.n	800cae6 <vPortExitCritical+0x42>
 800cada:	2300      	movs	r3, #0
 800cadc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	f383 8811 	msr	BASEPRI, r3
}
 800cae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cae6:	bf00      	nop
 800cae8:	370c      	adds	r7, #12
 800caea:	46bd      	mov	sp, r7
 800caec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf0:	4770      	bx	lr
 800caf2:	bf00      	nop
 800caf4:	20000040 	.word	0x20000040
	...

0800cb00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cb00:	f3ef 8009 	mrs	r0, PSP
 800cb04:	f3bf 8f6f 	isb	sy
 800cb08:	4b15      	ldr	r3, [pc, #84]	; (800cb60 <pxCurrentTCBConst>)
 800cb0a:	681a      	ldr	r2, [r3, #0]
 800cb0c:	f01e 0f10 	tst.w	lr, #16
 800cb10:	bf08      	it	eq
 800cb12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cb16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1a:	6010      	str	r0, [r2, #0]
 800cb1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cb20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cb24:	f380 8811 	msr	BASEPRI, r0
 800cb28:	f3bf 8f4f 	dsb	sy
 800cb2c:	f3bf 8f6f 	isb	sy
 800cb30:	f7fe fea6 	bl	800b880 <vTaskSwitchContext>
 800cb34:	f04f 0000 	mov.w	r0, #0
 800cb38:	f380 8811 	msr	BASEPRI, r0
 800cb3c:	bc09      	pop	{r0, r3}
 800cb3e:	6819      	ldr	r1, [r3, #0]
 800cb40:	6808      	ldr	r0, [r1, #0]
 800cb42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb46:	f01e 0f10 	tst.w	lr, #16
 800cb4a:	bf08      	it	eq
 800cb4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cb50:	f380 8809 	msr	PSP, r0
 800cb54:	f3bf 8f6f 	isb	sy
 800cb58:	4770      	bx	lr
 800cb5a:	bf00      	nop
 800cb5c:	f3af 8000 	nop.w

0800cb60 <pxCurrentTCBConst>:
 800cb60:	20002b80 	.word	0x20002b80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cb64:	bf00      	nop
 800cb66:	bf00      	nop

0800cb68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
	__asm volatile
 800cb6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb72:	f383 8811 	msr	BASEPRI, r3
 800cb76:	f3bf 8f6f 	isb	sy
 800cb7a:	f3bf 8f4f 	dsb	sy
 800cb7e:	607b      	str	r3, [r7, #4]
}
 800cb80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cb82:	f7fe fdc3 	bl	800b70c <xTaskIncrementTick>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d003      	beq.n	800cb94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cb8c:	4b06      	ldr	r3, [pc, #24]	; (800cba8 <xPortSysTickHandler+0x40>)
 800cb8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb92:	601a      	str	r2, [r3, #0]
 800cb94:	2300      	movs	r3, #0
 800cb96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	f383 8811 	msr	BASEPRI, r3
}
 800cb9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cba0:	bf00      	nop
 800cba2:	3708      	adds	r7, #8
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}
 800cba8:	e000ed04 	.word	0xe000ed04

0800cbac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cbac:	b480      	push	{r7}
 800cbae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cbb0:	4b0b      	ldr	r3, [pc, #44]	; (800cbe0 <vPortSetupTimerInterrupt+0x34>)
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cbb6:	4b0b      	ldr	r3, [pc, #44]	; (800cbe4 <vPortSetupTimerInterrupt+0x38>)
 800cbb8:	2200      	movs	r2, #0
 800cbba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cbbc:	4b0a      	ldr	r3, [pc, #40]	; (800cbe8 <vPortSetupTimerInterrupt+0x3c>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	4a0a      	ldr	r2, [pc, #40]	; (800cbec <vPortSetupTimerInterrupt+0x40>)
 800cbc2:	fba2 2303 	umull	r2, r3, r2, r3
 800cbc6:	099b      	lsrs	r3, r3, #6
 800cbc8:	4a09      	ldr	r2, [pc, #36]	; (800cbf0 <vPortSetupTimerInterrupt+0x44>)
 800cbca:	3b01      	subs	r3, #1
 800cbcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cbce:	4b04      	ldr	r3, [pc, #16]	; (800cbe0 <vPortSetupTimerInterrupt+0x34>)
 800cbd0:	2207      	movs	r2, #7
 800cbd2:	601a      	str	r2, [r3, #0]
}
 800cbd4:	bf00      	nop
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	e000e010 	.word	0xe000e010
 800cbe4:	e000e018 	.word	0xe000e018
 800cbe8:	20000034 	.word	0x20000034
 800cbec:	10624dd3 	.word	0x10624dd3
 800cbf0:	e000e014 	.word	0xe000e014

0800cbf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cbf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cc04 <vPortEnableVFP+0x10>
 800cbf8:	6801      	ldr	r1, [r0, #0]
 800cbfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cbfe:	6001      	str	r1, [r0, #0]
 800cc00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cc02:	bf00      	nop
 800cc04:	e000ed88 	.word	0xe000ed88

0800cc08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cc08:	b480      	push	{r7}
 800cc0a:	b085      	sub	sp, #20
 800cc0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cc0e:	f3ef 8305 	mrs	r3, IPSR
 800cc12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2b0f      	cmp	r3, #15
 800cc18:	d914      	bls.n	800cc44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cc1a:	4a17      	ldr	r2, [pc, #92]	; (800cc78 <vPortValidateInterruptPriority+0x70>)
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	4413      	add	r3, r2
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cc24:	4b15      	ldr	r3, [pc, #84]	; (800cc7c <vPortValidateInterruptPriority+0x74>)
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	7afa      	ldrb	r2, [r7, #11]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d20a      	bcs.n	800cc44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cc2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc32:	f383 8811 	msr	BASEPRI, r3
 800cc36:	f3bf 8f6f 	isb	sy
 800cc3a:	f3bf 8f4f 	dsb	sy
 800cc3e:	607b      	str	r3, [r7, #4]
}
 800cc40:	bf00      	nop
 800cc42:	e7fe      	b.n	800cc42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cc44:	4b0e      	ldr	r3, [pc, #56]	; (800cc80 <vPortValidateInterruptPriority+0x78>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cc4c:	4b0d      	ldr	r3, [pc, #52]	; (800cc84 <vPortValidateInterruptPriority+0x7c>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d90a      	bls.n	800cc6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cc54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc58:	f383 8811 	msr	BASEPRI, r3
 800cc5c:	f3bf 8f6f 	isb	sy
 800cc60:	f3bf 8f4f 	dsb	sy
 800cc64:	603b      	str	r3, [r7, #0]
}
 800cc66:	bf00      	nop
 800cc68:	e7fe      	b.n	800cc68 <vPortValidateInterruptPriority+0x60>
	}
 800cc6a:	bf00      	nop
 800cc6c:	3714      	adds	r7, #20
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop
 800cc78:	e000e3f0 	.word	0xe000e3f0
 800cc7c:	200031ac 	.word	0x200031ac
 800cc80:	e000ed0c 	.word	0xe000ed0c
 800cc84:	200031b0 	.word	0x200031b0

0800cc88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b08a      	sub	sp, #40	; 0x28
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cc90:	2300      	movs	r3, #0
 800cc92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cc94:	f7fe fc7e 	bl	800b594 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cc98:	4b5b      	ldr	r3, [pc, #364]	; (800ce08 <pvPortMalloc+0x180>)
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d101      	bne.n	800cca4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cca0:	f000 f920 	bl	800cee4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cca4:	4b59      	ldr	r3, [pc, #356]	; (800ce0c <pvPortMalloc+0x184>)
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4013      	ands	r3, r2
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	f040 8093 	bne.w	800cdd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d01d      	beq.n	800ccf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ccb8:	2208      	movs	r2, #8
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4413      	add	r3, r2
 800ccbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f003 0307 	and.w	r3, r3, #7
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d014      	beq.n	800ccf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f023 0307 	bic.w	r3, r3, #7
 800ccd0:	3308      	adds	r3, #8
 800ccd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f003 0307 	and.w	r3, r3, #7
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d00a      	beq.n	800ccf4 <pvPortMalloc+0x6c>
	__asm volatile
 800ccde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce2:	f383 8811 	msr	BASEPRI, r3
 800cce6:	f3bf 8f6f 	isb	sy
 800ccea:	f3bf 8f4f 	dsb	sy
 800ccee:	617b      	str	r3, [r7, #20]
}
 800ccf0:	bf00      	nop
 800ccf2:	e7fe      	b.n	800ccf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d06e      	beq.n	800cdd8 <pvPortMalloc+0x150>
 800ccfa:	4b45      	ldr	r3, [pc, #276]	; (800ce10 <pvPortMalloc+0x188>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d869      	bhi.n	800cdd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cd04:	4b43      	ldr	r3, [pc, #268]	; (800ce14 <pvPortMalloc+0x18c>)
 800cd06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cd08:	4b42      	ldr	r3, [pc, #264]	; (800ce14 <pvPortMalloc+0x18c>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd0e:	e004      	b.n	800cd1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	687a      	ldr	r2, [r7, #4]
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d903      	bls.n	800cd2c <pvPortMalloc+0xa4>
 800cd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1f1      	bne.n	800cd10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cd2c:	4b36      	ldr	r3, [pc, #216]	; (800ce08 <pvPortMalloc+0x180>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d050      	beq.n	800cdd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cd36:	6a3b      	ldr	r3, [r7, #32]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	2208      	movs	r2, #8
 800cd3c:	4413      	add	r3, r2
 800cd3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd42:	681a      	ldr	r2, [r3, #0]
 800cd44:	6a3b      	ldr	r3, [r7, #32]
 800cd46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cd48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd4a:	685a      	ldr	r2, [r3, #4]
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	1ad2      	subs	r2, r2, r3
 800cd50:	2308      	movs	r3, #8
 800cd52:	005b      	lsls	r3, r3, #1
 800cd54:	429a      	cmp	r2, r3
 800cd56:	d91f      	bls.n	800cd98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cd58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd60:	69bb      	ldr	r3, [r7, #24]
 800cd62:	f003 0307 	and.w	r3, r3, #7
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d00a      	beq.n	800cd80 <pvPortMalloc+0xf8>
	__asm volatile
 800cd6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd6e:	f383 8811 	msr	BASEPRI, r3
 800cd72:	f3bf 8f6f 	isb	sy
 800cd76:	f3bf 8f4f 	dsb	sy
 800cd7a:	613b      	str	r3, [r7, #16]
}
 800cd7c:	bf00      	nop
 800cd7e:	e7fe      	b.n	800cd7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cd80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd82:	685a      	ldr	r2, [r3, #4]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	1ad2      	subs	r2, r2, r3
 800cd88:	69bb      	ldr	r3, [r7, #24]
 800cd8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cd92:	69b8      	ldr	r0, [r7, #24]
 800cd94:	f000 f908 	bl	800cfa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cd98:	4b1d      	ldr	r3, [pc, #116]	; (800ce10 <pvPortMalloc+0x188>)
 800cd9a:	681a      	ldr	r2, [r3, #0]
 800cd9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	1ad3      	subs	r3, r2, r3
 800cda2:	4a1b      	ldr	r2, [pc, #108]	; (800ce10 <pvPortMalloc+0x188>)
 800cda4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cda6:	4b1a      	ldr	r3, [pc, #104]	; (800ce10 <pvPortMalloc+0x188>)
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	4b1b      	ldr	r3, [pc, #108]	; (800ce18 <pvPortMalloc+0x190>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	429a      	cmp	r2, r3
 800cdb0:	d203      	bcs.n	800cdba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cdb2:	4b17      	ldr	r3, [pc, #92]	; (800ce10 <pvPortMalloc+0x188>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a18      	ldr	r2, [pc, #96]	; (800ce18 <pvPortMalloc+0x190>)
 800cdb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdbc:	685a      	ldr	r2, [r3, #4]
 800cdbe:	4b13      	ldr	r3, [pc, #76]	; (800ce0c <pvPortMalloc+0x184>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	431a      	orrs	r2, r3
 800cdc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cdc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdca:	2200      	movs	r2, #0
 800cdcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cdce:	4b13      	ldr	r3, [pc, #76]	; (800ce1c <pvPortMalloc+0x194>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	4a11      	ldr	r2, [pc, #68]	; (800ce1c <pvPortMalloc+0x194>)
 800cdd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cdd8:	f7fe fbea 	bl	800b5b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	f003 0307 	and.w	r3, r3, #7
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00a      	beq.n	800cdfc <pvPortMalloc+0x174>
	__asm volatile
 800cde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	60fb      	str	r3, [r7, #12]
}
 800cdf8:	bf00      	nop
 800cdfa:	e7fe      	b.n	800cdfa <pvPortMalloc+0x172>
	return pvReturn;
 800cdfc:	69fb      	ldr	r3, [r7, #28]
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3728      	adds	r7, #40	; 0x28
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
 800ce06:	bf00      	nop
 800ce08:	20003d74 	.word	0x20003d74
 800ce0c:	20003d88 	.word	0x20003d88
 800ce10:	20003d78 	.word	0x20003d78
 800ce14:	20003d6c 	.word	0x20003d6c
 800ce18:	20003d7c 	.word	0x20003d7c
 800ce1c:	20003d80 	.word	0x20003d80

0800ce20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b086      	sub	sp, #24
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d04d      	beq.n	800cece <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ce32:	2308      	movs	r3, #8
 800ce34:	425b      	negs	r3, r3
 800ce36:	697a      	ldr	r2, [r7, #20]
 800ce38:	4413      	add	r3, r2
 800ce3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	685a      	ldr	r2, [r3, #4]
 800ce44:	4b24      	ldr	r3, [pc, #144]	; (800ced8 <vPortFree+0xb8>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	4013      	ands	r3, r2
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d10a      	bne.n	800ce64 <vPortFree+0x44>
	__asm volatile
 800ce4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce52:	f383 8811 	msr	BASEPRI, r3
 800ce56:	f3bf 8f6f 	isb	sy
 800ce5a:	f3bf 8f4f 	dsb	sy
 800ce5e:	60fb      	str	r3, [r7, #12]
}
 800ce60:	bf00      	nop
 800ce62:	e7fe      	b.n	800ce62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d00a      	beq.n	800ce82 <vPortFree+0x62>
	__asm volatile
 800ce6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce70:	f383 8811 	msr	BASEPRI, r3
 800ce74:	f3bf 8f6f 	isb	sy
 800ce78:	f3bf 8f4f 	dsb	sy
 800ce7c:	60bb      	str	r3, [r7, #8]
}
 800ce7e:	bf00      	nop
 800ce80:	e7fe      	b.n	800ce80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	685a      	ldr	r2, [r3, #4]
 800ce86:	4b14      	ldr	r3, [pc, #80]	; (800ced8 <vPortFree+0xb8>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4013      	ands	r3, r2
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d01e      	beq.n	800cece <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d11a      	bne.n	800cece <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	685a      	ldr	r2, [r3, #4]
 800ce9c:	4b0e      	ldr	r3, [pc, #56]	; (800ced8 <vPortFree+0xb8>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	43db      	mvns	r3, r3
 800cea2:	401a      	ands	r2, r3
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cea8:	f7fe fb74 	bl	800b594 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	685a      	ldr	r2, [r3, #4]
 800ceb0:	4b0a      	ldr	r3, [pc, #40]	; (800cedc <vPortFree+0xbc>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	4413      	add	r3, r2
 800ceb6:	4a09      	ldr	r2, [pc, #36]	; (800cedc <vPortFree+0xbc>)
 800ceb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ceba:	6938      	ldr	r0, [r7, #16]
 800cebc:	f000 f874 	bl	800cfa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cec0:	4b07      	ldr	r3, [pc, #28]	; (800cee0 <vPortFree+0xc0>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	3301      	adds	r3, #1
 800cec6:	4a06      	ldr	r2, [pc, #24]	; (800cee0 <vPortFree+0xc0>)
 800cec8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ceca:	f7fe fb71 	bl	800b5b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cece:	bf00      	nop
 800ced0:	3718      	adds	r7, #24
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	20003d88 	.word	0x20003d88
 800cedc:	20003d78 	.word	0x20003d78
 800cee0:	20003d84 	.word	0x20003d84

0800cee4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cee4:	b480      	push	{r7}
 800cee6:	b085      	sub	sp, #20
 800cee8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ceea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ceee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cef0:	4b27      	ldr	r3, [pc, #156]	; (800cf90 <prvHeapInit+0xac>)
 800cef2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	f003 0307 	and.w	r3, r3, #7
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d00c      	beq.n	800cf18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	3307      	adds	r3, #7
 800cf02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f023 0307 	bic.w	r3, r3, #7
 800cf0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cf0c:	68ba      	ldr	r2, [r7, #8]
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	1ad3      	subs	r3, r2, r3
 800cf12:	4a1f      	ldr	r2, [pc, #124]	; (800cf90 <prvHeapInit+0xac>)
 800cf14:	4413      	add	r3, r2
 800cf16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cf1c:	4a1d      	ldr	r2, [pc, #116]	; (800cf94 <prvHeapInit+0xb0>)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cf22:	4b1c      	ldr	r3, [pc, #112]	; (800cf94 <prvHeapInit+0xb0>)
 800cf24:	2200      	movs	r2, #0
 800cf26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	68ba      	ldr	r2, [r7, #8]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cf30:	2208      	movs	r2, #8
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	1a9b      	subs	r3, r3, r2
 800cf36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f023 0307 	bic.w	r3, r3, #7
 800cf3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	4a15      	ldr	r2, [pc, #84]	; (800cf98 <prvHeapInit+0xb4>)
 800cf44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cf46:	4b14      	ldr	r3, [pc, #80]	; (800cf98 <prvHeapInit+0xb4>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cf4e:	4b12      	ldr	r3, [pc, #72]	; (800cf98 <prvHeapInit+0xb4>)
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	2200      	movs	r2, #0
 800cf54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	68fa      	ldr	r2, [r7, #12]
 800cf5e:	1ad2      	subs	r2, r2, r3
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cf64:	4b0c      	ldr	r3, [pc, #48]	; (800cf98 <prvHeapInit+0xb4>)
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	4a0a      	ldr	r2, [pc, #40]	; (800cf9c <prvHeapInit+0xb8>)
 800cf72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	4a09      	ldr	r2, [pc, #36]	; (800cfa0 <prvHeapInit+0xbc>)
 800cf7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cf7c:	4b09      	ldr	r3, [pc, #36]	; (800cfa4 <prvHeapInit+0xc0>)
 800cf7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cf82:	601a      	str	r2, [r3, #0]
}
 800cf84:	bf00      	nop
 800cf86:	3714      	adds	r7, #20
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8e:	4770      	bx	lr
 800cf90:	200031b4 	.word	0x200031b4
 800cf94:	20003d6c 	.word	0x20003d6c
 800cf98:	20003d74 	.word	0x20003d74
 800cf9c:	20003d7c 	.word	0x20003d7c
 800cfa0:	20003d78 	.word	0x20003d78
 800cfa4:	20003d88 	.word	0x20003d88

0800cfa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b085      	sub	sp, #20
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cfb0:	4b28      	ldr	r3, [pc, #160]	; (800d054 <prvInsertBlockIntoFreeList+0xac>)
 800cfb2:	60fb      	str	r3, [r7, #12]
 800cfb4:	e002      	b.n	800cfbc <prvInsertBlockIntoFreeList+0x14>
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	60fb      	str	r3, [r7, #12]
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	687a      	ldr	r2, [r7, #4]
 800cfc2:	429a      	cmp	r2, r3
 800cfc4:	d8f7      	bhi.n	800cfb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	685b      	ldr	r3, [r3, #4]
 800cfce:	68ba      	ldr	r2, [r7, #8]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d108      	bne.n	800cfea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	685a      	ldr	r2, [r3, #4]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	441a      	add	r2, r3
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	685b      	ldr	r3, [r3, #4]
 800cff2:	68ba      	ldr	r2, [r7, #8]
 800cff4:	441a      	add	r2, r3
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d118      	bne.n	800d030 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	4b15      	ldr	r3, [pc, #84]	; (800d058 <prvInsertBlockIntoFreeList+0xb0>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	429a      	cmp	r2, r3
 800d008:	d00d      	beq.n	800d026 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	685a      	ldr	r2, [r3, #4]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	441a      	add	r2, r3
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	681a      	ldr	r2, [r3, #0]
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	601a      	str	r2, [r3, #0]
 800d024:	e008      	b.n	800d038 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d026:	4b0c      	ldr	r3, [pc, #48]	; (800d058 <prvInsertBlockIntoFreeList+0xb0>)
 800d028:	681a      	ldr	r2, [r3, #0]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	601a      	str	r2, [r3, #0]
 800d02e:	e003      	b.n	800d038 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	681a      	ldr	r2, [r3, #0]
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d038:	68fa      	ldr	r2, [r7, #12]
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	429a      	cmp	r2, r3
 800d03e:	d002      	beq.n	800d046 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	687a      	ldr	r2, [r7, #4]
 800d044:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d046:	bf00      	nop
 800d048:	3714      	adds	r7, #20
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr
 800d052:	bf00      	nop
 800d054:	20003d6c 	.word	0x20003d6c
 800d058:	20003d74 	.word	0x20003d74

0800d05c <__errno>:
 800d05c:	4b01      	ldr	r3, [pc, #4]	; (800d064 <__errno+0x8>)
 800d05e:	6818      	ldr	r0, [r3, #0]
 800d060:	4770      	bx	lr
 800d062:	bf00      	nop
 800d064:	20000044 	.word	0x20000044

0800d068 <__libc_init_array>:
 800d068:	b570      	push	{r4, r5, r6, lr}
 800d06a:	4d0d      	ldr	r5, [pc, #52]	; (800d0a0 <__libc_init_array+0x38>)
 800d06c:	4c0d      	ldr	r4, [pc, #52]	; (800d0a4 <__libc_init_array+0x3c>)
 800d06e:	1b64      	subs	r4, r4, r5
 800d070:	10a4      	asrs	r4, r4, #2
 800d072:	2600      	movs	r6, #0
 800d074:	42a6      	cmp	r6, r4
 800d076:	d109      	bne.n	800d08c <__libc_init_array+0x24>
 800d078:	4d0b      	ldr	r5, [pc, #44]	; (800d0a8 <__libc_init_array+0x40>)
 800d07a:	4c0c      	ldr	r4, [pc, #48]	; (800d0ac <__libc_init_array+0x44>)
 800d07c:	f002 f822 	bl	800f0c4 <_init>
 800d080:	1b64      	subs	r4, r4, r5
 800d082:	10a4      	asrs	r4, r4, #2
 800d084:	2600      	movs	r6, #0
 800d086:	42a6      	cmp	r6, r4
 800d088:	d105      	bne.n	800d096 <__libc_init_array+0x2e>
 800d08a:	bd70      	pop	{r4, r5, r6, pc}
 800d08c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d090:	4798      	blx	r3
 800d092:	3601      	adds	r6, #1
 800d094:	e7ee      	b.n	800d074 <__libc_init_array+0xc>
 800d096:	f855 3b04 	ldr.w	r3, [r5], #4
 800d09a:	4798      	blx	r3
 800d09c:	3601      	adds	r6, #1
 800d09e:	e7f2      	b.n	800d086 <__libc_init_array+0x1e>
 800d0a0:	0800f990 	.word	0x0800f990
 800d0a4:	0800f990 	.word	0x0800f990
 800d0a8:	0800f990 	.word	0x0800f990
 800d0ac:	0800f994 	.word	0x0800f994

0800d0b0 <__retarget_lock_acquire_recursive>:
 800d0b0:	4770      	bx	lr

0800d0b2 <__retarget_lock_release_recursive>:
 800d0b2:	4770      	bx	lr

0800d0b4 <memcpy>:
 800d0b4:	440a      	add	r2, r1
 800d0b6:	4291      	cmp	r1, r2
 800d0b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d0bc:	d100      	bne.n	800d0c0 <memcpy+0xc>
 800d0be:	4770      	bx	lr
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d0ca:	4291      	cmp	r1, r2
 800d0cc:	d1f9      	bne.n	800d0c2 <memcpy+0xe>
 800d0ce:	bd10      	pop	{r4, pc}

0800d0d0 <memset>:
 800d0d0:	4402      	add	r2, r0
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d100      	bne.n	800d0da <memset+0xa>
 800d0d8:	4770      	bx	lr
 800d0da:	f803 1b01 	strb.w	r1, [r3], #1
 800d0de:	e7f9      	b.n	800d0d4 <memset+0x4>

0800d0e0 <cleanup_glue>:
 800d0e0:	b538      	push	{r3, r4, r5, lr}
 800d0e2:	460c      	mov	r4, r1
 800d0e4:	6809      	ldr	r1, [r1, #0]
 800d0e6:	4605      	mov	r5, r0
 800d0e8:	b109      	cbz	r1, 800d0ee <cleanup_glue+0xe>
 800d0ea:	f7ff fff9 	bl	800d0e0 <cleanup_glue>
 800d0ee:	4621      	mov	r1, r4
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0f6:	f000 b869 	b.w	800d1cc <_free_r>
	...

0800d0fc <_reclaim_reent>:
 800d0fc:	4b2c      	ldr	r3, [pc, #176]	; (800d1b0 <_reclaim_reent+0xb4>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4283      	cmp	r3, r0
 800d102:	b570      	push	{r4, r5, r6, lr}
 800d104:	4604      	mov	r4, r0
 800d106:	d051      	beq.n	800d1ac <_reclaim_reent+0xb0>
 800d108:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d10a:	b143      	cbz	r3, 800d11e <_reclaim_reent+0x22>
 800d10c:	68db      	ldr	r3, [r3, #12]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d14a      	bne.n	800d1a8 <_reclaim_reent+0xac>
 800d112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d114:	6819      	ldr	r1, [r3, #0]
 800d116:	b111      	cbz	r1, 800d11e <_reclaim_reent+0x22>
 800d118:	4620      	mov	r0, r4
 800d11a:	f000 f857 	bl	800d1cc <_free_r>
 800d11e:	6961      	ldr	r1, [r4, #20]
 800d120:	b111      	cbz	r1, 800d128 <_reclaim_reent+0x2c>
 800d122:	4620      	mov	r0, r4
 800d124:	f000 f852 	bl	800d1cc <_free_r>
 800d128:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d12a:	b111      	cbz	r1, 800d132 <_reclaim_reent+0x36>
 800d12c:	4620      	mov	r0, r4
 800d12e:	f000 f84d 	bl	800d1cc <_free_r>
 800d132:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d134:	b111      	cbz	r1, 800d13c <_reclaim_reent+0x40>
 800d136:	4620      	mov	r0, r4
 800d138:	f000 f848 	bl	800d1cc <_free_r>
 800d13c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d13e:	b111      	cbz	r1, 800d146 <_reclaim_reent+0x4a>
 800d140:	4620      	mov	r0, r4
 800d142:	f000 f843 	bl	800d1cc <_free_r>
 800d146:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d148:	b111      	cbz	r1, 800d150 <_reclaim_reent+0x54>
 800d14a:	4620      	mov	r0, r4
 800d14c:	f000 f83e 	bl	800d1cc <_free_r>
 800d150:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d152:	b111      	cbz	r1, 800d15a <_reclaim_reent+0x5e>
 800d154:	4620      	mov	r0, r4
 800d156:	f000 f839 	bl	800d1cc <_free_r>
 800d15a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d15c:	b111      	cbz	r1, 800d164 <_reclaim_reent+0x68>
 800d15e:	4620      	mov	r0, r4
 800d160:	f000 f834 	bl	800d1cc <_free_r>
 800d164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d166:	b111      	cbz	r1, 800d16e <_reclaim_reent+0x72>
 800d168:	4620      	mov	r0, r4
 800d16a:	f000 f82f 	bl	800d1cc <_free_r>
 800d16e:	69a3      	ldr	r3, [r4, #24]
 800d170:	b1e3      	cbz	r3, 800d1ac <_reclaim_reent+0xb0>
 800d172:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d174:	4620      	mov	r0, r4
 800d176:	4798      	blx	r3
 800d178:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d17a:	b1b9      	cbz	r1, 800d1ac <_reclaim_reent+0xb0>
 800d17c:	4620      	mov	r0, r4
 800d17e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d182:	f7ff bfad 	b.w	800d0e0 <cleanup_glue>
 800d186:	5949      	ldr	r1, [r1, r5]
 800d188:	b941      	cbnz	r1, 800d19c <_reclaim_reent+0xa0>
 800d18a:	3504      	adds	r5, #4
 800d18c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d18e:	2d80      	cmp	r5, #128	; 0x80
 800d190:	68d9      	ldr	r1, [r3, #12]
 800d192:	d1f8      	bne.n	800d186 <_reclaim_reent+0x8a>
 800d194:	4620      	mov	r0, r4
 800d196:	f000 f819 	bl	800d1cc <_free_r>
 800d19a:	e7ba      	b.n	800d112 <_reclaim_reent+0x16>
 800d19c:	680e      	ldr	r6, [r1, #0]
 800d19e:	4620      	mov	r0, r4
 800d1a0:	f000 f814 	bl	800d1cc <_free_r>
 800d1a4:	4631      	mov	r1, r6
 800d1a6:	e7ef      	b.n	800d188 <_reclaim_reent+0x8c>
 800d1a8:	2500      	movs	r5, #0
 800d1aa:	e7ef      	b.n	800d18c <_reclaim_reent+0x90>
 800d1ac:	bd70      	pop	{r4, r5, r6, pc}
 800d1ae:	bf00      	nop
 800d1b0:	20000044 	.word	0x20000044

0800d1b4 <__malloc_lock>:
 800d1b4:	4801      	ldr	r0, [pc, #4]	; (800d1bc <__malloc_lock+0x8>)
 800d1b6:	f7ff bf7b 	b.w	800d0b0 <__retarget_lock_acquire_recursive>
 800d1ba:	bf00      	nop
 800d1bc:	20003d8c 	.word	0x20003d8c

0800d1c0 <__malloc_unlock>:
 800d1c0:	4801      	ldr	r0, [pc, #4]	; (800d1c8 <__malloc_unlock+0x8>)
 800d1c2:	f7ff bf76 	b.w	800d0b2 <__retarget_lock_release_recursive>
 800d1c6:	bf00      	nop
 800d1c8:	20003d8c 	.word	0x20003d8c

0800d1cc <_free_r>:
 800d1cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1ce:	2900      	cmp	r1, #0
 800d1d0:	d044      	beq.n	800d25c <_free_r+0x90>
 800d1d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1d6:	9001      	str	r0, [sp, #4]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f1a1 0404 	sub.w	r4, r1, #4
 800d1de:	bfb8      	it	lt
 800d1e0:	18e4      	addlt	r4, r4, r3
 800d1e2:	f7ff ffe7 	bl	800d1b4 <__malloc_lock>
 800d1e6:	4a1e      	ldr	r2, [pc, #120]	; (800d260 <_free_r+0x94>)
 800d1e8:	9801      	ldr	r0, [sp, #4]
 800d1ea:	6813      	ldr	r3, [r2, #0]
 800d1ec:	b933      	cbnz	r3, 800d1fc <_free_r+0x30>
 800d1ee:	6063      	str	r3, [r4, #4]
 800d1f0:	6014      	str	r4, [r2, #0]
 800d1f2:	b003      	add	sp, #12
 800d1f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1f8:	f7ff bfe2 	b.w	800d1c0 <__malloc_unlock>
 800d1fc:	42a3      	cmp	r3, r4
 800d1fe:	d908      	bls.n	800d212 <_free_r+0x46>
 800d200:	6825      	ldr	r5, [r4, #0]
 800d202:	1961      	adds	r1, r4, r5
 800d204:	428b      	cmp	r3, r1
 800d206:	bf01      	itttt	eq
 800d208:	6819      	ldreq	r1, [r3, #0]
 800d20a:	685b      	ldreq	r3, [r3, #4]
 800d20c:	1949      	addeq	r1, r1, r5
 800d20e:	6021      	streq	r1, [r4, #0]
 800d210:	e7ed      	b.n	800d1ee <_free_r+0x22>
 800d212:	461a      	mov	r2, r3
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	b10b      	cbz	r3, 800d21c <_free_r+0x50>
 800d218:	42a3      	cmp	r3, r4
 800d21a:	d9fa      	bls.n	800d212 <_free_r+0x46>
 800d21c:	6811      	ldr	r1, [r2, #0]
 800d21e:	1855      	adds	r5, r2, r1
 800d220:	42a5      	cmp	r5, r4
 800d222:	d10b      	bne.n	800d23c <_free_r+0x70>
 800d224:	6824      	ldr	r4, [r4, #0]
 800d226:	4421      	add	r1, r4
 800d228:	1854      	adds	r4, r2, r1
 800d22a:	42a3      	cmp	r3, r4
 800d22c:	6011      	str	r1, [r2, #0]
 800d22e:	d1e0      	bne.n	800d1f2 <_free_r+0x26>
 800d230:	681c      	ldr	r4, [r3, #0]
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	6053      	str	r3, [r2, #4]
 800d236:	4421      	add	r1, r4
 800d238:	6011      	str	r1, [r2, #0]
 800d23a:	e7da      	b.n	800d1f2 <_free_r+0x26>
 800d23c:	d902      	bls.n	800d244 <_free_r+0x78>
 800d23e:	230c      	movs	r3, #12
 800d240:	6003      	str	r3, [r0, #0]
 800d242:	e7d6      	b.n	800d1f2 <_free_r+0x26>
 800d244:	6825      	ldr	r5, [r4, #0]
 800d246:	1961      	adds	r1, r4, r5
 800d248:	428b      	cmp	r3, r1
 800d24a:	bf04      	itt	eq
 800d24c:	6819      	ldreq	r1, [r3, #0]
 800d24e:	685b      	ldreq	r3, [r3, #4]
 800d250:	6063      	str	r3, [r4, #4]
 800d252:	bf04      	itt	eq
 800d254:	1949      	addeq	r1, r1, r5
 800d256:	6021      	streq	r1, [r4, #0]
 800d258:	6054      	str	r4, [r2, #4]
 800d25a:	e7ca      	b.n	800d1f2 <_free_r+0x26>
 800d25c:	b003      	add	sp, #12
 800d25e:	bd30      	pop	{r4, r5, pc}
 800d260:	20003d90 	.word	0x20003d90
 800d264:	00000000 	.word	0x00000000

0800d268 <cos>:
 800d268:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d26a:	ec53 2b10 	vmov	r2, r3, d0
 800d26e:	4826      	ldr	r0, [pc, #152]	; (800d308 <cos+0xa0>)
 800d270:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d274:	4281      	cmp	r1, r0
 800d276:	dc06      	bgt.n	800d286 <cos+0x1e>
 800d278:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800d300 <cos+0x98>
 800d27c:	b005      	add	sp, #20
 800d27e:	f85d eb04 	ldr.w	lr, [sp], #4
 800d282:	f001 b8fd 	b.w	800e480 <__kernel_cos>
 800d286:	4821      	ldr	r0, [pc, #132]	; (800d30c <cos+0xa4>)
 800d288:	4281      	cmp	r1, r0
 800d28a:	dd09      	ble.n	800d2a0 <cos+0x38>
 800d28c:	ee10 0a10 	vmov	r0, s0
 800d290:	4619      	mov	r1, r3
 800d292:	f7f2 ffa9 	bl	80001e8 <__aeabi_dsub>
 800d296:	ec41 0b10 	vmov	d0, r0, r1
 800d29a:	b005      	add	sp, #20
 800d29c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d2a0:	4668      	mov	r0, sp
 800d2a2:	f000 fe2d 	bl	800df00 <__ieee754_rem_pio2>
 800d2a6:	f000 0003 	and.w	r0, r0, #3
 800d2aa:	2801      	cmp	r0, #1
 800d2ac:	d00b      	beq.n	800d2c6 <cos+0x5e>
 800d2ae:	2802      	cmp	r0, #2
 800d2b0:	d016      	beq.n	800d2e0 <cos+0x78>
 800d2b2:	b9e0      	cbnz	r0, 800d2ee <cos+0x86>
 800d2b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2b8:	ed9d 0b00 	vldr	d0, [sp]
 800d2bc:	f001 f8e0 	bl	800e480 <__kernel_cos>
 800d2c0:	ec51 0b10 	vmov	r0, r1, d0
 800d2c4:	e7e7      	b.n	800d296 <cos+0x2e>
 800d2c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2ca:	ed9d 0b00 	vldr	d0, [sp]
 800d2ce:	f001 fcef 	bl	800ecb0 <__kernel_sin>
 800d2d2:	ec53 2b10 	vmov	r2, r3, d0
 800d2d6:	ee10 0a10 	vmov	r0, s0
 800d2da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d2de:	e7da      	b.n	800d296 <cos+0x2e>
 800d2e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2e4:	ed9d 0b00 	vldr	d0, [sp]
 800d2e8:	f001 f8ca 	bl	800e480 <__kernel_cos>
 800d2ec:	e7f1      	b.n	800d2d2 <cos+0x6a>
 800d2ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2f2:	ed9d 0b00 	vldr	d0, [sp]
 800d2f6:	2001      	movs	r0, #1
 800d2f8:	f001 fcda 	bl	800ecb0 <__kernel_sin>
 800d2fc:	e7e0      	b.n	800d2c0 <cos+0x58>
 800d2fe:	bf00      	nop
	...
 800d308:	3fe921fb 	.word	0x3fe921fb
 800d30c:	7fefffff 	.word	0x7fefffff

0800d310 <sin>:
 800d310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d312:	ec53 2b10 	vmov	r2, r3, d0
 800d316:	4828      	ldr	r0, [pc, #160]	; (800d3b8 <sin+0xa8>)
 800d318:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d31c:	4281      	cmp	r1, r0
 800d31e:	dc07      	bgt.n	800d330 <sin+0x20>
 800d320:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800d3b0 <sin+0xa0>
 800d324:	2000      	movs	r0, #0
 800d326:	b005      	add	sp, #20
 800d328:	f85d eb04 	ldr.w	lr, [sp], #4
 800d32c:	f001 bcc0 	b.w	800ecb0 <__kernel_sin>
 800d330:	4822      	ldr	r0, [pc, #136]	; (800d3bc <sin+0xac>)
 800d332:	4281      	cmp	r1, r0
 800d334:	dd09      	ble.n	800d34a <sin+0x3a>
 800d336:	ee10 0a10 	vmov	r0, s0
 800d33a:	4619      	mov	r1, r3
 800d33c:	f7f2 ff54 	bl	80001e8 <__aeabi_dsub>
 800d340:	ec41 0b10 	vmov	d0, r0, r1
 800d344:	b005      	add	sp, #20
 800d346:	f85d fb04 	ldr.w	pc, [sp], #4
 800d34a:	4668      	mov	r0, sp
 800d34c:	f000 fdd8 	bl	800df00 <__ieee754_rem_pio2>
 800d350:	f000 0003 	and.w	r0, r0, #3
 800d354:	2801      	cmp	r0, #1
 800d356:	d00c      	beq.n	800d372 <sin+0x62>
 800d358:	2802      	cmp	r0, #2
 800d35a:	d011      	beq.n	800d380 <sin+0x70>
 800d35c:	b9f0      	cbnz	r0, 800d39c <sin+0x8c>
 800d35e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d362:	ed9d 0b00 	vldr	d0, [sp]
 800d366:	2001      	movs	r0, #1
 800d368:	f001 fca2 	bl	800ecb0 <__kernel_sin>
 800d36c:	ec51 0b10 	vmov	r0, r1, d0
 800d370:	e7e6      	b.n	800d340 <sin+0x30>
 800d372:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d376:	ed9d 0b00 	vldr	d0, [sp]
 800d37a:	f001 f881 	bl	800e480 <__kernel_cos>
 800d37e:	e7f5      	b.n	800d36c <sin+0x5c>
 800d380:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d384:	ed9d 0b00 	vldr	d0, [sp]
 800d388:	2001      	movs	r0, #1
 800d38a:	f001 fc91 	bl	800ecb0 <__kernel_sin>
 800d38e:	ec53 2b10 	vmov	r2, r3, d0
 800d392:	ee10 0a10 	vmov	r0, s0
 800d396:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d39a:	e7d1      	b.n	800d340 <sin+0x30>
 800d39c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3a0:	ed9d 0b00 	vldr	d0, [sp]
 800d3a4:	f001 f86c 	bl	800e480 <__kernel_cos>
 800d3a8:	e7f1      	b.n	800d38e <sin+0x7e>
 800d3aa:	bf00      	nop
 800d3ac:	f3af 8000 	nop.w
	...
 800d3b8:	3fe921fb 	.word	0x3fe921fb
 800d3bc:	7fefffff 	.word	0x7fefffff

0800d3c0 <pow>:
 800d3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c2:	ed2d 8b02 	vpush	{d8}
 800d3c6:	eeb0 8a40 	vmov.f32	s16, s0
 800d3ca:	eef0 8a60 	vmov.f32	s17, s1
 800d3ce:	ec55 4b11 	vmov	r4, r5, d1
 800d3d2:	f000 f865 	bl	800d4a0 <__ieee754_pow>
 800d3d6:	4622      	mov	r2, r4
 800d3d8:	462b      	mov	r3, r5
 800d3da:	4620      	mov	r0, r4
 800d3dc:	4629      	mov	r1, r5
 800d3de:	ec57 6b10 	vmov	r6, r7, d0
 800d3e2:	f7f3 fb53 	bl	8000a8c <__aeabi_dcmpun>
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d13b      	bne.n	800d462 <pow+0xa2>
 800d3ea:	ec51 0b18 	vmov	r0, r1, d8
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	f7f3 fb19 	bl	8000a28 <__aeabi_dcmpeq>
 800d3f6:	b1b8      	cbz	r0, 800d428 <pow+0x68>
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	4620      	mov	r0, r4
 800d3fe:	4629      	mov	r1, r5
 800d400:	f7f3 fb12 	bl	8000a28 <__aeabi_dcmpeq>
 800d404:	2800      	cmp	r0, #0
 800d406:	d146      	bne.n	800d496 <pow+0xd6>
 800d408:	ec45 4b10 	vmov	d0, r4, r5
 800d40c:	f001 fd47 	bl	800ee9e <finite>
 800d410:	b338      	cbz	r0, 800d462 <pow+0xa2>
 800d412:	2200      	movs	r2, #0
 800d414:	2300      	movs	r3, #0
 800d416:	4620      	mov	r0, r4
 800d418:	4629      	mov	r1, r5
 800d41a:	f7f3 fb0f 	bl	8000a3c <__aeabi_dcmplt>
 800d41e:	b300      	cbz	r0, 800d462 <pow+0xa2>
 800d420:	f7ff fe1c 	bl	800d05c <__errno>
 800d424:	2322      	movs	r3, #34	; 0x22
 800d426:	e01b      	b.n	800d460 <pow+0xa0>
 800d428:	ec47 6b10 	vmov	d0, r6, r7
 800d42c:	f001 fd37 	bl	800ee9e <finite>
 800d430:	b9e0      	cbnz	r0, 800d46c <pow+0xac>
 800d432:	eeb0 0a48 	vmov.f32	s0, s16
 800d436:	eef0 0a68 	vmov.f32	s1, s17
 800d43a:	f001 fd30 	bl	800ee9e <finite>
 800d43e:	b1a8      	cbz	r0, 800d46c <pow+0xac>
 800d440:	ec45 4b10 	vmov	d0, r4, r5
 800d444:	f001 fd2b 	bl	800ee9e <finite>
 800d448:	b180      	cbz	r0, 800d46c <pow+0xac>
 800d44a:	4632      	mov	r2, r6
 800d44c:	463b      	mov	r3, r7
 800d44e:	4630      	mov	r0, r6
 800d450:	4639      	mov	r1, r7
 800d452:	f7f3 fb1b 	bl	8000a8c <__aeabi_dcmpun>
 800d456:	2800      	cmp	r0, #0
 800d458:	d0e2      	beq.n	800d420 <pow+0x60>
 800d45a:	f7ff fdff 	bl	800d05c <__errno>
 800d45e:	2321      	movs	r3, #33	; 0x21
 800d460:	6003      	str	r3, [r0, #0]
 800d462:	ecbd 8b02 	vpop	{d8}
 800d466:	ec47 6b10 	vmov	d0, r6, r7
 800d46a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d46c:	2200      	movs	r2, #0
 800d46e:	2300      	movs	r3, #0
 800d470:	4630      	mov	r0, r6
 800d472:	4639      	mov	r1, r7
 800d474:	f7f3 fad8 	bl	8000a28 <__aeabi_dcmpeq>
 800d478:	2800      	cmp	r0, #0
 800d47a:	d0f2      	beq.n	800d462 <pow+0xa2>
 800d47c:	eeb0 0a48 	vmov.f32	s0, s16
 800d480:	eef0 0a68 	vmov.f32	s1, s17
 800d484:	f001 fd0b 	bl	800ee9e <finite>
 800d488:	2800      	cmp	r0, #0
 800d48a:	d0ea      	beq.n	800d462 <pow+0xa2>
 800d48c:	ec45 4b10 	vmov	d0, r4, r5
 800d490:	f001 fd05 	bl	800ee9e <finite>
 800d494:	e7c3      	b.n	800d41e <pow+0x5e>
 800d496:	4f01      	ldr	r7, [pc, #4]	; (800d49c <pow+0xdc>)
 800d498:	2600      	movs	r6, #0
 800d49a:	e7e2      	b.n	800d462 <pow+0xa2>
 800d49c:	3ff00000 	.word	0x3ff00000

0800d4a0 <__ieee754_pow>:
 800d4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a4:	ed2d 8b06 	vpush	{d8-d10}
 800d4a8:	b089      	sub	sp, #36	; 0x24
 800d4aa:	ed8d 1b00 	vstr	d1, [sp]
 800d4ae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d4b2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d4b6:	ea58 0102 	orrs.w	r1, r8, r2
 800d4ba:	ec57 6b10 	vmov	r6, r7, d0
 800d4be:	d115      	bne.n	800d4ec <__ieee754_pow+0x4c>
 800d4c0:	19b3      	adds	r3, r6, r6
 800d4c2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d4c6:	4152      	adcs	r2, r2
 800d4c8:	4299      	cmp	r1, r3
 800d4ca:	4b89      	ldr	r3, [pc, #548]	; (800d6f0 <__ieee754_pow+0x250>)
 800d4cc:	4193      	sbcs	r3, r2
 800d4ce:	f080 84d2 	bcs.w	800de76 <__ieee754_pow+0x9d6>
 800d4d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4d6:	4630      	mov	r0, r6
 800d4d8:	4639      	mov	r1, r7
 800d4da:	f7f2 fe87 	bl	80001ec <__adddf3>
 800d4de:	ec41 0b10 	vmov	d0, r0, r1
 800d4e2:	b009      	add	sp, #36	; 0x24
 800d4e4:	ecbd 8b06 	vpop	{d8-d10}
 800d4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ec:	4b81      	ldr	r3, [pc, #516]	; (800d6f4 <__ieee754_pow+0x254>)
 800d4ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d4f2:	429c      	cmp	r4, r3
 800d4f4:	ee10 aa10 	vmov	sl, s0
 800d4f8:	463d      	mov	r5, r7
 800d4fa:	dc06      	bgt.n	800d50a <__ieee754_pow+0x6a>
 800d4fc:	d101      	bne.n	800d502 <__ieee754_pow+0x62>
 800d4fe:	2e00      	cmp	r6, #0
 800d500:	d1e7      	bne.n	800d4d2 <__ieee754_pow+0x32>
 800d502:	4598      	cmp	r8, r3
 800d504:	dc01      	bgt.n	800d50a <__ieee754_pow+0x6a>
 800d506:	d10f      	bne.n	800d528 <__ieee754_pow+0x88>
 800d508:	b172      	cbz	r2, 800d528 <__ieee754_pow+0x88>
 800d50a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d50e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d512:	ea55 050a 	orrs.w	r5, r5, sl
 800d516:	d1dc      	bne.n	800d4d2 <__ieee754_pow+0x32>
 800d518:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d51c:	18db      	adds	r3, r3, r3
 800d51e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d522:	4152      	adcs	r2, r2
 800d524:	429d      	cmp	r5, r3
 800d526:	e7d0      	b.n	800d4ca <__ieee754_pow+0x2a>
 800d528:	2d00      	cmp	r5, #0
 800d52a:	da3b      	bge.n	800d5a4 <__ieee754_pow+0x104>
 800d52c:	4b72      	ldr	r3, [pc, #456]	; (800d6f8 <__ieee754_pow+0x258>)
 800d52e:	4598      	cmp	r8, r3
 800d530:	dc51      	bgt.n	800d5d6 <__ieee754_pow+0x136>
 800d532:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d536:	4598      	cmp	r8, r3
 800d538:	f340 84ac 	ble.w	800de94 <__ieee754_pow+0x9f4>
 800d53c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d540:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d544:	2b14      	cmp	r3, #20
 800d546:	dd0f      	ble.n	800d568 <__ieee754_pow+0xc8>
 800d548:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d54c:	fa22 f103 	lsr.w	r1, r2, r3
 800d550:	fa01 f303 	lsl.w	r3, r1, r3
 800d554:	4293      	cmp	r3, r2
 800d556:	f040 849d 	bne.w	800de94 <__ieee754_pow+0x9f4>
 800d55a:	f001 0101 	and.w	r1, r1, #1
 800d55e:	f1c1 0302 	rsb	r3, r1, #2
 800d562:	9304      	str	r3, [sp, #16]
 800d564:	b182      	cbz	r2, 800d588 <__ieee754_pow+0xe8>
 800d566:	e05f      	b.n	800d628 <__ieee754_pow+0x188>
 800d568:	2a00      	cmp	r2, #0
 800d56a:	d15b      	bne.n	800d624 <__ieee754_pow+0x184>
 800d56c:	f1c3 0314 	rsb	r3, r3, #20
 800d570:	fa48 f103 	asr.w	r1, r8, r3
 800d574:	fa01 f303 	lsl.w	r3, r1, r3
 800d578:	4543      	cmp	r3, r8
 800d57a:	f040 8488 	bne.w	800de8e <__ieee754_pow+0x9ee>
 800d57e:	f001 0101 	and.w	r1, r1, #1
 800d582:	f1c1 0302 	rsb	r3, r1, #2
 800d586:	9304      	str	r3, [sp, #16]
 800d588:	4b5c      	ldr	r3, [pc, #368]	; (800d6fc <__ieee754_pow+0x25c>)
 800d58a:	4598      	cmp	r8, r3
 800d58c:	d132      	bne.n	800d5f4 <__ieee754_pow+0x154>
 800d58e:	f1b9 0f00 	cmp.w	r9, #0
 800d592:	f280 8478 	bge.w	800de86 <__ieee754_pow+0x9e6>
 800d596:	4959      	ldr	r1, [pc, #356]	; (800d6fc <__ieee754_pow+0x25c>)
 800d598:	4632      	mov	r2, r6
 800d59a:	463b      	mov	r3, r7
 800d59c:	2000      	movs	r0, #0
 800d59e:	f7f3 f905 	bl	80007ac <__aeabi_ddiv>
 800d5a2:	e79c      	b.n	800d4de <__ieee754_pow+0x3e>
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	9304      	str	r3, [sp, #16]
 800d5a8:	2a00      	cmp	r2, #0
 800d5aa:	d13d      	bne.n	800d628 <__ieee754_pow+0x188>
 800d5ac:	4b51      	ldr	r3, [pc, #324]	; (800d6f4 <__ieee754_pow+0x254>)
 800d5ae:	4598      	cmp	r8, r3
 800d5b0:	d1ea      	bne.n	800d588 <__ieee754_pow+0xe8>
 800d5b2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d5b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d5ba:	ea53 030a 	orrs.w	r3, r3, sl
 800d5be:	f000 845a 	beq.w	800de76 <__ieee754_pow+0x9d6>
 800d5c2:	4b4f      	ldr	r3, [pc, #316]	; (800d700 <__ieee754_pow+0x260>)
 800d5c4:	429c      	cmp	r4, r3
 800d5c6:	dd08      	ble.n	800d5da <__ieee754_pow+0x13a>
 800d5c8:	f1b9 0f00 	cmp.w	r9, #0
 800d5cc:	f2c0 8457 	blt.w	800de7e <__ieee754_pow+0x9de>
 800d5d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5d4:	e783      	b.n	800d4de <__ieee754_pow+0x3e>
 800d5d6:	2302      	movs	r3, #2
 800d5d8:	e7e5      	b.n	800d5a6 <__ieee754_pow+0x106>
 800d5da:	f1b9 0f00 	cmp.w	r9, #0
 800d5de:	f04f 0000 	mov.w	r0, #0
 800d5e2:	f04f 0100 	mov.w	r1, #0
 800d5e6:	f6bf af7a 	bge.w	800d4de <__ieee754_pow+0x3e>
 800d5ea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d5ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d5f2:	e774      	b.n	800d4de <__ieee754_pow+0x3e>
 800d5f4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d5f8:	d106      	bne.n	800d608 <__ieee754_pow+0x168>
 800d5fa:	4632      	mov	r2, r6
 800d5fc:	463b      	mov	r3, r7
 800d5fe:	4630      	mov	r0, r6
 800d600:	4639      	mov	r1, r7
 800d602:	f7f2 ffa9 	bl	8000558 <__aeabi_dmul>
 800d606:	e76a      	b.n	800d4de <__ieee754_pow+0x3e>
 800d608:	4b3e      	ldr	r3, [pc, #248]	; (800d704 <__ieee754_pow+0x264>)
 800d60a:	4599      	cmp	r9, r3
 800d60c:	d10c      	bne.n	800d628 <__ieee754_pow+0x188>
 800d60e:	2d00      	cmp	r5, #0
 800d610:	db0a      	blt.n	800d628 <__ieee754_pow+0x188>
 800d612:	ec47 6b10 	vmov	d0, r6, r7
 800d616:	b009      	add	sp, #36	; 0x24
 800d618:	ecbd 8b06 	vpop	{d8-d10}
 800d61c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d620:	f000 be7a 	b.w	800e318 <__ieee754_sqrt>
 800d624:	2300      	movs	r3, #0
 800d626:	9304      	str	r3, [sp, #16]
 800d628:	ec47 6b10 	vmov	d0, r6, r7
 800d62c:	f001 fc2e 	bl	800ee8c <fabs>
 800d630:	ec51 0b10 	vmov	r0, r1, d0
 800d634:	f1ba 0f00 	cmp.w	sl, #0
 800d638:	d129      	bne.n	800d68e <__ieee754_pow+0x1ee>
 800d63a:	b124      	cbz	r4, 800d646 <__ieee754_pow+0x1a6>
 800d63c:	4b2f      	ldr	r3, [pc, #188]	; (800d6fc <__ieee754_pow+0x25c>)
 800d63e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d642:	429a      	cmp	r2, r3
 800d644:	d123      	bne.n	800d68e <__ieee754_pow+0x1ee>
 800d646:	f1b9 0f00 	cmp.w	r9, #0
 800d64a:	da05      	bge.n	800d658 <__ieee754_pow+0x1b8>
 800d64c:	4602      	mov	r2, r0
 800d64e:	460b      	mov	r3, r1
 800d650:	2000      	movs	r0, #0
 800d652:	492a      	ldr	r1, [pc, #168]	; (800d6fc <__ieee754_pow+0x25c>)
 800d654:	f7f3 f8aa 	bl	80007ac <__aeabi_ddiv>
 800d658:	2d00      	cmp	r5, #0
 800d65a:	f6bf af40 	bge.w	800d4de <__ieee754_pow+0x3e>
 800d65e:	9b04      	ldr	r3, [sp, #16]
 800d660:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d664:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d668:	4323      	orrs	r3, r4
 800d66a:	d108      	bne.n	800d67e <__ieee754_pow+0x1de>
 800d66c:	4602      	mov	r2, r0
 800d66e:	460b      	mov	r3, r1
 800d670:	4610      	mov	r0, r2
 800d672:	4619      	mov	r1, r3
 800d674:	f7f2 fdb8 	bl	80001e8 <__aeabi_dsub>
 800d678:	4602      	mov	r2, r0
 800d67a:	460b      	mov	r3, r1
 800d67c:	e78f      	b.n	800d59e <__ieee754_pow+0xfe>
 800d67e:	9b04      	ldr	r3, [sp, #16]
 800d680:	2b01      	cmp	r3, #1
 800d682:	f47f af2c 	bne.w	800d4de <__ieee754_pow+0x3e>
 800d686:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d68a:	4619      	mov	r1, r3
 800d68c:	e727      	b.n	800d4de <__ieee754_pow+0x3e>
 800d68e:	0feb      	lsrs	r3, r5, #31
 800d690:	3b01      	subs	r3, #1
 800d692:	9306      	str	r3, [sp, #24]
 800d694:	9a06      	ldr	r2, [sp, #24]
 800d696:	9b04      	ldr	r3, [sp, #16]
 800d698:	4313      	orrs	r3, r2
 800d69a:	d102      	bne.n	800d6a2 <__ieee754_pow+0x202>
 800d69c:	4632      	mov	r2, r6
 800d69e:	463b      	mov	r3, r7
 800d6a0:	e7e6      	b.n	800d670 <__ieee754_pow+0x1d0>
 800d6a2:	4b19      	ldr	r3, [pc, #100]	; (800d708 <__ieee754_pow+0x268>)
 800d6a4:	4598      	cmp	r8, r3
 800d6a6:	f340 80fb 	ble.w	800d8a0 <__ieee754_pow+0x400>
 800d6aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d6ae:	4598      	cmp	r8, r3
 800d6b0:	4b13      	ldr	r3, [pc, #76]	; (800d700 <__ieee754_pow+0x260>)
 800d6b2:	dd0c      	ble.n	800d6ce <__ieee754_pow+0x22e>
 800d6b4:	429c      	cmp	r4, r3
 800d6b6:	dc0f      	bgt.n	800d6d8 <__ieee754_pow+0x238>
 800d6b8:	f1b9 0f00 	cmp.w	r9, #0
 800d6bc:	da0f      	bge.n	800d6de <__ieee754_pow+0x23e>
 800d6be:	2000      	movs	r0, #0
 800d6c0:	b009      	add	sp, #36	; 0x24
 800d6c2:	ecbd 8b06 	vpop	{d8-d10}
 800d6c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ca:	f001 bbd6 	b.w	800ee7a <__math_oflow>
 800d6ce:	429c      	cmp	r4, r3
 800d6d0:	dbf2      	blt.n	800d6b8 <__ieee754_pow+0x218>
 800d6d2:	4b0a      	ldr	r3, [pc, #40]	; (800d6fc <__ieee754_pow+0x25c>)
 800d6d4:	429c      	cmp	r4, r3
 800d6d6:	dd19      	ble.n	800d70c <__ieee754_pow+0x26c>
 800d6d8:	f1b9 0f00 	cmp.w	r9, #0
 800d6dc:	dcef      	bgt.n	800d6be <__ieee754_pow+0x21e>
 800d6de:	2000      	movs	r0, #0
 800d6e0:	b009      	add	sp, #36	; 0x24
 800d6e2:	ecbd 8b06 	vpop	{d8-d10}
 800d6e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ea:	f001 bbbd 	b.w	800ee68 <__math_uflow>
 800d6ee:	bf00      	nop
 800d6f0:	fff00000 	.word	0xfff00000
 800d6f4:	7ff00000 	.word	0x7ff00000
 800d6f8:	433fffff 	.word	0x433fffff
 800d6fc:	3ff00000 	.word	0x3ff00000
 800d700:	3fefffff 	.word	0x3fefffff
 800d704:	3fe00000 	.word	0x3fe00000
 800d708:	41e00000 	.word	0x41e00000
 800d70c:	4b60      	ldr	r3, [pc, #384]	; (800d890 <__ieee754_pow+0x3f0>)
 800d70e:	2200      	movs	r2, #0
 800d710:	f7f2 fd6a 	bl	80001e8 <__aeabi_dsub>
 800d714:	a354      	add	r3, pc, #336	; (adr r3, 800d868 <__ieee754_pow+0x3c8>)
 800d716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71a:	4604      	mov	r4, r0
 800d71c:	460d      	mov	r5, r1
 800d71e:	f7f2 ff1b 	bl	8000558 <__aeabi_dmul>
 800d722:	a353      	add	r3, pc, #332	; (adr r3, 800d870 <__ieee754_pow+0x3d0>)
 800d724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d728:	4606      	mov	r6, r0
 800d72a:	460f      	mov	r7, r1
 800d72c:	4620      	mov	r0, r4
 800d72e:	4629      	mov	r1, r5
 800d730:	f7f2 ff12 	bl	8000558 <__aeabi_dmul>
 800d734:	4b57      	ldr	r3, [pc, #348]	; (800d894 <__ieee754_pow+0x3f4>)
 800d736:	4682      	mov	sl, r0
 800d738:	468b      	mov	fp, r1
 800d73a:	2200      	movs	r2, #0
 800d73c:	4620      	mov	r0, r4
 800d73e:	4629      	mov	r1, r5
 800d740:	f7f2 ff0a 	bl	8000558 <__aeabi_dmul>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	a14b      	add	r1, pc, #300	; (adr r1, 800d878 <__ieee754_pow+0x3d8>)
 800d74a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d74e:	f7f2 fd4b 	bl	80001e8 <__aeabi_dsub>
 800d752:	4622      	mov	r2, r4
 800d754:	462b      	mov	r3, r5
 800d756:	f7f2 feff 	bl	8000558 <__aeabi_dmul>
 800d75a:	4602      	mov	r2, r0
 800d75c:	460b      	mov	r3, r1
 800d75e:	2000      	movs	r0, #0
 800d760:	494d      	ldr	r1, [pc, #308]	; (800d898 <__ieee754_pow+0x3f8>)
 800d762:	f7f2 fd41 	bl	80001e8 <__aeabi_dsub>
 800d766:	4622      	mov	r2, r4
 800d768:	4680      	mov	r8, r0
 800d76a:	4689      	mov	r9, r1
 800d76c:	462b      	mov	r3, r5
 800d76e:	4620      	mov	r0, r4
 800d770:	4629      	mov	r1, r5
 800d772:	f7f2 fef1 	bl	8000558 <__aeabi_dmul>
 800d776:	4602      	mov	r2, r0
 800d778:	460b      	mov	r3, r1
 800d77a:	4640      	mov	r0, r8
 800d77c:	4649      	mov	r1, r9
 800d77e:	f7f2 feeb 	bl	8000558 <__aeabi_dmul>
 800d782:	a33f      	add	r3, pc, #252	; (adr r3, 800d880 <__ieee754_pow+0x3e0>)
 800d784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d788:	f7f2 fee6 	bl	8000558 <__aeabi_dmul>
 800d78c:	4602      	mov	r2, r0
 800d78e:	460b      	mov	r3, r1
 800d790:	4650      	mov	r0, sl
 800d792:	4659      	mov	r1, fp
 800d794:	f7f2 fd28 	bl	80001e8 <__aeabi_dsub>
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	4680      	mov	r8, r0
 800d79e:	4689      	mov	r9, r1
 800d7a0:	4630      	mov	r0, r6
 800d7a2:	4639      	mov	r1, r7
 800d7a4:	f7f2 fd22 	bl	80001ec <__adddf3>
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	4632      	mov	r2, r6
 800d7ac:	463b      	mov	r3, r7
 800d7ae:	4604      	mov	r4, r0
 800d7b0:	460d      	mov	r5, r1
 800d7b2:	f7f2 fd19 	bl	80001e8 <__aeabi_dsub>
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	4640      	mov	r0, r8
 800d7bc:	4649      	mov	r1, r9
 800d7be:	f7f2 fd13 	bl	80001e8 <__aeabi_dsub>
 800d7c2:	9b04      	ldr	r3, [sp, #16]
 800d7c4:	9a06      	ldr	r2, [sp, #24]
 800d7c6:	3b01      	subs	r3, #1
 800d7c8:	4313      	orrs	r3, r2
 800d7ca:	4682      	mov	sl, r0
 800d7cc:	468b      	mov	fp, r1
 800d7ce:	f040 81e7 	bne.w	800dba0 <__ieee754_pow+0x700>
 800d7d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800d888 <__ieee754_pow+0x3e8>
 800d7d6:	eeb0 8a47 	vmov.f32	s16, s14
 800d7da:	eef0 8a67 	vmov.f32	s17, s15
 800d7de:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d7e2:	2600      	movs	r6, #0
 800d7e4:	4632      	mov	r2, r6
 800d7e6:	463b      	mov	r3, r7
 800d7e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7ec:	f7f2 fcfc 	bl	80001e8 <__aeabi_dsub>
 800d7f0:	4622      	mov	r2, r4
 800d7f2:	462b      	mov	r3, r5
 800d7f4:	f7f2 feb0 	bl	8000558 <__aeabi_dmul>
 800d7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7fc:	4680      	mov	r8, r0
 800d7fe:	4689      	mov	r9, r1
 800d800:	4650      	mov	r0, sl
 800d802:	4659      	mov	r1, fp
 800d804:	f7f2 fea8 	bl	8000558 <__aeabi_dmul>
 800d808:	4602      	mov	r2, r0
 800d80a:	460b      	mov	r3, r1
 800d80c:	4640      	mov	r0, r8
 800d80e:	4649      	mov	r1, r9
 800d810:	f7f2 fcec 	bl	80001ec <__adddf3>
 800d814:	4632      	mov	r2, r6
 800d816:	463b      	mov	r3, r7
 800d818:	4680      	mov	r8, r0
 800d81a:	4689      	mov	r9, r1
 800d81c:	4620      	mov	r0, r4
 800d81e:	4629      	mov	r1, r5
 800d820:	f7f2 fe9a 	bl	8000558 <__aeabi_dmul>
 800d824:	460b      	mov	r3, r1
 800d826:	4604      	mov	r4, r0
 800d828:	460d      	mov	r5, r1
 800d82a:	4602      	mov	r2, r0
 800d82c:	4649      	mov	r1, r9
 800d82e:	4640      	mov	r0, r8
 800d830:	f7f2 fcdc 	bl	80001ec <__adddf3>
 800d834:	4b19      	ldr	r3, [pc, #100]	; (800d89c <__ieee754_pow+0x3fc>)
 800d836:	4299      	cmp	r1, r3
 800d838:	ec45 4b19 	vmov	d9, r4, r5
 800d83c:	4606      	mov	r6, r0
 800d83e:	460f      	mov	r7, r1
 800d840:	468b      	mov	fp, r1
 800d842:	f340 82f1 	ble.w	800de28 <__ieee754_pow+0x988>
 800d846:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d84a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d84e:	4303      	orrs	r3, r0
 800d850:	f000 81e4 	beq.w	800dc1c <__ieee754_pow+0x77c>
 800d854:	ec51 0b18 	vmov	r0, r1, d8
 800d858:	2200      	movs	r2, #0
 800d85a:	2300      	movs	r3, #0
 800d85c:	f7f3 f8ee 	bl	8000a3c <__aeabi_dcmplt>
 800d860:	3800      	subs	r0, #0
 800d862:	bf18      	it	ne
 800d864:	2001      	movne	r0, #1
 800d866:	e72b      	b.n	800d6c0 <__ieee754_pow+0x220>
 800d868:	60000000 	.word	0x60000000
 800d86c:	3ff71547 	.word	0x3ff71547
 800d870:	f85ddf44 	.word	0xf85ddf44
 800d874:	3e54ae0b 	.word	0x3e54ae0b
 800d878:	55555555 	.word	0x55555555
 800d87c:	3fd55555 	.word	0x3fd55555
 800d880:	652b82fe 	.word	0x652b82fe
 800d884:	3ff71547 	.word	0x3ff71547
 800d888:	00000000 	.word	0x00000000
 800d88c:	bff00000 	.word	0xbff00000
 800d890:	3ff00000 	.word	0x3ff00000
 800d894:	3fd00000 	.word	0x3fd00000
 800d898:	3fe00000 	.word	0x3fe00000
 800d89c:	408fffff 	.word	0x408fffff
 800d8a0:	4bd5      	ldr	r3, [pc, #852]	; (800dbf8 <__ieee754_pow+0x758>)
 800d8a2:	402b      	ands	r3, r5
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	b92b      	cbnz	r3, 800d8b4 <__ieee754_pow+0x414>
 800d8a8:	4bd4      	ldr	r3, [pc, #848]	; (800dbfc <__ieee754_pow+0x75c>)
 800d8aa:	f7f2 fe55 	bl	8000558 <__aeabi_dmul>
 800d8ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d8b2:	460c      	mov	r4, r1
 800d8b4:	1523      	asrs	r3, r4, #20
 800d8b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d8ba:	4413      	add	r3, r2
 800d8bc:	9305      	str	r3, [sp, #20]
 800d8be:	4bd0      	ldr	r3, [pc, #832]	; (800dc00 <__ieee754_pow+0x760>)
 800d8c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d8c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d8c8:	429c      	cmp	r4, r3
 800d8ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d8ce:	dd08      	ble.n	800d8e2 <__ieee754_pow+0x442>
 800d8d0:	4bcc      	ldr	r3, [pc, #816]	; (800dc04 <__ieee754_pow+0x764>)
 800d8d2:	429c      	cmp	r4, r3
 800d8d4:	f340 8162 	ble.w	800db9c <__ieee754_pow+0x6fc>
 800d8d8:	9b05      	ldr	r3, [sp, #20]
 800d8da:	3301      	adds	r3, #1
 800d8dc:	9305      	str	r3, [sp, #20]
 800d8de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d8e2:	2400      	movs	r4, #0
 800d8e4:	00e3      	lsls	r3, r4, #3
 800d8e6:	9307      	str	r3, [sp, #28]
 800d8e8:	4bc7      	ldr	r3, [pc, #796]	; (800dc08 <__ieee754_pow+0x768>)
 800d8ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d8ee:	ed93 7b00 	vldr	d7, [r3]
 800d8f2:	4629      	mov	r1, r5
 800d8f4:	ec53 2b17 	vmov	r2, r3, d7
 800d8f8:	eeb0 9a47 	vmov.f32	s18, s14
 800d8fc:	eef0 9a67 	vmov.f32	s19, s15
 800d900:	4682      	mov	sl, r0
 800d902:	f7f2 fc71 	bl	80001e8 <__aeabi_dsub>
 800d906:	4652      	mov	r2, sl
 800d908:	4606      	mov	r6, r0
 800d90a:	460f      	mov	r7, r1
 800d90c:	462b      	mov	r3, r5
 800d90e:	ec51 0b19 	vmov	r0, r1, d9
 800d912:	f7f2 fc6b 	bl	80001ec <__adddf3>
 800d916:	4602      	mov	r2, r0
 800d918:	460b      	mov	r3, r1
 800d91a:	2000      	movs	r0, #0
 800d91c:	49bb      	ldr	r1, [pc, #748]	; (800dc0c <__ieee754_pow+0x76c>)
 800d91e:	f7f2 ff45 	bl	80007ac <__aeabi_ddiv>
 800d922:	ec41 0b1a 	vmov	d10, r0, r1
 800d926:	4602      	mov	r2, r0
 800d928:	460b      	mov	r3, r1
 800d92a:	4630      	mov	r0, r6
 800d92c:	4639      	mov	r1, r7
 800d92e:	f7f2 fe13 	bl	8000558 <__aeabi_dmul>
 800d932:	2300      	movs	r3, #0
 800d934:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d938:	9302      	str	r3, [sp, #8]
 800d93a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d93e:	46ab      	mov	fp, r5
 800d940:	106d      	asrs	r5, r5, #1
 800d942:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d946:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d94a:	ec41 0b18 	vmov	d8, r0, r1
 800d94e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800d952:	2200      	movs	r2, #0
 800d954:	4640      	mov	r0, r8
 800d956:	4649      	mov	r1, r9
 800d958:	4614      	mov	r4, r2
 800d95a:	461d      	mov	r5, r3
 800d95c:	f7f2 fdfc 	bl	8000558 <__aeabi_dmul>
 800d960:	4602      	mov	r2, r0
 800d962:	460b      	mov	r3, r1
 800d964:	4630      	mov	r0, r6
 800d966:	4639      	mov	r1, r7
 800d968:	f7f2 fc3e 	bl	80001e8 <__aeabi_dsub>
 800d96c:	ec53 2b19 	vmov	r2, r3, d9
 800d970:	4606      	mov	r6, r0
 800d972:	460f      	mov	r7, r1
 800d974:	4620      	mov	r0, r4
 800d976:	4629      	mov	r1, r5
 800d978:	f7f2 fc36 	bl	80001e8 <__aeabi_dsub>
 800d97c:	4602      	mov	r2, r0
 800d97e:	460b      	mov	r3, r1
 800d980:	4650      	mov	r0, sl
 800d982:	4659      	mov	r1, fp
 800d984:	f7f2 fc30 	bl	80001e8 <__aeabi_dsub>
 800d988:	4642      	mov	r2, r8
 800d98a:	464b      	mov	r3, r9
 800d98c:	f7f2 fde4 	bl	8000558 <__aeabi_dmul>
 800d990:	4602      	mov	r2, r0
 800d992:	460b      	mov	r3, r1
 800d994:	4630      	mov	r0, r6
 800d996:	4639      	mov	r1, r7
 800d998:	f7f2 fc26 	bl	80001e8 <__aeabi_dsub>
 800d99c:	ec53 2b1a 	vmov	r2, r3, d10
 800d9a0:	f7f2 fdda 	bl	8000558 <__aeabi_dmul>
 800d9a4:	ec53 2b18 	vmov	r2, r3, d8
 800d9a8:	ec41 0b19 	vmov	d9, r0, r1
 800d9ac:	ec51 0b18 	vmov	r0, r1, d8
 800d9b0:	f7f2 fdd2 	bl	8000558 <__aeabi_dmul>
 800d9b4:	a37c      	add	r3, pc, #496	; (adr r3, 800dba8 <__ieee754_pow+0x708>)
 800d9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ba:	4604      	mov	r4, r0
 800d9bc:	460d      	mov	r5, r1
 800d9be:	f7f2 fdcb 	bl	8000558 <__aeabi_dmul>
 800d9c2:	a37b      	add	r3, pc, #492	; (adr r3, 800dbb0 <__ieee754_pow+0x710>)
 800d9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c8:	f7f2 fc10 	bl	80001ec <__adddf3>
 800d9cc:	4622      	mov	r2, r4
 800d9ce:	462b      	mov	r3, r5
 800d9d0:	f7f2 fdc2 	bl	8000558 <__aeabi_dmul>
 800d9d4:	a378      	add	r3, pc, #480	; (adr r3, 800dbb8 <__ieee754_pow+0x718>)
 800d9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9da:	f7f2 fc07 	bl	80001ec <__adddf3>
 800d9de:	4622      	mov	r2, r4
 800d9e0:	462b      	mov	r3, r5
 800d9e2:	f7f2 fdb9 	bl	8000558 <__aeabi_dmul>
 800d9e6:	a376      	add	r3, pc, #472	; (adr r3, 800dbc0 <__ieee754_pow+0x720>)
 800d9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ec:	f7f2 fbfe 	bl	80001ec <__adddf3>
 800d9f0:	4622      	mov	r2, r4
 800d9f2:	462b      	mov	r3, r5
 800d9f4:	f7f2 fdb0 	bl	8000558 <__aeabi_dmul>
 800d9f8:	a373      	add	r3, pc, #460	; (adr r3, 800dbc8 <__ieee754_pow+0x728>)
 800d9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9fe:	f7f2 fbf5 	bl	80001ec <__adddf3>
 800da02:	4622      	mov	r2, r4
 800da04:	462b      	mov	r3, r5
 800da06:	f7f2 fda7 	bl	8000558 <__aeabi_dmul>
 800da0a:	a371      	add	r3, pc, #452	; (adr r3, 800dbd0 <__ieee754_pow+0x730>)
 800da0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da10:	f7f2 fbec 	bl	80001ec <__adddf3>
 800da14:	4622      	mov	r2, r4
 800da16:	4606      	mov	r6, r0
 800da18:	460f      	mov	r7, r1
 800da1a:	462b      	mov	r3, r5
 800da1c:	4620      	mov	r0, r4
 800da1e:	4629      	mov	r1, r5
 800da20:	f7f2 fd9a 	bl	8000558 <__aeabi_dmul>
 800da24:	4602      	mov	r2, r0
 800da26:	460b      	mov	r3, r1
 800da28:	4630      	mov	r0, r6
 800da2a:	4639      	mov	r1, r7
 800da2c:	f7f2 fd94 	bl	8000558 <__aeabi_dmul>
 800da30:	4642      	mov	r2, r8
 800da32:	4604      	mov	r4, r0
 800da34:	460d      	mov	r5, r1
 800da36:	464b      	mov	r3, r9
 800da38:	ec51 0b18 	vmov	r0, r1, d8
 800da3c:	f7f2 fbd6 	bl	80001ec <__adddf3>
 800da40:	ec53 2b19 	vmov	r2, r3, d9
 800da44:	f7f2 fd88 	bl	8000558 <__aeabi_dmul>
 800da48:	4622      	mov	r2, r4
 800da4a:	462b      	mov	r3, r5
 800da4c:	f7f2 fbce 	bl	80001ec <__adddf3>
 800da50:	4642      	mov	r2, r8
 800da52:	4682      	mov	sl, r0
 800da54:	468b      	mov	fp, r1
 800da56:	464b      	mov	r3, r9
 800da58:	4640      	mov	r0, r8
 800da5a:	4649      	mov	r1, r9
 800da5c:	f7f2 fd7c 	bl	8000558 <__aeabi_dmul>
 800da60:	4b6b      	ldr	r3, [pc, #428]	; (800dc10 <__ieee754_pow+0x770>)
 800da62:	2200      	movs	r2, #0
 800da64:	4606      	mov	r6, r0
 800da66:	460f      	mov	r7, r1
 800da68:	f7f2 fbc0 	bl	80001ec <__adddf3>
 800da6c:	4652      	mov	r2, sl
 800da6e:	465b      	mov	r3, fp
 800da70:	f7f2 fbbc 	bl	80001ec <__adddf3>
 800da74:	2000      	movs	r0, #0
 800da76:	4604      	mov	r4, r0
 800da78:	460d      	mov	r5, r1
 800da7a:	4602      	mov	r2, r0
 800da7c:	460b      	mov	r3, r1
 800da7e:	4640      	mov	r0, r8
 800da80:	4649      	mov	r1, r9
 800da82:	f7f2 fd69 	bl	8000558 <__aeabi_dmul>
 800da86:	4b62      	ldr	r3, [pc, #392]	; (800dc10 <__ieee754_pow+0x770>)
 800da88:	4680      	mov	r8, r0
 800da8a:	4689      	mov	r9, r1
 800da8c:	2200      	movs	r2, #0
 800da8e:	4620      	mov	r0, r4
 800da90:	4629      	mov	r1, r5
 800da92:	f7f2 fba9 	bl	80001e8 <__aeabi_dsub>
 800da96:	4632      	mov	r2, r6
 800da98:	463b      	mov	r3, r7
 800da9a:	f7f2 fba5 	bl	80001e8 <__aeabi_dsub>
 800da9e:	4602      	mov	r2, r0
 800daa0:	460b      	mov	r3, r1
 800daa2:	4650      	mov	r0, sl
 800daa4:	4659      	mov	r1, fp
 800daa6:	f7f2 fb9f 	bl	80001e8 <__aeabi_dsub>
 800daaa:	ec53 2b18 	vmov	r2, r3, d8
 800daae:	f7f2 fd53 	bl	8000558 <__aeabi_dmul>
 800dab2:	4622      	mov	r2, r4
 800dab4:	4606      	mov	r6, r0
 800dab6:	460f      	mov	r7, r1
 800dab8:	462b      	mov	r3, r5
 800daba:	ec51 0b19 	vmov	r0, r1, d9
 800dabe:	f7f2 fd4b 	bl	8000558 <__aeabi_dmul>
 800dac2:	4602      	mov	r2, r0
 800dac4:	460b      	mov	r3, r1
 800dac6:	4630      	mov	r0, r6
 800dac8:	4639      	mov	r1, r7
 800daca:	f7f2 fb8f 	bl	80001ec <__adddf3>
 800dace:	4606      	mov	r6, r0
 800dad0:	460f      	mov	r7, r1
 800dad2:	4602      	mov	r2, r0
 800dad4:	460b      	mov	r3, r1
 800dad6:	4640      	mov	r0, r8
 800dad8:	4649      	mov	r1, r9
 800dada:	f7f2 fb87 	bl	80001ec <__adddf3>
 800dade:	a33e      	add	r3, pc, #248	; (adr r3, 800dbd8 <__ieee754_pow+0x738>)
 800dae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae4:	2000      	movs	r0, #0
 800dae6:	4604      	mov	r4, r0
 800dae8:	460d      	mov	r5, r1
 800daea:	f7f2 fd35 	bl	8000558 <__aeabi_dmul>
 800daee:	4642      	mov	r2, r8
 800daf0:	ec41 0b18 	vmov	d8, r0, r1
 800daf4:	464b      	mov	r3, r9
 800daf6:	4620      	mov	r0, r4
 800daf8:	4629      	mov	r1, r5
 800dafa:	f7f2 fb75 	bl	80001e8 <__aeabi_dsub>
 800dafe:	4602      	mov	r2, r0
 800db00:	460b      	mov	r3, r1
 800db02:	4630      	mov	r0, r6
 800db04:	4639      	mov	r1, r7
 800db06:	f7f2 fb6f 	bl	80001e8 <__aeabi_dsub>
 800db0a:	a335      	add	r3, pc, #212	; (adr r3, 800dbe0 <__ieee754_pow+0x740>)
 800db0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db10:	f7f2 fd22 	bl	8000558 <__aeabi_dmul>
 800db14:	a334      	add	r3, pc, #208	; (adr r3, 800dbe8 <__ieee754_pow+0x748>)
 800db16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1a:	4606      	mov	r6, r0
 800db1c:	460f      	mov	r7, r1
 800db1e:	4620      	mov	r0, r4
 800db20:	4629      	mov	r1, r5
 800db22:	f7f2 fd19 	bl	8000558 <__aeabi_dmul>
 800db26:	4602      	mov	r2, r0
 800db28:	460b      	mov	r3, r1
 800db2a:	4630      	mov	r0, r6
 800db2c:	4639      	mov	r1, r7
 800db2e:	f7f2 fb5d 	bl	80001ec <__adddf3>
 800db32:	9a07      	ldr	r2, [sp, #28]
 800db34:	4b37      	ldr	r3, [pc, #220]	; (800dc14 <__ieee754_pow+0x774>)
 800db36:	4413      	add	r3, r2
 800db38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db3c:	f7f2 fb56 	bl	80001ec <__adddf3>
 800db40:	4682      	mov	sl, r0
 800db42:	9805      	ldr	r0, [sp, #20]
 800db44:	468b      	mov	fp, r1
 800db46:	f7f2 fc9d 	bl	8000484 <__aeabi_i2d>
 800db4a:	9a07      	ldr	r2, [sp, #28]
 800db4c:	4b32      	ldr	r3, [pc, #200]	; (800dc18 <__ieee754_pow+0x778>)
 800db4e:	4413      	add	r3, r2
 800db50:	e9d3 8900 	ldrd	r8, r9, [r3]
 800db54:	4606      	mov	r6, r0
 800db56:	460f      	mov	r7, r1
 800db58:	4652      	mov	r2, sl
 800db5a:	465b      	mov	r3, fp
 800db5c:	ec51 0b18 	vmov	r0, r1, d8
 800db60:	f7f2 fb44 	bl	80001ec <__adddf3>
 800db64:	4642      	mov	r2, r8
 800db66:	464b      	mov	r3, r9
 800db68:	f7f2 fb40 	bl	80001ec <__adddf3>
 800db6c:	4632      	mov	r2, r6
 800db6e:	463b      	mov	r3, r7
 800db70:	f7f2 fb3c 	bl	80001ec <__adddf3>
 800db74:	2000      	movs	r0, #0
 800db76:	4632      	mov	r2, r6
 800db78:	463b      	mov	r3, r7
 800db7a:	4604      	mov	r4, r0
 800db7c:	460d      	mov	r5, r1
 800db7e:	f7f2 fb33 	bl	80001e8 <__aeabi_dsub>
 800db82:	4642      	mov	r2, r8
 800db84:	464b      	mov	r3, r9
 800db86:	f7f2 fb2f 	bl	80001e8 <__aeabi_dsub>
 800db8a:	ec53 2b18 	vmov	r2, r3, d8
 800db8e:	f7f2 fb2b 	bl	80001e8 <__aeabi_dsub>
 800db92:	4602      	mov	r2, r0
 800db94:	460b      	mov	r3, r1
 800db96:	4650      	mov	r0, sl
 800db98:	4659      	mov	r1, fp
 800db9a:	e610      	b.n	800d7be <__ieee754_pow+0x31e>
 800db9c:	2401      	movs	r4, #1
 800db9e:	e6a1      	b.n	800d8e4 <__ieee754_pow+0x444>
 800dba0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800dbf0 <__ieee754_pow+0x750>
 800dba4:	e617      	b.n	800d7d6 <__ieee754_pow+0x336>
 800dba6:	bf00      	nop
 800dba8:	4a454eef 	.word	0x4a454eef
 800dbac:	3fca7e28 	.word	0x3fca7e28
 800dbb0:	93c9db65 	.word	0x93c9db65
 800dbb4:	3fcd864a 	.word	0x3fcd864a
 800dbb8:	a91d4101 	.word	0xa91d4101
 800dbbc:	3fd17460 	.word	0x3fd17460
 800dbc0:	518f264d 	.word	0x518f264d
 800dbc4:	3fd55555 	.word	0x3fd55555
 800dbc8:	db6fabff 	.word	0xdb6fabff
 800dbcc:	3fdb6db6 	.word	0x3fdb6db6
 800dbd0:	33333303 	.word	0x33333303
 800dbd4:	3fe33333 	.word	0x3fe33333
 800dbd8:	e0000000 	.word	0xe0000000
 800dbdc:	3feec709 	.word	0x3feec709
 800dbe0:	dc3a03fd 	.word	0xdc3a03fd
 800dbe4:	3feec709 	.word	0x3feec709
 800dbe8:	145b01f5 	.word	0x145b01f5
 800dbec:	be3e2fe0 	.word	0xbe3e2fe0
 800dbf0:	00000000 	.word	0x00000000
 800dbf4:	3ff00000 	.word	0x3ff00000
 800dbf8:	7ff00000 	.word	0x7ff00000
 800dbfc:	43400000 	.word	0x43400000
 800dc00:	0003988e 	.word	0x0003988e
 800dc04:	000bb679 	.word	0x000bb679
 800dc08:	0800f780 	.word	0x0800f780
 800dc0c:	3ff00000 	.word	0x3ff00000
 800dc10:	40080000 	.word	0x40080000
 800dc14:	0800f7a0 	.word	0x0800f7a0
 800dc18:	0800f790 	.word	0x0800f790
 800dc1c:	a3b5      	add	r3, pc, #724	; (adr r3, 800def4 <__ieee754_pow+0xa54>)
 800dc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc22:	4640      	mov	r0, r8
 800dc24:	4649      	mov	r1, r9
 800dc26:	f7f2 fae1 	bl	80001ec <__adddf3>
 800dc2a:	4622      	mov	r2, r4
 800dc2c:	ec41 0b1a 	vmov	d10, r0, r1
 800dc30:	462b      	mov	r3, r5
 800dc32:	4630      	mov	r0, r6
 800dc34:	4639      	mov	r1, r7
 800dc36:	f7f2 fad7 	bl	80001e8 <__aeabi_dsub>
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	ec51 0b1a 	vmov	r0, r1, d10
 800dc42:	f7f2 ff19 	bl	8000a78 <__aeabi_dcmpgt>
 800dc46:	2800      	cmp	r0, #0
 800dc48:	f47f ae04 	bne.w	800d854 <__ieee754_pow+0x3b4>
 800dc4c:	4aa4      	ldr	r2, [pc, #656]	; (800dee0 <__ieee754_pow+0xa40>)
 800dc4e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dc52:	4293      	cmp	r3, r2
 800dc54:	f340 8108 	ble.w	800de68 <__ieee754_pow+0x9c8>
 800dc58:	151b      	asrs	r3, r3, #20
 800dc5a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800dc5e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800dc62:	fa4a f303 	asr.w	r3, sl, r3
 800dc66:	445b      	add	r3, fp
 800dc68:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800dc6c:	4e9d      	ldr	r6, [pc, #628]	; (800dee4 <__ieee754_pow+0xa44>)
 800dc6e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800dc72:	4116      	asrs	r6, r2
 800dc74:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800dc78:	2000      	movs	r0, #0
 800dc7a:	ea23 0106 	bic.w	r1, r3, r6
 800dc7e:	f1c2 0214 	rsb	r2, r2, #20
 800dc82:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800dc86:	fa4a fa02 	asr.w	sl, sl, r2
 800dc8a:	f1bb 0f00 	cmp.w	fp, #0
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	4620      	mov	r0, r4
 800dc94:	4629      	mov	r1, r5
 800dc96:	bfb8      	it	lt
 800dc98:	f1ca 0a00 	rsblt	sl, sl, #0
 800dc9c:	f7f2 faa4 	bl	80001e8 <__aeabi_dsub>
 800dca0:	ec41 0b19 	vmov	d9, r0, r1
 800dca4:	4642      	mov	r2, r8
 800dca6:	464b      	mov	r3, r9
 800dca8:	ec51 0b19 	vmov	r0, r1, d9
 800dcac:	f7f2 fa9e 	bl	80001ec <__adddf3>
 800dcb0:	a37b      	add	r3, pc, #492	; (adr r3, 800dea0 <__ieee754_pow+0xa00>)
 800dcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb6:	2000      	movs	r0, #0
 800dcb8:	4604      	mov	r4, r0
 800dcba:	460d      	mov	r5, r1
 800dcbc:	f7f2 fc4c 	bl	8000558 <__aeabi_dmul>
 800dcc0:	ec53 2b19 	vmov	r2, r3, d9
 800dcc4:	4606      	mov	r6, r0
 800dcc6:	460f      	mov	r7, r1
 800dcc8:	4620      	mov	r0, r4
 800dcca:	4629      	mov	r1, r5
 800dccc:	f7f2 fa8c 	bl	80001e8 <__aeabi_dsub>
 800dcd0:	4602      	mov	r2, r0
 800dcd2:	460b      	mov	r3, r1
 800dcd4:	4640      	mov	r0, r8
 800dcd6:	4649      	mov	r1, r9
 800dcd8:	f7f2 fa86 	bl	80001e8 <__aeabi_dsub>
 800dcdc:	a372      	add	r3, pc, #456	; (adr r3, 800dea8 <__ieee754_pow+0xa08>)
 800dcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce2:	f7f2 fc39 	bl	8000558 <__aeabi_dmul>
 800dce6:	a372      	add	r3, pc, #456	; (adr r3, 800deb0 <__ieee754_pow+0xa10>)
 800dce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcec:	4680      	mov	r8, r0
 800dcee:	4689      	mov	r9, r1
 800dcf0:	4620      	mov	r0, r4
 800dcf2:	4629      	mov	r1, r5
 800dcf4:	f7f2 fc30 	bl	8000558 <__aeabi_dmul>
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	460b      	mov	r3, r1
 800dcfc:	4640      	mov	r0, r8
 800dcfe:	4649      	mov	r1, r9
 800dd00:	f7f2 fa74 	bl	80001ec <__adddf3>
 800dd04:	4604      	mov	r4, r0
 800dd06:	460d      	mov	r5, r1
 800dd08:	4602      	mov	r2, r0
 800dd0a:	460b      	mov	r3, r1
 800dd0c:	4630      	mov	r0, r6
 800dd0e:	4639      	mov	r1, r7
 800dd10:	f7f2 fa6c 	bl	80001ec <__adddf3>
 800dd14:	4632      	mov	r2, r6
 800dd16:	463b      	mov	r3, r7
 800dd18:	4680      	mov	r8, r0
 800dd1a:	4689      	mov	r9, r1
 800dd1c:	f7f2 fa64 	bl	80001e8 <__aeabi_dsub>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	4620      	mov	r0, r4
 800dd26:	4629      	mov	r1, r5
 800dd28:	f7f2 fa5e 	bl	80001e8 <__aeabi_dsub>
 800dd2c:	4642      	mov	r2, r8
 800dd2e:	4606      	mov	r6, r0
 800dd30:	460f      	mov	r7, r1
 800dd32:	464b      	mov	r3, r9
 800dd34:	4640      	mov	r0, r8
 800dd36:	4649      	mov	r1, r9
 800dd38:	f7f2 fc0e 	bl	8000558 <__aeabi_dmul>
 800dd3c:	a35e      	add	r3, pc, #376	; (adr r3, 800deb8 <__ieee754_pow+0xa18>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	4604      	mov	r4, r0
 800dd44:	460d      	mov	r5, r1
 800dd46:	f7f2 fc07 	bl	8000558 <__aeabi_dmul>
 800dd4a:	a35d      	add	r3, pc, #372	; (adr r3, 800dec0 <__ieee754_pow+0xa20>)
 800dd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd50:	f7f2 fa4a 	bl	80001e8 <__aeabi_dsub>
 800dd54:	4622      	mov	r2, r4
 800dd56:	462b      	mov	r3, r5
 800dd58:	f7f2 fbfe 	bl	8000558 <__aeabi_dmul>
 800dd5c:	a35a      	add	r3, pc, #360	; (adr r3, 800dec8 <__ieee754_pow+0xa28>)
 800dd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd62:	f7f2 fa43 	bl	80001ec <__adddf3>
 800dd66:	4622      	mov	r2, r4
 800dd68:	462b      	mov	r3, r5
 800dd6a:	f7f2 fbf5 	bl	8000558 <__aeabi_dmul>
 800dd6e:	a358      	add	r3, pc, #352	; (adr r3, 800ded0 <__ieee754_pow+0xa30>)
 800dd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd74:	f7f2 fa38 	bl	80001e8 <__aeabi_dsub>
 800dd78:	4622      	mov	r2, r4
 800dd7a:	462b      	mov	r3, r5
 800dd7c:	f7f2 fbec 	bl	8000558 <__aeabi_dmul>
 800dd80:	a355      	add	r3, pc, #340	; (adr r3, 800ded8 <__ieee754_pow+0xa38>)
 800dd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd86:	f7f2 fa31 	bl	80001ec <__adddf3>
 800dd8a:	4622      	mov	r2, r4
 800dd8c:	462b      	mov	r3, r5
 800dd8e:	f7f2 fbe3 	bl	8000558 <__aeabi_dmul>
 800dd92:	4602      	mov	r2, r0
 800dd94:	460b      	mov	r3, r1
 800dd96:	4640      	mov	r0, r8
 800dd98:	4649      	mov	r1, r9
 800dd9a:	f7f2 fa25 	bl	80001e8 <__aeabi_dsub>
 800dd9e:	4604      	mov	r4, r0
 800dda0:	460d      	mov	r5, r1
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	4640      	mov	r0, r8
 800dda8:	4649      	mov	r1, r9
 800ddaa:	f7f2 fbd5 	bl	8000558 <__aeabi_dmul>
 800ddae:	2200      	movs	r2, #0
 800ddb0:	ec41 0b19 	vmov	d9, r0, r1
 800ddb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ddb8:	4620      	mov	r0, r4
 800ddba:	4629      	mov	r1, r5
 800ddbc:	f7f2 fa14 	bl	80001e8 <__aeabi_dsub>
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	460b      	mov	r3, r1
 800ddc4:	ec51 0b19 	vmov	r0, r1, d9
 800ddc8:	f7f2 fcf0 	bl	80007ac <__aeabi_ddiv>
 800ddcc:	4632      	mov	r2, r6
 800ddce:	4604      	mov	r4, r0
 800ddd0:	460d      	mov	r5, r1
 800ddd2:	463b      	mov	r3, r7
 800ddd4:	4640      	mov	r0, r8
 800ddd6:	4649      	mov	r1, r9
 800ddd8:	f7f2 fbbe 	bl	8000558 <__aeabi_dmul>
 800dddc:	4632      	mov	r2, r6
 800ddde:	463b      	mov	r3, r7
 800dde0:	f7f2 fa04 	bl	80001ec <__adddf3>
 800dde4:	4602      	mov	r2, r0
 800dde6:	460b      	mov	r3, r1
 800dde8:	4620      	mov	r0, r4
 800ddea:	4629      	mov	r1, r5
 800ddec:	f7f2 f9fc 	bl	80001e8 <__aeabi_dsub>
 800ddf0:	4642      	mov	r2, r8
 800ddf2:	464b      	mov	r3, r9
 800ddf4:	f7f2 f9f8 	bl	80001e8 <__aeabi_dsub>
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	4602      	mov	r2, r0
 800ddfc:	493a      	ldr	r1, [pc, #232]	; (800dee8 <__ieee754_pow+0xa48>)
 800ddfe:	2000      	movs	r0, #0
 800de00:	f7f2 f9f2 	bl	80001e8 <__aeabi_dsub>
 800de04:	ec41 0b10 	vmov	d0, r0, r1
 800de08:	ee10 3a90 	vmov	r3, s1
 800de0c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800de10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800de14:	da2b      	bge.n	800de6e <__ieee754_pow+0x9ce>
 800de16:	4650      	mov	r0, sl
 800de18:	f001 f8ce 	bl	800efb8 <scalbn>
 800de1c:	ec51 0b10 	vmov	r0, r1, d0
 800de20:	ec53 2b18 	vmov	r2, r3, d8
 800de24:	f7ff bbed 	b.w	800d602 <__ieee754_pow+0x162>
 800de28:	4b30      	ldr	r3, [pc, #192]	; (800deec <__ieee754_pow+0xa4c>)
 800de2a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800de2e:	429e      	cmp	r6, r3
 800de30:	f77f af0c 	ble.w	800dc4c <__ieee754_pow+0x7ac>
 800de34:	4b2e      	ldr	r3, [pc, #184]	; (800def0 <__ieee754_pow+0xa50>)
 800de36:	440b      	add	r3, r1
 800de38:	4303      	orrs	r3, r0
 800de3a:	d009      	beq.n	800de50 <__ieee754_pow+0x9b0>
 800de3c:	ec51 0b18 	vmov	r0, r1, d8
 800de40:	2200      	movs	r2, #0
 800de42:	2300      	movs	r3, #0
 800de44:	f7f2 fdfa 	bl	8000a3c <__aeabi_dcmplt>
 800de48:	3800      	subs	r0, #0
 800de4a:	bf18      	it	ne
 800de4c:	2001      	movne	r0, #1
 800de4e:	e447      	b.n	800d6e0 <__ieee754_pow+0x240>
 800de50:	4622      	mov	r2, r4
 800de52:	462b      	mov	r3, r5
 800de54:	f7f2 f9c8 	bl	80001e8 <__aeabi_dsub>
 800de58:	4642      	mov	r2, r8
 800de5a:	464b      	mov	r3, r9
 800de5c:	f7f2 fe02 	bl	8000a64 <__aeabi_dcmpge>
 800de60:	2800      	cmp	r0, #0
 800de62:	f43f aef3 	beq.w	800dc4c <__ieee754_pow+0x7ac>
 800de66:	e7e9      	b.n	800de3c <__ieee754_pow+0x99c>
 800de68:	f04f 0a00 	mov.w	sl, #0
 800de6c:	e71a      	b.n	800dca4 <__ieee754_pow+0x804>
 800de6e:	ec51 0b10 	vmov	r0, r1, d0
 800de72:	4619      	mov	r1, r3
 800de74:	e7d4      	b.n	800de20 <__ieee754_pow+0x980>
 800de76:	491c      	ldr	r1, [pc, #112]	; (800dee8 <__ieee754_pow+0xa48>)
 800de78:	2000      	movs	r0, #0
 800de7a:	f7ff bb30 	b.w	800d4de <__ieee754_pow+0x3e>
 800de7e:	2000      	movs	r0, #0
 800de80:	2100      	movs	r1, #0
 800de82:	f7ff bb2c 	b.w	800d4de <__ieee754_pow+0x3e>
 800de86:	4630      	mov	r0, r6
 800de88:	4639      	mov	r1, r7
 800de8a:	f7ff bb28 	b.w	800d4de <__ieee754_pow+0x3e>
 800de8e:	9204      	str	r2, [sp, #16]
 800de90:	f7ff bb7a 	b.w	800d588 <__ieee754_pow+0xe8>
 800de94:	2300      	movs	r3, #0
 800de96:	f7ff bb64 	b.w	800d562 <__ieee754_pow+0xc2>
 800de9a:	bf00      	nop
 800de9c:	f3af 8000 	nop.w
 800dea0:	00000000 	.word	0x00000000
 800dea4:	3fe62e43 	.word	0x3fe62e43
 800dea8:	fefa39ef 	.word	0xfefa39ef
 800deac:	3fe62e42 	.word	0x3fe62e42
 800deb0:	0ca86c39 	.word	0x0ca86c39
 800deb4:	be205c61 	.word	0xbe205c61
 800deb8:	72bea4d0 	.word	0x72bea4d0
 800debc:	3e663769 	.word	0x3e663769
 800dec0:	c5d26bf1 	.word	0xc5d26bf1
 800dec4:	3ebbbd41 	.word	0x3ebbbd41
 800dec8:	af25de2c 	.word	0xaf25de2c
 800decc:	3f11566a 	.word	0x3f11566a
 800ded0:	16bebd93 	.word	0x16bebd93
 800ded4:	3f66c16c 	.word	0x3f66c16c
 800ded8:	5555553e 	.word	0x5555553e
 800dedc:	3fc55555 	.word	0x3fc55555
 800dee0:	3fe00000 	.word	0x3fe00000
 800dee4:	000fffff 	.word	0x000fffff
 800dee8:	3ff00000 	.word	0x3ff00000
 800deec:	4090cbff 	.word	0x4090cbff
 800def0:	3f6f3400 	.word	0x3f6f3400
 800def4:	652b82fe 	.word	0x652b82fe
 800def8:	3c971547 	.word	0x3c971547
 800defc:	00000000 	.word	0x00000000

0800df00 <__ieee754_rem_pio2>:
 800df00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df04:	ed2d 8b02 	vpush	{d8}
 800df08:	ec55 4b10 	vmov	r4, r5, d0
 800df0c:	4bca      	ldr	r3, [pc, #808]	; (800e238 <__ieee754_rem_pio2+0x338>)
 800df0e:	b08b      	sub	sp, #44	; 0x2c
 800df10:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800df14:	4598      	cmp	r8, r3
 800df16:	4682      	mov	sl, r0
 800df18:	9502      	str	r5, [sp, #8]
 800df1a:	dc08      	bgt.n	800df2e <__ieee754_rem_pio2+0x2e>
 800df1c:	2200      	movs	r2, #0
 800df1e:	2300      	movs	r3, #0
 800df20:	ed80 0b00 	vstr	d0, [r0]
 800df24:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800df28:	f04f 0b00 	mov.w	fp, #0
 800df2c:	e028      	b.n	800df80 <__ieee754_rem_pio2+0x80>
 800df2e:	4bc3      	ldr	r3, [pc, #780]	; (800e23c <__ieee754_rem_pio2+0x33c>)
 800df30:	4598      	cmp	r8, r3
 800df32:	dc78      	bgt.n	800e026 <__ieee754_rem_pio2+0x126>
 800df34:	9b02      	ldr	r3, [sp, #8]
 800df36:	4ec2      	ldr	r6, [pc, #776]	; (800e240 <__ieee754_rem_pio2+0x340>)
 800df38:	2b00      	cmp	r3, #0
 800df3a:	ee10 0a10 	vmov	r0, s0
 800df3e:	a3b0      	add	r3, pc, #704	; (adr r3, 800e200 <__ieee754_rem_pio2+0x300>)
 800df40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df44:	4629      	mov	r1, r5
 800df46:	dd39      	ble.n	800dfbc <__ieee754_rem_pio2+0xbc>
 800df48:	f7f2 f94e 	bl	80001e8 <__aeabi_dsub>
 800df4c:	45b0      	cmp	r8, r6
 800df4e:	4604      	mov	r4, r0
 800df50:	460d      	mov	r5, r1
 800df52:	d01b      	beq.n	800df8c <__ieee754_rem_pio2+0x8c>
 800df54:	a3ac      	add	r3, pc, #688	; (adr r3, 800e208 <__ieee754_rem_pio2+0x308>)
 800df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5a:	f7f2 f945 	bl	80001e8 <__aeabi_dsub>
 800df5e:	4602      	mov	r2, r0
 800df60:	460b      	mov	r3, r1
 800df62:	e9ca 2300 	strd	r2, r3, [sl]
 800df66:	4620      	mov	r0, r4
 800df68:	4629      	mov	r1, r5
 800df6a:	f7f2 f93d 	bl	80001e8 <__aeabi_dsub>
 800df6e:	a3a6      	add	r3, pc, #664	; (adr r3, 800e208 <__ieee754_rem_pio2+0x308>)
 800df70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df74:	f7f2 f938 	bl	80001e8 <__aeabi_dsub>
 800df78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800df7c:	f04f 0b01 	mov.w	fp, #1
 800df80:	4658      	mov	r0, fp
 800df82:	b00b      	add	sp, #44	; 0x2c
 800df84:	ecbd 8b02 	vpop	{d8}
 800df88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df8c:	a3a0      	add	r3, pc, #640	; (adr r3, 800e210 <__ieee754_rem_pio2+0x310>)
 800df8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df92:	f7f2 f929 	bl	80001e8 <__aeabi_dsub>
 800df96:	a3a0      	add	r3, pc, #640	; (adr r3, 800e218 <__ieee754_rem_pio2+0x318>)
 800df98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9c:	4604      	mov	r4, r0
 800df9e:	460d      	mov	r5, r1
 800dfa0:	f7f2 f922 	bl	80001e8 <__aeabi_dsub>
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	460b      	mov	r3, r1
 800dfa8:	e9ca 2300 	strd	r2, r3, [sl]
 800dfac:	4620      	mov	r0, r4
 800dfae:	4629      	mov	r1, r5
 800dfb0:	f7f2 f91a 	bl	80001e8 <__aeabi_dsub>
 800dfb4:	a398      	add	r3, pc, #608	; (adr r3, 800e218 <__ieee754_rem_pio2+0x318>)
 800dfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfba:	e7db      	b.n	800df74 <__ieee754_rem_pio2+0x74>
 800dfbc:	f7f2 f916 	bl	80001ec <__adddf3>
 800dfc0:	45b0      	cmp	r8, r6
 800dfc2:	4604      	mov	r4, r0
 800dfc4:	460d      	mov	r5, r1
 800dfc6:	d016      	beq.n	800dff6 <__ieee754_rem_pio2+0xf6>
 800dfc8:	a38f      	add	r3, pc, #572	; (adr r3, 800e208 <__ieee754_rem_pio2+0x308>)
 800dfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfce:	f7f2 f90d 	bl	80001ec <__adddf3>
 800dfd2:	4602      	mov	r2, r0
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	e9ca 2300 	strd	r2, r3, [sl]
 800dfda:	4620      	mov	r0, r4
 800dfdc:	4629      	mov	r1, r5
 800dfde:	f7f2 f903 	bl	80001e8 <__aeabi_dsub>
 800dfe2:	a389      	add	r3, pc, #548	; (adr r3, 800e208 <__ieee754_rem_pio2+0x308>)
 800dfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe8:	f7f2 f900 	bl	80001ec <__adddf3>
 800dfec:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800dff0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800dff4:	e7c4      	b.n	800df80 <__ieee754_rem_pio2+0x80>
 800dff6:	a386      	add	r3, pc, #536	; (adr r3, 800e210 <__ieee754_rem_pio2+0x310>)
 800dff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dffc:	f7f2 f8f6 	bl	80001ec <__adddf3>
 800e000:	a385      	add	r3, pc, #532	; (adr r3, 800e218 <__ieee754_rem_pio2+0x318>)
 800e002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e006:	4604      	mov	r4, r0
 800e008:	460d      	mov	r5, r1
 800e00a:	f7f2 f8ef 	bl	80001ec <__adddf3>
 800e00e:	4602      	mov	r2, r0
 800e010:	460b      	mov	r3, r1
 800e012:	e9ca 2300 	strd	r2, r3, [sl]
 800e016:	4620      	mov	r0, r4
 800e018:	4629      	mov	r1, r5
 800e01a:	f7f2 f8e5 	bl	80001e8 <__aeabi_dsub>
 800e01e:	a37e      	add	r3, pc, #504	; (adr r3, 800e218 <__ieee754_rem_pio2+0x318>)
 800e020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e024:	e7e0      	b.n	800dfe8 <__ieee754_rem_pio2+0xe8>
 800e026:	4b87      	ldr	r3, [pc, #540]	; (800e244 <__ieee754_rem_pio2+0x344>)
 800e028:	4598      	cmp	r8, r3
 800e02a:	f300 80d9 	bgt.w	800e1e0 <__ieee754_rem_pio2+0x2e0>
 800e02e:	f000 ff2d 	bl	800ee8c <fabs>
 800e032:	ec55 4b10 	vmov	r4, r5, d0
 800e036:	ee10 0a10 	vmov	r0, s0
 800e03a:	a379      	add	r3, pc, #484	; (adr r3, 800e220 <__ieee754_rem_pio2+0x320>)
 800e03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e040:	4629      	mov	r1, r5
 800e042:	f7f2 fa89 	bl	8000558 <__aeabi_dmul>
 800e046:	4b80      	ldr	r3, [pc, #512]	; (800e248 <__ieee754_rem_pio2+0x348>)
 800e048:	2200      	movs	r2, #0
 800e04a:	f7f2 f8cf 	bl	80001ec <__adddf3>
 800e04e:	f7f2 fd33 	bl	8000ab8 <__aeabi_d2iz>
 800e052:	4683      	mov	fp, r0
 800e054:	f7f2 fa16 	bl	8000484 <__aeabi_i2d>
 800e058:	4602      	mov	r2, r0
 800e05a:	460b      	mov	r3, r1
 800e05c:	ec43 2b18 	vmov	d8, r2, r3
 800e060:	a367      	add	r3, pc, #412	; (adr r3, 800e200 <__ieee754_rem_pio2+0x300>)
 800e062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e066:	f7f2 fa77 	bl	8000558 <__aeabi_dmul>
 800e06a:	4602      	mov	r2, r0
 800e06c:	460b      	mov	r3, r1
 800e06e:	4620      	mov	r0, r4
 800e070:	4629      	mov	r1, r5
 800e072:	f7f2 f8b9 	bl	80001e8 <__aeabi_dsub>
 800e076:	a364      	add	r3, pc, #400	; (adr r3, 800e208 <__ieee754_rem_pio2+0x308>)
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	4606      	mov	r6, r0
 800e07e:	460f      	mov	r7, r1
 800e080:	ec51 0b18 	vmov	r0, r1, d8
 800e084:	f7f2 fa68 	bl	8000558 <__aeabi_dmul>
 800e088:	f1bb 0f1f 	cmp.w	fp, #31
 800e08c:	4604      	mov	r4, r0
 800e08e:	460d      	mov	r5, r1
 800e090:	dc0d      	bgt.n	800e0ae <__ieee754_rem_pio2+0x1ae>
 800e092:	4b6e      	ldr	r3, [pc, #440]	; (800e24c <__ieee754_rem_pio2+0x34c>)
 800e094:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800e098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e09c:	4543      	cmp	r3, r8
 800e09e:	d006      	beq.n	800e0ae <__ieee754_rem_pio2+0x1ae>
 800e0a0:	4622      	mov	r2, r4
 800e0a2:	462b      	mov	r3, r5
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	4639      	mov	r1, r7
 800e0a8:	f7f2 f89e 	bl	80001e8 <__aeabi_dsub>
 800e0ac:	e00f      	b.n	800e0ce <__ieee754_rem_pio2+0x1ce>
 800e0ae:	462b      	mov	r3, r5
 800e0b0:	4622      	mov	r2, r4
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	4639      	mov	r1, r7
 800e0b6:	f7f2 f897 	bl	80001e8 <__aeabi_dsub>
 800e0ba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e0be:	9303      	str	r3, [sp, #12]
 800e0c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e0c4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800e0c8:	f1b8 0f10 	cmp.w	r8, #16
 800e0cc:	dc02      	bgt.n	800e0d4 <__ieee754_rem_pio2+0x1d4>
 800e0ce:	e9ca 0100 	strd	r0, r1, [sl]
 800e0d2:	e039      	b.n	800e148 <__ieee754_rem_pio2+0x248>
 800e0d4:	a34e      	add	r3, pc, #312	; (adr r3, 800e210 <__ieee754_rem_pio2+0x310>)
 800e0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0da:	ec51 0b18 	vmov	r0, r1, d8
 800e0de:	f7f2 fa3b 	bl	8000558 <__aeabi_dmul>
 800e0e2:	4604      	mov	r4, r0
 800e0e4:	460d      	mov	r5, r1
 800e0e6:	4602      	mov	r2, r0
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	4639      	mov	r1, r7
 800e0ee:	f7f2 f87b 	bl	80001e8 <__aeabi_dsub>
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	4680      	mov	r8, r0
 800e0f8:	4689      	mov	r9, r1
 800e0fa:	4630      	mov	r0, r6
 800e0fc:	4639      	mov	r1, r7
 800e0fe:	f7f2 f873 	bl	80001e8 <__aeabi_dsub>
 800e102:	4622      	mov	r2, r4
 800e104:	462b      	mov	r3, r5
 800e106:	f7f2 f86f 	bl	80001e8 <__aeabi_dsub>
 800e10a:	a343      	add	r3, pc, #268	; (adr r3, 800e218 <__ieee754_rem_pio2+0x318>)
 800e10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e110:	4604      	mov	r4, r0
 800e112:	460d      	mov	r5, r1
 800e114:	ec51 0b18 	vmov	r0, r1, d8
 800e118:	f7f2 fa1e 	bl	8000558 <__aeabi_dmul>
 800e11c:	4622      	mov	r2, r4
 800e11e:	462b      	mov	r3, r5
 800e120:	f7f2 f862 	bl	80001e8 <__aeabi_dsub>
 800e124:	4602      	mov	r2, r0
 800e126:	460b      	mov	r3, r1
 800e128:	4604      	mov	r4, r0
 800e12a:	460d      	mov	r5, r1
 800e12c:	4640      	mov	r0, r8
 800e12e:	4649      	mov	r1, r9
 800e130:	f7f2 f85a 	bl	80001e8 <__aeabi_dsub>
 800e134:	9a03      	ldr	r2, [sp, #12]
 800e136:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e13a:	1ad3      	subs	r3, r2, r3
 800e13c:	2b31      	cmp	r3, #49	; 0x31
 800e13e:	dc24      	bgt.n	800e18a <__ieee754_rem_pio2+0x28a>
 800e140:	e9ca 0100 	strd	r0, r1, [sl]
 800e144:	4646      	mov	r6, r8
 800e146:	464f      	mov	r7, r9
 800e148:	e9da 8900 	ldrd	r8, r9, [sl]
 800e14c:	4630      	mov	r0, r6
 800e14e:	4642      	mov	r2, r8
 800e150:	464b      	mov	r3, r9
 800e152:	4639      	mov	r1, r7
 800e154:	f7f2 f848 	bl	80001e8 <__aeabi_dsub>
 800e158:	462b      	mov	r3, r5
 800e15a:	4622      	mov	r2, r4
 800e15c:	f7f2 f844 	bl	80001e8 <__aeabi_dsub>
 800e160:	9b02      	ldr	r3, [sp, #8]
 800e162:	2b00      	cmp	r3, #0
 800e164:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e168:	f6bf af0a 	bge.w	800df80 <__ieee754_rem_pio2+0x80>
 800e16c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e170:	f8ca 3004 	str.w	r3, [sl, #4]
 800e174:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e178:	f8ca 8000 	str.w	r8, [sl]
 800e17c:	f8ca 0008 	str.w	r0, [sl, #8]
 800e180:	f8ca 300c 	str.w	r3, [sl, #12]
 800e184:	f1cb 0b00 	rsb	fp, fp, #0
 800e188:	e6fa      	b.n	800df80 <__ieee754_rem_pio2+0x80>
 800e18a:	a327      	add	r3, pc, #156	; (adr r3, 800e228 <__ieee754_rem_pio2+0x328>)
 800e18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e190:	ec51 0b18 	vmov	r0, r1, d8
 800e194:	f7f2 f9e0 	bl	8000558 <__aeabi_dmul>
 800e198:	4604      	mov	r4, r0
 800e19a:	460d      	mov	r5, r1
 800e19c:	4602      	mov	r2, r0
 800e19e:	460b      	mov	r3, r1
 800e1a0:	4640      	mov	r0, r8
 800e1a2:	4649      	mov	r1, r9
 800e1a4:	f7f2 f820 	bl	80001e8 <__aeabi_dsub>
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	460b      	mov	r3, r1
 800e1ac:	4606      	mov	r6, r0
 800e1ae:	460f      	mov	r7, r1
 800e1b0:	4640      	mov	r0, r8
 800e1b2:	4649      	mov	r1, r9
 800e1b4:	f7f2 f818 	bl	80001e8 <__aeabi_dsub>
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	462b      	mov	r3, r5
 800e1bc:	f7f2 f814 	bl	80001e8 <__aeabi_dsub>
 800e1c0:	a31b      	add	r3, pc, #108	; (adr r3, 800e230 <__ieee754_rem_pio2+0x330>)
 800e1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c6:	4604      	mov	r4, r0
 800e1c8:	460d      	mov	r5, r1
 800e1ca:	ec51 0b18 	vmov	r0, r1, d8
 800e1ce:	f7f2 f9c3 	bl	8000558 <__aeabi_dmul>
 800e1d2:	4622      	mov	r2, r4
 800e1d4:	462b      	mov	r3, r5
 800e1d6:	f7f2 f807 	bl	80001e8 <__aeabi_dsub>
 800e1da:	4604      	mov	r4, r0
 800e1dc:	460d      	mov	r5, r1
 800e1de:	e75f      	b.n	800e0a0 <__ieee754_rem_pio2+0x1a0>
 800e1e0:	4b1b      	ldr	r3, [pc, #108]	; (800e250 <__ieee754_rem_pio2+0x350>)
 800e1e2:	4598      	cmp	r8, r3
 800e1e4:	dd36      	ble.n	800e254 <__ieee754_rem_pio2+0x354>
 800e1e6:	ee10 2a10 	vmov	r2, s0
 800e1ea:	462b      	mov	r3, r5
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	4629      	mov	r1, r5
 800e1f0:	f7f1 fffa 	bl	80001e8 <__aeabi_dsub>
 800e1f4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e1f8:	e9ca 0100 	strd	r0, r1, [sl]
 800e1fc:	e694      	b.n	800df28 <__ieee754_rem_pio2+0x28>
 800e1fe:	bf00      	nop
 800e200:	54400000 	.word	0x54400000
 800e204:	3ff921fb 	.word	0x3ff921fb
 800e208:	1a626331 	.word	0x1a626331
 800e20c:	3dd0b461 	.word	0x3dd0b461
 800e210:	1a600000 	.word	0x1a600000
 800e214:	3dd0b461 	.word	0x3dd0b461
 800e218:	2e037073 	.word	0x2e037073
 800e21c:	3ba3198a 	.word	0x3ba3198a
 800e220:	6dc9c883 	.word	0x6dc9c883
 800e224:	3fe45f30 	.word	0x3fe45f30
 800e228:	2e000000 	.word	0x2e000000
 800e22c:	3ba3198a 	.word	0x3ba3198a
 800e230:	252049c1 	.word	0x252049c1
 800e234:	397b839a 	.word	0x397b839a
 800e238:	3fe921fb 	.word	0x3fe921fb
 800e23c:	4002d97b 	.word	0x4002d97b
 800e240:	3ff921fb 	.word	0x3ff921fb
 800e244:	413921fb 	.word	0x413921fb
 800e248:	3fe00000 	.word	0x3fe00000
 800e24c:	0800f7b0 	.word	0x0800f7b0
 800e250:	7fefffff 	.word	0x7fefffff
 800e254:	ea4f 5428 	mov.w	r4, r8, asr #20
 800e258:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800e25c:	ee10 0a10 	vmov	r0, s0
 800e260:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800e264:	ee10 6a10 	vmov	r6, s0
 800e268:	460f      	mov	r7, r1
 800e26a:	f7f2 fc25 	bl	8000ab8 <__aeabi_d2iz>
 800e26e:	f7f2 f909 	bl	8000484 <__aeabi_i2d>
 800e272:	4602      	mov	r2, r0
 800e274:	460b      	mov	r3, r1
 800e276:	4630      	mov	r0, r6
 800e278:	4639      	mov	r1, r7
 800e27a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e27e:	f7f1 ffb3 	bl	80001e8 <__aeabi_dsub>
 800e282:	4b23      	ldr	r3, [pc, #140]	; (800e310 <__ieee754_rem_pio2+0x410>)
 800e284:	2200      	movs	r2, #0
 800e286:	f7f2 f967 	bl	8000558 <__aeabi_dmul>
 800e28a:	460f      	mov	r7, r1
 800e28c:	4606      	mov	r6, r0
 800e28e:	f7f2 fc13 	bl	8000ab8 <__aeabi_d2iz>
 800e292:	f7f2 f8f7 	bl	8000484 <__aeabi_i2d>
 800e296:	4602      	mov	r2, r0
 800e298:	460b      	mov	r3, r1
 800e29a:	4630      	mov	r0, r6
 800e29c:	4639      	mov	r1, r7
 800e29e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e2a2:	f7f1 ffa1 	bl	80001e8 <__aeabi_dsub>
 800e2a6:	4b1a      	ldr	r3, [pc, #104]	; (800e310 <__ieee754_rem_pio2+0x410>)
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	f7f2 f955 	bl	8000558 <__aeabi_dmul>
 800e2ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e2b2:	ad04      	add	r5, sp, #16
 800e2b4:	f04f 0803 	mov.w	r8, #3
 800e2b8:	46a9      	mov	r9, r5
 800e2ba:	2600      	movs	r6, #0
 800e2bc:	2700      	movs	r7, #0
 800e2be:	4632      	mov	r2, r6
 800e2c0:	463b      	mov	r3, r7
 800e2c2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800e2c6:	46c3      	mov	fp, r8
 800e2c8:	3d08      	subs	r5, #8
 800e2ca:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800e2ce:	f7f2 fbab 	bl	8000a28 <__aeabi_dcmpeq>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d1f3      	bne.n	800e2be <__ieee754_rem_pio2+0x3be>
 800e2d6:	4b0f      	ldr	r3, [pc, #60]	; (800e314 <__ieee754_rem_pio2+0x414>)
 800e2d8:	9301      	str	r3, [sp, #4]
 800e2da:	2302      	movs	r3, #2
 800e2dc:	9300      	str	r3, [sp, #0]
 800e2de:	4622      	mov	r2, r4
 800e2e0:	465b      	mov	r3, fp
 800e2e2:	4651      	mov	r1, sl
 800e2e4:	4648      	mov	r0, r9
 800e2e6:	f000 f993 	bl	800e610 <__kernel_rem_pio2>
 800e2ea:	9b02      	ldr	r3, [sp, #8]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	4683      	mov	fp, r0
 800e2f0:	f6bf ae46 	bge.w	800df80 <__ieee754_rem_pio2+0x80>
 800e2f4:	e9da 2100 	ldrd	r2, r1, [sl]
 800e2f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e2fc:	e9ca 2300 	strd	r2, r3, [sl]
 800e300:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e304:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e308:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e30c:	e73a      	b.n	800e184 <__ieee754_rem_pio2+0x284>
 800e30e:	bf00      	nop
 800e310:	41700000 	.word	0x41700000
 800e314:	0800f830 	.word	0x0800f830

0800e318 <__ieee754_sqrt>:
 800e318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e31c:	ec55 4b10 	vmov	r4, r5, d0
 800e320:	4e55      	ldr	r6, [pc, #340]	; (800e478 <__ieee754_sqrt+0x160>)
 800e322:	43ae      	bics	r6, r5
 800e324:	ee10 0a10 	vmov	r0, s0
 800e328:	ee10 3a10 	vmov	r3, s0
 800e32c:	462a      	mov	r2, r5
 800e32e:	4629      	mov	r1, r5
 800e330:	d110      	bne.n	800e354 <__ieee754_sqrt+0x3c>
 800e332:	ee10 2a10 	vmov	r2, s0
 800e336:	462b      	mov	r3, r5
 800e338:	f7f2 f90e 	bl	8000558 <__aeabi_dmul>
 800e33c:	4602      	mov	r2, r0
 800e33e:	460b      	mov	r3, r1
 800e340:	4620      	mov	r0, r4
 800e342:	4629      	mov	r1, r5
 800e344:	f7f1 ff52 	bl	80001ec <__adddf3>
 800e348:	4604      	mov	r4, r0
 800e34a:	460d      	mov	r5, r1
 800e34c:	ec45 4b10 	vmov	d0, r4, r5
 800e350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e354:	2d00      	cmp	r5, #0
 800e356:	dc10      	bgt.n	800e37a <__ieee754_sqrt+0x62>
 800e358:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e35c:	4330      	orrs	r0, r6
 800e35e:	d0f5      	beq.n	800e34c <__ieee754_sqrt+0x34>
 800e360:	b15d      	cbz	r5, 800e37a <__ieee754_sqrt+0x62>
 800e362:	ee10 2a10 	vmov	r2, s0
 800e366:	462b      	mov	r3, r5
 800e368:	ee10 0a10 	vmov	r0, s0
 800e36c:	f7f1 ff3c 	bl	80001e8 <__aeabi_dsub>
 800e370:	4602      	mov	r2, r0
 800e372:	460b      	mov	r3, r1
 800e374:	f7f2 fa1a 	bl	80007ac <__aeabi_ddiv>
 800e378:	e7e6      	b.n	800e348 <__ieee754_sqrt+0x30>
 800e37a:	1512      	asrs	r2, r2, #20
 800e37c:	d074      	beq.n	800e468 <__ieee754_sqrt+0x150>
 800e37e:	07d4      	lsls	r4, r2, #31
 800e380:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e384:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e388:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e38c:	bf5e      	ittt	pl
 800e38e:	0fda      	lsrpl	r2, r3, #31
 800e390:	005b      	lslpl	r3, r3, #1
 800e392:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e396:	2400      	movs	r4, #0
 800e398:	0fda      	lsrs	r2, r3, #31
 800e39a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e39e:	107f      	asrs	r7, r7, #1
 800e3a0:	005b      	lsls	r3, r3, #1
 800e3a2:	2516      	movs	r5, #22
 800e3a4:	4620      	mov	r0, r4
 800e3a6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e3aa:	1886      	adds	r6, r0, r2
 800e3ac:	428e      	cmp	r6, r1
 800e3ae:	bfde      	ittt	le
 800e3b0:	1b89      	suble	r1, r1, r6
 800e3b2:	18b0      	addle	r0, r6, r2
 800e3b4:	18a4      	addle	r4, r4, r2
 800e3b6:	0049      	lsls	r1, r1, #1
 800e3b8:	3d01      	subs	r5, #1
 800e3ba:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e3be:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e3c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e3c6:	d1f0      	bne.n	800e3aa <__ieee754_sqrt+0x92>
 800e3c8:	462a      	mov	r2, r5
 800e3ca:	f04f 0e20 	mov.w	lr, #32
 800e3ce:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e3d2:	4281      	cmp	r1, r0
 800e3d4:	eb06 0c05 	add.w	ip, r6, r5
 800e3d8:	dc02      	bgt.n	800e3e0 <__ieee754_sqrt+0xc8>
 800e3da:	d113      	bne.n	800e404 <__ieee754_sqrt+0xec>
 800e3dc:	459c      	cmp	ip, r3
 800e3de:	d811      	bhi.n	800e404 <__ieee754_sqrt+0xec>
 800e3e0:	f1bc 0f00 	cmp.w	ip, #0
 800e3e4:	eb0c 0506 	add.w	r5, ip, r6
 800e3e8:	da43      	bge.n	800e472 <__ieee754_sqrt+0x15a>
 800e3ea:	2d00      	cmp	r5, #0
 800e3ec:	db41      	blt.n	800e472 <__ieee754_sqrt+0x15a>
 800e3ee:	f100 0801 	add.w	r8, r0, #1
 800e3f2:	1a09      	subs	r1, r1, r0
 800e3f4:	459c      	cmp	ip, r3
 800e3f6:	bf88      	it	hi
 800e3f8:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800e3fc:	eba3 030c 	sub.w	r3, r3, ip
 800e400:	4432      	add	r2, r6
 800e402:	4640      	mov	r0, r8
 800e404:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e408:	f1be 0e01 	subs.w	lr, lr, #1
 800e40c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e410:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e414:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e418:	d1db      	bne.n	800e3d2 <__ieee754_sqrt+0xba>
 800e41a:	430b      	orrs	r3, r1
 800e41c:	d006      	beq.n	800e42c <__ieee754_sqrt+0x114>
 800e41e:	1c50      	adds	r0, r2, #1
 800e420:	bf13      	iteet	ne
 800e422:	3201      	addne	r2, #1
 800e424:	3401      	addeq	r4, #1
 800e426:	4672      	moveq	r2, lr
 800e428:	f022 0201 	bicne.w	r2, r2, #1
 800e42c:	1063      	asrs	r3, r4, #1
 800e42e:	0852      	lsrs	r2, r2, #1
 800e430:	07e1      	lsls	r1, r4, #31
 800e432:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e436:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e43a:	bf48      	it	mi
 800e43c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e440:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e444:	4614      	mov	r4, r2
 800e446:	e781      	b.n	800e34c <__ieee754_sqrt+0x34>
 800e448:	0ad9      	lsrs	r1, r3, #11
 800e44a:	3815      	subs	r0, #21
 800e44c:	055b      	lsls	r3, r3, #21
 800e44e:	2900      	cmp	r1, #0
 800e450:	d0fa      	beq.n	800e448 <__ieee754_sqrt+0x130>
 800e452:	02cd      	lsls	r5, r1, #11
 800e454:	d50a      	bpl.n	800e46c <__ieee754_sqrt+0x154>
 800e456:	f1c2 0420 	rsb	r4, r2, #32
 800e45a:	fa23 f404 	lsr.w	r4, r3, r4
 800e45e:	1e55      	subs	r5, r2, #1
 800e460:	4093      	lsls	r3, r2
 800e462:	4321      	orrs	r1, r4
 800e464:	1b42      	subs	r2, r0, r5
 800e466:	e78a      	b.n	800e37e <__ieee754_sqrt+0x66>
 800e468:	4610      	mov	r0, r2
 800e46a:	e7f0      	b.n	800e44e <__ieee754_sqrt+0x136>
 800e46c:	0049      	lsls	r1, r1, #1
 800e46e:	3201      	adds	r2, #1
 800e470:	e7ef      	b.n	800e452 <__ieee754_sqrt+0x13a>
 800e472:	4680      	mov	r8, r0
 800e474:	e7bd      	b.n	800e3f2 <__ieee754_sqrt+0xda>
 800e476:	bf00      	nop
 800e478:	7ff00000 	.word	0x7ff00000
 800e47c:	00000000 	.word	0x00000000

0800e480 <__kernel_cos>:
 800e480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e484:	ec57 6b10 	vmov	r6, r7, d0
 800e488:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e48c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800e490:	ed8d 1b00 	vstr	d1, [sp]
 800e494:	da07      	bge.n	800e4a6 <__kernel_cos+0x26>
 800e496:	ee10 0a10 	vmov	r0, s0
 800e49a:	4639      	mov	r1, r7
 800e49c:	f7f2 fb0c 	bl	8000ab8 <__aeabi_d2iz>
 800e4a0:	2800      	cmp	r0, #0
 800e4a2:	f000 8088 	beq.w	800e5b6 <__kernel_cos+0x136>
 800e4a6:	4632      	mov	r2, r6
 800e4a8:	463b      	mov	r3, r7
 800e4aa:	4630      	mov	r0, r6
 800e4ac:	4639      	mov	r1, r7
 800e4ae:	f7f2 f853 	bl	8000558 <__aeabi_dmul>
 800e4b2:	4b51      	ldr	r3, [pc, #324]	; (800e5f8 <__kernel_cos+0x178>)
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	4604      	mov	r4, r0
 800e4b8:	460d      	mov	r5, r1
 800e4ba:	f7f2 f84d 	bl	8000558 <__aeabi_dmul>
 800e4be:	a340      	add	r3, pc, #256	; (adr r3, 800e5c0 <__kernel_cos+0x140>)
 800e4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c4:	4682      	mov	sl, r0
 800e4c6:	468b      	mov	fp, r1
 800e4c8:	4620      	mov	r0, r4
 800e4ca:	4629      	mov	r1, r5
 800e4cc:	f7f2 f844 	bl	8000558 <__aeabi_dmul>
 800e4d0:	a33d      	add	r3, pc, #244	; (adr r3, 800e5c8 <__kernel_cos+0x148>)
 800e4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d6:	f7f1 fe89 	bl	80001ec <__adddf3>
 800e4da:	4622      	mov	r2, r4
 800e4dc:	462b      	mov	r3, r5
 800e4de:	f7f2 f83b 	bl	8000558 <__aeabi_dmul>
 800e4e2:	a33b      	add	r3, pc, #236	; (adr r3, 800e5d0 <__kernel_cos+0x150>)
 800e4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e8:	f7f1 fe7e 	bl	80001e8 <__aeabi_dsub>
 800e4ec:	4622      	mov	r2, r4
 800e4ee:	462b      	mov	r3, r5
 800e4f0:	f7f2 f832 	bl	8000558 <__aeabi_dmul>
 800e4f4:	a338      	add	r3, pc, #224	; (adr r3, 800e5d8 <__kernel_cos+0x158>)
 800e4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fa:	f7f1 fe77 	bl	80001ec <__adddf3>
 800e4fe:	4622      	mov	r2, r4
 800e500:	462b      	mov	r3, r5
 800e502:	f7f2 f829 	bl	8000558 <__aeabi_dmul>
 800e506:	a336      	add	r3, pc, #216	; (adr r3, 800e5e0 <__kernel_cos+0x160>)
 800e508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e50c:	f7f1 fe6c 	bl	80001e8 <__aeabi_dsub>
 800e510:	4622      	mov	r2, r4
 800e512:	462b      	mov	r3, r5
 800e514:	f7f2 f820 	bl	8000558 <__aeabi_dmul>
 800e518:	a333      	add	r3, pc, #204	; (adr r3, 800e5e8 <__kernel_cos+0x168>)
 800e51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e51e:	f7f1 fe65 	bl	80001ec <__adddf3>
 800e522:	4622      	mov	r2, r4
 800e524:	462b      	mov	r3, r5
 800e526:	f7f2 f817 	bl	8000558 <__aeabi_dmul>
 800e52a:	4622      	mov	r2, r4
 800e52c:	462b      	mov	r3, r5
 800e52e:	f7f2 f813 	bl	8000558 <__aeabi_dmul>
 800e532:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e536:	4604      	mov	r4, r0
 800e538:	460d      	mov	r5, r1
 800e53a:	4630      	mov	r0, r6
 800e53c:	4639      	mov	r1, r7
 800e53e:	f7f2 f80b 	bl	8000558 <__aeabi_dmul>
 800e542:	460b      	mov	r3, r1
 800e544:	4602      	mov	r2, r0
 800e546:	4629      	mov	r1, r5
 800e548:	4620      	mov	r0, r4
 800e54a:	f7f1 fe4d 	bl	80001e8 <__aeabi_dsub>
 800e54e:	4b2b      	ldr	r3, [pc, #172]	; (800e5fc <__kernel_cos+0x17c>)
 800e550:	4598      	cmp	r8, r3
 800e552:	4606      	mov	r6, r0
 800e554:	460f      	mov	r7, r1
 800e556:	dc10      	bgt.n	800e57a <__kernel_cos+0xfa>
 800e558:	4602      	mov	r2, r0
 800e55a:	460b      	mov	r3, r1
 800e55c:	4650      	mov	r0, sl
 800e55e:	4659      	mov	r1, fp
 800e560:	f7f1 fe42 	bl	80001e8 <__aeabi_dsub>
 800e564:	460b      	mov	r3, r1
 800e566:	4926      	ldr	r1, [pc, #152]	; (800e600 <__kernel_cos+0x180>)
 800e568:	4602      	mov	r2, r0
 800e56a:	2000      	movs	r0, #0
 800e56c:	f7f1 fe3c 	bl	80001e8 <__aeabi_dsub>
 800e570:	ec41 0b10 	vmov	d0, r0, r1
 800e574:	b003      	add	sp, #12
 800e576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e57a:	4b22      	ldr	r3, [pc, #136]	; (800e604 <__kernel_cos+0x184>)
 800e57c:	4920      	ldr	r1, [pc, #128]	; (800e600 <__kernel_cos+0x180>)
 800e57e:	4598      	cmp	r8, r3
 800e580:	bfcc      	ite	gt
 800e582:	4d21      	ldrgt	r5, [pc, #132]	; (800e608 <__kernel_cos+0x188>)
 800e584:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800e588:	2400      	movs	r4, #0
 800e58a:	4622      	mov	r2, r4
 800e58c:	462b      	mov	r3, r5
 800e58e:	2000      	movs	r0, #0
 800e590:	f7f1 fe2a 	bl	80001e8 <__aeabi_dsub>
 800e594:	4622      	mov	r2, r4
 800e596:	4680      	mov	r8, r0
 800e598:	4689      	mov	r9, r1
 800e59a:	462b      	mov	r3, r5
 800e59c:	4650      	mov	r0, sl
 800e59e:	4659      	mov	r1, fp
 800e5a0:	f7f1 fe22 	bl	80001e8 <__aeabi_dsub>
 800e5a4:	4632      	mov	r2, r6
 800e5a6:	463b      	mov	r3, r7
 800e5a8:	f7f1 fe1e 	bl	80001e8 <__aeabi_dsub>
 800e5ac:	4602      	mov	r2, r0
 800e5ae:	460b      	mov	r3, r1
 800e5b0:	4640      	mov	r0, r8
 800e5b2:	4649      	mov	r1, r9
 800e5b4:	e7da      	b.n	800e56c <__kernel_cos+0xec>
 800e5b6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800e5f0 <__kernel_cos+0x170>
 800e5ba:	e7db      	b.n	800e574 <__kernel_cos+0xf4>
 800e5bc:	f3af 8000 	nop.w
 800e5c0:	be8838d4 	.word	0xbe8838d4
 800e5c4:	bda8fae9 	.word	0xbda8fae9
 800e5c8:	bdb4b1c4 	.word	0xbdb4b1c4
 800e5cc:	3e21ee9e 	.word	0x3e21ee9e
 800e5d0:	809c52ad 	.word	0x809c52ad
 800e5d4:	3e927e4f 	.word	0x3e927e4f
 800e5d8:	19cb1590 	.word	0x19cb1590
 800e5dc:	3efa01a0 	.word	0x3efa01a0
 800e5e0:	16c15177 	.word	0x16c15177
 800e5e4:	3f56c16c 	.word	0x3f56c16c
 800e5e8:	5555554c 	.word	0x5555554c
 800e5ec:	3fa55555 	.word	0x3fa55555
 800e5f0:	00000000 	.word	0x00000000
 800e5f4:	3ff00000 	.word	0x3ff00000
 800e5f8:	3fe00000 	.word	0x3fe00000
 800e5fc:	3fd33332 	.word	0x3fd33332
 800e600:	3ff00000 	.word	0x3ff00000
 800e604:	3fe90000 	.word	0x3fe90000
 800e608:	3fd20000 	.word	0x3fd20000
 800e60c:	00000000 	.word	0x00000000

0800e610 <__kernel_rem_pio2>:
 800e610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e614:	ed2d 8b02 	vpush	{d8}
 800e618:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800e61c:	f112 0f14 	cmn.w	r2, #20
 800e620:	9308      	str	r3, [sp, #32]
 800e622:	9101      	str	r1, [sp, #4]
 800e624:	4bc4      	ldr	r3, [pc, #784]	; (800e938 <__kernel_rem_pio2+0x328>)
 800e626:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800e628:	900b      	str	r0, [sp, #44]	; 0x2c
 800e62a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e62e:	9302      	str	r3, [sp, #8]
 800e630:	9b08      	ldr	r3, [sp, #32]
 800e632:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800e636:	bfa8      	it	ge
 800e638:	1ed4      	subge	r4, r2, #3
 800e63a:	9306      	str	r3, [sp, #24]
 800e63c:	bfb2      	itee	lt
 800e63e:	2400      	movlt	r4, #0
 800e640:	2318      	movge	r3, #24
 800e642:	fb94 f4f3 	sdivge	r4, r4, r3
 800e646:	f06f 0317 	mvn.w	r3, #23
 800e64a:	fb04 3303 	mla	r3, r4, r3, r3
 800e64e:	eb03 0a02 	add.w	sl, r3, r2
 800e652:	9b02      	ldr	r3, [sp, #8]
 800e654:	9a06      	ldr	r2, [sp, #24]
 800e656:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800e928 <__kernel_rem_pio2+0x318>
 800e65a:	eb03 0802 	add.w	r8, r3, r2
 800e65e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800e660:	1aa7      	subs	r7, r4, r2
 800e662:	ae22      	add	r6, sp, #136	; 0x88
 800e664:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e668:	2500      	movs	r5, #0
 800e66a:	4545      	cmp	r5, r8
 800e66c:	dd13      	ble.n	800e696 <__kernel_rem_pio2+0x86>
 800e66e:	9b08      	ldr	r3, [sp, #32]
 800e670:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800e928 <__kernel_rem_pio2+0x318>
 800e674:	aa22      	add	r2, sp, #136	; 0x88
 800e676:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e67a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800e67e:	f04f 0800 	mov.w	r8, #0
 800e682:	9b02      	ldr	r3, [sp, #8]
 800e684:	4598      	cmp	r8, r3
 800e686:	dc2f      	bgt.n	800e6e8 <__kernel_rem_pio2+0xd8>
 800e688:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e68c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800e690:	462f      	mov	r7, r5
 800e692:	2600      	movs	r6, #0
 800e694:	e01b      	b.n	800e6ce <__kernel_rem_pio2+0xbe>
 800e696:	42ef      	cmn	r7, r5
 800e698:	d407      	bmi.n	800e6aa <__kernel_rem_pio2+0x9a>
 800e69a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e69e:	f7f1 fef1 	bl	8000484 <__aeabi_i2d>
 800e6a2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e6a6:	3501      	adds	r5, #1
 800e6a8:	e7df      	b.n	800e66a <__kernel_rem_pio2+0x5a>
 800e6aa:	ec51 0b18 	vmov	r0, r1, d8
 800e6ae:	e7f8      	b.n	800e6a2 <__kernel_rem_pio2+0x92>
 800e6b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6b4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e6b8:	f7f1 ff4e 	bl	8000558 <__aeabi_dmul>
 800e6bc:	4602      	mov	r2, r0
 800e6be:	460b      	mov	r3, r1
 800e6c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6c4:	f7f1 fd92 	bl	80001ec <__adddf3>
 800e6c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e6cc:	3601      	adds	r6, #1
 800e6ce:	9b06      	ldr	r3, [sp, #24]
 800e6d0:	429e      	cmp	r6, r3
 800e6d2:	f1a7 0708 	sub.w	r7, r7, #8
 800e6d6:	ddeb      	ble.n	800e6b0 <__kernel_rem_pio2+0xa0>
 800e6d8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e6dc:	f108 0801 	add.w	r8, r8, #1
 800e6e0:	ecab 7b02 	vstmia	fp!, {d7}
 800e6e4:	3508      	adds	r5, #8
 800e6e6:	e7cc      	b.n	800e682 <__kernel_rem_pio2+0x72>
 800e6e8:	9b02      	ldr	r3, [sp, #8]
 800e6ea:	aa0e      	add	r2, sp, #56	; 0x38
 800e6ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e6f0:	930d      	str	r3, [sp, #52]	; 0x34
 800e6f2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800e6f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e6f8:	9c02      	ldr	r4, [sp, #8]
 800e6fa:	930c      	str	r3, [sp, #48]	; 0x30
 800e6fc:	00e3      	lsls	r3, r4, #3
 800e6fe:	930a      	str	r3, [sp, #40]	; 0x28
 800e700:	ab9a      	add	r3, sp, #616	; 0x268
 800e702:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e706:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e70a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800e70e:	ab72      	add	r3, sp, #456	; 0x1c8
 800e710:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e714:	46c3      	mov	fp, r8
 800e716:	46a1      	mov	r9, r4
 800e718:	f1b9 0f00 	cmp.w	r9, #0
 800e71c:	f1a5 0508 	sub.w	r5, r5, #8
 800e720:	dc77      	bgt.n	800e812 <__kernel_rem_pio2+0x202>
 800e722:	ec47 6b10 	vmov	d0, r6, r7
 800e726:	4650      	mov	r0, sl
 800e728:	f000 fc46 	bl	800efb8 <scalbn>
 800e72c:	ec57 6b10 	vmov	r6, r7, d0
 800e730:	2200      	movs	r2, #0
 800e732:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e736:	ee10 0a10 	vmov	r0, s0
 800e73a:	4639      	mov	r1, r7
 800e73c:	f7f1 ff0c 	bl	8000558 <__aeabi_dmul>
 800e740:	ec41 0b10 	vmov	d0, r0, r1
 800e744:	f000 fbb8 	bl	800eeb8 <floor>
 800e748:	4b7c      	ldr	r3, [pc, #496]	; (800e93c <__kernel_rem_pio2+0x32c>)
 800e74a:	ec51 0b10 	vmov	r0, r1, d0
 800e74e:	2200      	movs	r2, #0
 800e750:	f7f1 ff02 	bl	8000558 <__aeabi_dmul>
 800e754:	4602      	mov	r2, r0
 800e756:	460b      	mov	r3, r1
 800e758:	4630      	mov	r0, r6
 800e75a:	4639      	mov	r1, r7
 800e75c:	f7f1 fd44 	bl	80001e8 <__aeabi_dsub>
 800e760:	460f      	mov	r7, r1
 800e762:	4606      	mov	r6, r0
 800e764:	f7f2 f9a8 	bl	8000ab8 <__aeabi_d2iz>
 800e768:	9004      	str	r0, [sp, #16]
 800e76a:	f7f1 fe8b 	bl	8000484 <__aeabi_i2d>
 800e76e:	4602      	mov	r2, r0
 800e770:	460b      	mov	r3, r1
 800e772:	4630      	mov	r0, r6
 800e774:	4639      	mov	r1, r7
 800e776:	f7f1 fd37 	bl	80001e8 <__aeabi_dsub>
 800e77a:	f1ba 0f00 	cmp.w	sl, #0
 800e77e:	4606      	mov	r6, r0
 800e780:	460f      	mov	r7, r1
 800e782:	dd6d      	ble.n	800e860 <__kernel_rem_pio2+0x250>
 800e784:	1e62      	subs	r2, r4, #1
 800e786:	ab0e      	add	r3, sp, #56	; 0x38
 800e788:	9d04      	ldr	r5, [sp, #16]
 800e78a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e78e:	f1ca 0118 	rsb	r1, sl, #24
 800e792:	fa40 f301 	asr.w	r3, r0, r1
 800e796:	441d      	add	r5, r3
 800e798:	408b      	lsls	r3, r1
 800e79a:	1ac0      	subs	r0, r0, r3
 800e79c:	ab0e      	add	r3, sp, #56	; 0x38
 800e79e:	9504      	str	r5, [sp, #16]
 800e7a0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800e7a4:	f1ca 0317 	rsb	r3, sl, #23
 800e7a8:	fa40 fb03 	asr.w	fp, r0, r3
 800e7ac:	f1bb 0f00 	cmp.w	fp, #0
 800e7b0:	dd65      	ble.n	800e87e <__kernel_rem_pio2+0x26e>
 800e7b2:	9b04      	ldr	r3, [sp, #16]
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	3301      	adds	r3, #1
 800e7b8:	9304      	str	r3, [sp, #16]
 800e7ba:	4615      	mov	r5, r2
 800e7bc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e7c0:	4294      	cmp	r4, r2
 800e7c2:	f300 809c 	bgt.w	800e8fe <__kernel_rem_pio2+0x2ee>
 800e7c6:	f1ba 0f00 	cmp.w	sl, #0
 800e7ca:	dd07      	ble.n	800e7dc <__kernel_rem_pio2+0x1cc>
 800e7cc:	f1ba 0f01 	cmp.w	sl, #1
 800e7d0:	f000 80c0 	beq.w	800e954 <__kernel_rem_pio2+0x344>
 800e7d4:	f1ba 0f02 	cmp.w	sl, #2
 800e7d8:	f000 80c6 	beq.w	800e968 <__kernel_rem_pio2+0x358>
 800e7dc:	f1bb 0f02 	cmp.w	fp, #2
 800e7e0:	d14d      	bne.n	800e87e <__kernel_rem_pio2+0x26e>
 800e7e2:	4632      	mov	r2, r6
 800e7e4:	463b      	mov	r3, r7
 800e7e6:	4956      	ldr	r1, [pc, #344]	; (800e940 <__kernel_rem_pio2+0x330>)
 800e7e8:	2000      	movs	r0, #0
 800e7ea:	f7f1 fcfd 	bl	80001e8 <__aeabi_dsub>
 800e7ee:	4606      	mov	r6, r0
 800e7f0:	460f      	mov	r7, r1
 800e7f2:	2d00      	cmp	r5, #0
 800e7f4:	d043      	beq.n	800e87e <__kernel_rem_pio2+0x26e>
 800e7f6:	4650      	mov	r0, sl
 800e7f8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800e930 <__kernel_rem_pio2+0x320>
 800e7fc:	f000 fbdc 	bl	800efb8 <scalbn>
 800e800:	4630      	mov	r0, r6
 800e802:	4639      	mov	r1, r7
 800e804:	ec53 2b10 	vmov	r2, r3, d0
 800e808:	f7f1 fcee 	bl	80001e8 <__aeabi_dsub>
 800e80c:	4606      	mov	r6, r0
 800e80e:	460f      	mov	r7, r1
 800e810:	e035      	b.n	800e87e <__kernel_rem_pio2+0x26e>
 800e812:	4b4c      	ldr	r3, [pc, #304]	; (800e944 <__kernel_rem_pio2+0x334>)
 800e814:	2200      	movs	r2, #0
 800e816:	4630      	mov	r0, r6
 800e818:	4639      	mov	r1, r7
 800e81a:	f7f1 fe9d 	bl	8000558 <__aeabi_dmul>
 800e81e:	f7f2 f94b 	bl	8000ab8 <__aeabi_d2iz>
 800e822:	f7f1 fe2f 	bl	8000484 <__aeabi_i2d>
 800e826:	4602      	mov	r2, r0
 800e828:	460b      	mov	r3, r1
 800e82a:	ec43 2b18 	vmov	d8, r2, r3
 800e82e:	4b46      	ldr	r3, [pc, #280]	; (800e948 <__kernel_rem_pio2+0x338>)
 800e830:	2200      	movs	r2, #0
 800e832:	f7f1 fe91 	bl	8000558 <__aeabi_dmul>
 800e836:	4602      	mov	r2, r0
 800e838:	460b      	mov	r3, r1
 800e83a:	4630      	mov	r0, r6
 800e83c:	4639      	mov	r1, r7
 800e83e:	f7f1 fcd3 	bl	80001e8 <__aeabi_dsub>
 800e842:	f7f2 f939 	bl	8000ab8 <__aeabi_d2iz>
 800e846:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e84a:	f84b 0b04 	str.w	r0, [fp], #4
 800e84e:	ec51 0b18 	vmov	r0, r1, d8
 800e852:	f7f1 fccb 	bl	80001ec <__adddf3>
 800e856:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800e85a:	4606      	mov	r6, r0
 800e85c:	460f      	mov	r7, r1
 800e85e:	e75b      	b.n	800e718 <__kernel_rem_pio2+0x108>
 800e860:	d106      	bne.n	800e870 <__kernel_rem_pio2+0x260>
 800e862:	1e63      	subs	r3, r4, #1
 800e864:	aa0e      	add	r2, sp, #56	; 0x38
 800e866:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e86a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800e86e:	e79d      	b.n	800e7ac <__kernel_rem_pio2+0x19c>
 800e870:	4b36      	ldr	r3, [pc, #216]	; (800e94c <__kernel_rem_pio2+0x33c>)
 800e872:	2200      	movs	r2, #0
 800e874:	f7f2 f8f6 	bl	8000a64 <__aeabi_dcmpge>
 800e878:	2800      	cmp	r0, #0
 800e87a:	d13d      	bne.n	800e8f8 <__kernel_rem_pio2+0x2e8>
 800e87c:	4683      	mov	fp, r0
 800e87e:	2200      	movs	r2, #0
 800e880:	2300      	movs	r3, #0
 800e882:	4630      	mov	r0, r6
 800e884:	4639      	mov	r1, r7
 800e886:	f7f2 f8cf 	bl	8000a28 <__aeabi_dcmpeq>
 800e88a:	2800      	cmp	r0, #0
 800e88c:	f000 80c0 	beq.w	800ea10 <__kernel_rem_pio2+0x400>
 800e890:	1e65      	subs	r5, r4, #1
 800e892:	462b      	mov	r3, r5
 800e894:	2200      	movs	r2, #0
 800e896:	9902      	ldr	r1, [sp, #8]
 800e898:	428b      	cmp	r3, r1
 800e89a:	da6c      	bge.n	800e976 <__kernel_rem_pio2+0x366>
 800e89c:	2a00      	cmp	r2, #0
 800e89e:	f000 8089 	beq.w	800e9b4 <__kernel_rem_pio2+0x3a4>
 800e8a2:	ab0e      	add	r3, sp, #56	; 0x38
 800e8a4:	f1aa 0a18 	sub.w	sl, sl, #24
 800e8a8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	f000 80ad 	beq.w	800ea0c <__kernel_rem_pio2+0x3fc>
 800e8b2:	4650      	mov	r0, sl
 800e8b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800e930 <__kernel_rem_pio2+0x320>
 800e8b8:	f000 fb7e 	bl	800efb8 <scalbn>
 800e8bc:	ab9a      	add	r3, sp, #616	; 0x268
 800e8be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e8c2:	ec57 6b10 	vmov	r6, r7, d0
 800e8c6:	00ec      	lsls	r4, r5, #3
 800e8c8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800e8cc:	46aa      	mov	sl, r5
 800e8ce:	f1ba 0f00 	cmp.w	sl, #0
 800e8d2:	f280 80d6 	bge.w	800ea82 <__kernel_rem_pio2+0x472>
 800e8d6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800e928 <__kernel_rem_pio2+0x318>
 800e8da:	462e      	mov	r6, r5
 800e8dc:	2e00      	cmp	r6, #0
 800e8de:	f2c0 8104 	blt.w	800eaea <__kernel_rem_pio2+0x4da>
 800e8e2:	ab72      	add	r3, sp, #456	; 0x1c8
 800e8e4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800e8e8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800e950 <__kernel_rem_pio2+0x340>
 800e8ec:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800e8f0:	f04f 0800 	mov.w	r8, #0
 800e8f4:	1baf      	subs	r7, r5, r6
 800e8f6:	e0ea      	b.n	800eace <__kernel_rem_pio2+0x4be>
 800e8f8:	f04f 0b02 	mov.w	fp, #2
 800e8fc:	e759      	b.n	800e7b2 <__kernel_rem_pio2+0x1a2>
 800e8fe:	f8d8 3000 	ldr.w	r3, [r8]
 800e902:	b955      	cbnz	r5, 800e91a <__kernel_rem_pio2+0x30a>
 800e904:	b123      	cbz	r3, 800e910 <__kernel_rem_pio2+0x300>
 800e906:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e90a:	f8c8 3000 	str.w	r3, [r8]
 800e90e:	2301      	movs	r3, #1
 800e910:	3201      	adds	r2, #1
 800e912:	f108 0804 	add.w	r8, r8, #4
 800e916:	461d      	mov	r5, r3
 800e918:	e752      	b.n	800e7c0 <__kernel_rem_pio2+0x1b0>
 800e91a:	1acb      	subs	r3, r1, r3
 800e91c:	f8c8 3000 	str.w	r3, [r8]
 800e920:	462b      	mov	r3, r5
 800e922:	e7f5      	b.n	800e910 <__kernel_rem_pio2+0x300>
 800e924:	f3af 8000 	nop.w
	...
 800e934:	3ff00000 	.word	0x3ff00000
 800e938:	0800f978 	.word	0x0800f978
 800e93c:	40200000 	.word	0x40200000
 800e940:	3ff00000 	.word	0x3ff00000
 800e944:	3e700000 	.word	0x3e700000
 800e948:	41700000 	.word	0x41700000
 800e94c:	3fe00000 	.word	0x3fe00000
 800e950:	0800f938 	.word	0x0800f938
 800e954:	1e62      	subs	r2, r4, #1
 800e956:	ab0e      	add	r3, sp, #56	; 0x38
 800e958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e95c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e960:	a90e      	add	r1, sp, #56	; 0x38
 800e962:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e966:	e739      	b.n	800e7dc <__kernel_rem_pio2+0x1cc>
 800e968:	1e62      	subs	r2, r4, #1
 800e96a:	ab0e      	add	r3, sp, #56	; 0x38
 800e96c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e970:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e974:	e7f4      	b.n	800e960 <__kernel_rem_pio2+0x350>
 800e976:	a90e      	add	r1, sp, #56	; 0x38
 800e978:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e97c:	3b01      	subs	r3, #1
 800e97e:	430a      	orrs	r2, r1
 800e980:	e789      	b.n	800e896 <__kernel_rem_pio2+0x286>
 800e982:	3301      	adds	r3, #1
 800e984:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e988:	2900      	cmp	r1, #0
 800e98a:	d0fa      	beq.n	800e982 <__kernel_rem_pio2+0x372>
 800e98c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e98e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800e992:	446a      	add	r2, sp
 800e994:	3a98      	subs	r2, #152	; 0x98
 800e996:	920a      	str	r2, [sp, #40]	; 0x28
 800e998:	9a08      	ldr	r2, [sp, #32]
 800e99a:	18e3      	adds	r3, r4, r3
 800e99c:	18a5      	adds	r5, r4, r2
 800e99e:	aa22      	add	r2, sp, #136	; 0x88
 800e9a0:	f104 0801 	add.w	r8, r4, #1
 800e9a4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800e9a8:	9304      	str	r3, [sp, #16]
 800e9aa:	9b04      	ldr	r3, [sp, #16]
 800e9ac:	4543      	cmp	r3, r8
 800e9ae:	da04      	bge.n	800e9ba <__kernel_rem_pio2+0x3aa>
 800e9b0:	461c      	mov	r4, r3
 800e9b2:	e6a3      	b.n	800e6fc <__kernel_rem_pio2+0xec>
 800e9b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e9b6:	2301      	movs	r3, #1
 800e9b8:	e7e4      	b.n	800e984 <__kernel_rem_pio2+0x374>
 800e9ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e9bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e9c0:	f7f1 fd60 	bl	8000484 <__aeabi_i2d>
 800e9c4:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e9c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9ca:	46ab      	mov	fp, r5
 800e9cc:	461c      	mov	r4, r3
 800e9ce:	f04f 0900 	mov.w	r9, #0
 800e9d2:	2600      	movs	r6, #0
 800e9d4:	2700      	movs	r7, #0
 800e9d6:	9b06      	ldr	r3, [sp, #24]
 800e9d8:	4599      	cmp	r9, r3
 800e9da:	dd06      	ble.n	800e9ea <__kernel_rem_pio2+0x3da>
 800e9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9de:	e8e3 6702 	strd	r6, r7, [r3], #8
 800e9e2:	f108 0801 	add.w	r8, r8, #1
 800e9e6:	930a      	str	r3, [sp, #40]	; 0x28
 800e9e8:	e7df      	b.n	800e9aa <__kernel_rem_pio2+0x39a>
 800e9ea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e9ee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e9f2:	f7f1 fdb1 	bl	8000558 <__aeabi_dmul>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4630      	mov	r0, r6
 800e9fc:	4639      	mov	r1, r7
 800e9fe:	f7f1 fbf5 	bl	80001ec <__adddf3>
 800ea02:	f109 0901 	add.w	r9, r9, #1
 800ea06:	4606      	mov	r6, r0
 800ea08:	460f      	mov	r7, r1
 800ea0a:	e7e4      	b.n	800e9d6 <__kernel_rem_pio2+0x3c6>
 800ea0c:	3d01      	subs	r5, #1
 800ea0e:	e748      	b.n	800e8a2 <__kernel_rem_pio2+0x292>
 800ea10:	ec47 6b10 	vmov	d0, r6, r7
 800ea14:	f1ca 0000 	rsb	r0, sl, #0
 800ea18:	f000 face 	bl	800efb8 <scalbn>
 800ea1c:	ec57 6b10 	vmov	r6, r7, d0
 800ea20:	4ba0      	ldr	r3, [pc, #640]	; (800eca4 <__kernel_rem_pio2+0x694>)
 800ea22:	ee10 0a10 	vmov	r0, s0
 800ea26:	2200      	movs	r2, #0
 800ea28:	4639      	mov	r1, r7
 800ea2a:	f7f2 f81b 	bl	8000a64 <__aeabi_dcmpge>
 800ea2e:	b1f8      	cbz	r0, 800ea70 <__kernel_rem_pio2+0x460>
 800ea30:	4b9d      	ldr	r3, [pc, #628]	; (800eca8 <__kernel_rem_pio2+0x698>)
 800ea32:	2200      	movs	r2, #0
 800ea34:	4630      	mov	r0, r6
 800ea36:	4639      	mov	r1, r7
 800ea38:	f7f1 fd8e 	bl	8000558 <__aeabi_dmul>
 800ea3c:	f7f2 f83c 	bl	8000ab8 <__aeabi_d2iz>
 800ea40:	4680      	mov	r8, r0
 800ea42:	f7f1 fd1f 	bl	8000484 <__aeabi_i2d>
 800ea46:	4b97      	ldr	r3, [pc, #604]	; (800eca4 <__kernel_rem_pio2+0x694>)
 800ea48:	2200      	movs	r2, #0
 800ea4a:	f7f1 fd85 	bl	8000558 <__aeabi_dmul>
 800ea4e:	460b      	mov	r3, r1
 800ea50:	4602      	mov	r2, r0
 800ea52:	4639      	mov	r1, r7
 800ea54:	4630      	mov	r0, r6
 800ea56:	f7f1 fbc7 	bl	80001e8 <__aeabi_dsub>
 800ea5a:	f7f2 f82d 	bl	8000ab8 <__aeabi_d2iz>
 800ea5e:	1c65      	adds	r5, r4, #1
 800ea60:	ab0e      	add	r3, sp, #56	; 0x38
 800ea62:	f10a 0a18 	add.w	sl, sl, #24
 800ea66:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ea6a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800ea6e:	e720      	b.n	800e8b2 <__kernel_rem_pio2+0x2a2>
 800ea70:	4630      	mov	r0, r6
 800ea72:	4639      	mov	r1, r7
 800ea74:	f7f2 f820 	bl	8000ab8 <__aeabi_d2iz>
 800ea78:	ab0e      	add	r3, sp, #56	; 0x38
 800ea7a:	4625      	mov	r5, r4
 800ea7c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ea80:	e717      	b.n	800e8b2 <__kernel_rem_pio2+0x2a2>
 800ea82:	ab0e      	add	r3, sp, #56	; 0x38
 800ea84:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800ea88:	f7f1 fcfc 	bl	8000484 <__aeabi_i2d>
 800ea8c:	4632      	mov	r2, r6
 800ea8e:	463b      	mov	r3, r7
 800ea90:	f7f1 fd62 	bl	8000558 <__aeabi_dmul>
 800ea94:	4b84      	ldr	r3, [pc, #528]	; (800eca8 <__kernel_rem_pio2+0x698>)
 800ea96:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	4639      	mov	r1, r7
 800eaa0:	f7f1 fd5a 	bl	8000558 <__aeabi_dmul>
 800eaa4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800eaa8:	4606      	mov	r6, r0
 800eaaa:	460f      	mov	r7, r1
 800eaac:	e70f      	b.n	800e8ce <__kernel_rem_pio2+0x2be>
 800eaae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800eab2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800eab6:	f7f1 fd4f 	bl	8000558 <__aeabi_dmul>
 800eaba:	4602      	mov	r2, r0
 800eabc:	460b      	mov	r3, r1
 800eabe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eac2:	f7f1 fb93 	bl	80001ec <__adddf3>
 800eac6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eaca:	f108 0801 	add.w	r8, r8, #1
 800eace:	9b02      	ldr	r3, [sp, #8]
 800ead0:	4598      	cmp	r8, r3
 800ead2:	dc01      	bgt.n	800ead8 <__kernel_rem_pio2+0x4c8>
 800ead4:	45b8      	cmp	r8, r7
 800ead6:	ddea      	ble.n	800eaae <__kernel_rem_pio2+0x49e>
 800ead8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800eadc:	ab4a      	add	r3, sp, #296	; 0x128
 800eade:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800eae2:	ed87 7b00 	vstr	d7, [r7]
 800eae6:	3e01      	subs	r6, #1
 800eae8:	e6f8      	b.n	800e8dc <__kernel_rem_pio2+0x2cc>
 800eaea:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800eaec:	2b02      	cmp	r3, #2
 800eaee:	dc0b      	bgt.n	800eb08 <__kernel_rem_pio2+0x4f8>
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	dc35      	bgt.n	800eb60 <__kernel_rem_pio2+0x550>
 800eaf4:	d059      	beq.n	800ebaa <__kernel_rem_pio2+0x59a>
 800eaf6:	9b04      	ldr	r3, [sp, #16]
 800eaf8:	f003 0007 	and.w	r0, r3, #7
 800eafc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800eb00:	ecbd 8b02 	vpop	{d8}
 800eb04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb08:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800eb0a:	2b03      	cmp	r3, #3
 800eb0c:	d1f3      	bne.n	800eaf6 <__kernel_rem_pio2+0x4e6>
 800eb0e:	ab4a      	add	r3, sp, #296	; 0x128
 800eb10:	4423      	add	r3, r4
 800eb12:	9306      	str	r3, [sp, #24]
 800eb14:	461c      	mov	r4, r3
 800eb16:	469a      	mov	sl, r3
 800eb18:	9502      	str	r5, [sp, #8]
 800eb1a:	9b02      	ldr	r3, [sp, #8]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	f1aa 0a08 	sub.w	sl, sl, #8
 800eb22:	dc6b      	bgt.n	800ebfc <__kernel_rem_pio2+0x5ec>
 800eb24:	46aa      	mov	sl, r5
 800eb26:	f1ba 0f01 	cmp.w	sl, #1
 800eb2a:	f1a4 0408 	sub.w	r4, r4, #8
 800eb2e:	f300 8085 	bgt.w	800ec3c <__kernel_rem_pio2+0x62c>
 800eb32:	9c06      	ldr	r4, [sp, #24]
 800eb34:	2000      	movs	r0, #0
 800eb36:	3408      	adds	r4, #8
 800eb38:	2100      	movs	r1, #0
 800eb3a:	2d01      	cmp	r5, #1
 800eb3c:	f300 809d 	bgt.w	800ec7a <__kernel_rem_pio2+0x66a>
 800eb40:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800eb44:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800eb48:	f1bb 0f00 	cmp.w	fp, #0
 800eb4c:	f040 809b 	bne.w	800ec86 <__kernel_rem_pio2+0x676>
 800eb50:	9b01      	ldr	r3, [sp, #4]
 800eb52:	e9c3 5600 	strd	r5, r6, [r3]
 800eb56:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800eb5a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800eb5e:	e7ca      	b.n	800eaf6 <__kernel_rem_pio2+0x4e6>
 800eb60:	3408      	adds	r4, #8
 800eb62:	ab4a      	add	r3, sp, #296	; 0x128
 800eb64:	441c      	add	r4, r3
 800eb66:	462e      	mov	r6, r5
 800eb68:	2000      	movs	r0, #0
 800eb6a:	2100      	movs	r1, #0
 800eb6c:	2e00      	cmp	r6, #0
 800eb6e:	da36      	bge.n	800ebde <__kernel_rem_pio2+0x5ce>
 800eb70:	f1bb 0f00 	cmp.w	fp, #0
 800eb74:	d039      	beq.n	800ebea <__kernel_rem_pio2+0x5da>
 800eb76:	4602      	mov	r2, r0
 800eb78:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb7c:	9c01      	ldr	r4, [sp, #4]
 800eb7e:	e9c4 2300 	strd	r2, r3, [r4]
 800eb82:	4602      	mov	r2, r0
 800eb84:	460b      	mov	r3, r1
 800eb86:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800eb8a:	f7f1 fb2d 	bl	80001e8 <__aeabi_dsub>
 800eb8e:	ae4c      	add	r6, sp, #304	; 0x130
 800eb90:	2401      	movs	r4, #1
 800eb92:	42a5      	cmp	r5, r4
 800eb94:	da2c      	bge.n	800ebf0 <__kernel_rem_pio2+0x5e0>
 800eb96:	f1bb 0f00 	cmp.w	fp, #0
 800eb9a:	d002      	beq.n	800eba2 <__kernel_rem_pio2+0x592>
 800eb9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eba0:	4619      	mov	r1, r3
 800eba2:	9b01      	ldr	r3, [sp, #4]
 800eba4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800eba8:	e7a5      	b.n	800eaf6 <__kernel_rem_pio2+0x4e6>
 800ebaa:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800ebae:	eb0d 0403 	add.w	r4, sp, r3
 800ebb2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	2100      	movs	r1, #0
 800ebba:	2d00      	cmp	r5, #0
 800ebbc:	da09      	bge.n	800ebd2 <__kernel_rem_pio2+0x5c2>
 800ebbe:	f1bb 0f00 	cmp.w	fp, #0
 800ebc2:	d002      	beq.n	800ebca <__kernel_rem_pio2+0x5ba>
 800ebc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ebc8:	4619      	mov	r1, r3
 800ebca:	9b01      	ldr	r3, [sp, #4]
 800ebcc:	e9c3 0100 	strd	r0, r1, [r3]
 800ebd0:	e791      	b.n	800eaf6 <__kernel_rem_pio2+0x4e6>
 800ebd2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ebd6:	f7f1 fb09 	bl	80001ec <__adddf3>
 800ebda:	3d01      	subs	r5, #1
 800ebdc:	e7ed      	b.n	800ebba <__kernel_rem_pio2+0x5aa>
 800ebde:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ebe2:	f7f1 fb03 	bl	80001ec <__adddf3>
 800ebe6:	3e01      	subs	r6, #1
 800ebe8:	e7c0      	b.n	800eb6c <__kernel_rem_pio2+0x55c>
 800ebea:	4602      	mov	r2, r0
 800ebec:	460b      	mov	r3, r1
 800ebee:	e7c5      	b.n	800eb7c <__kernel_rem_pio2+0x56c>
 800ebf0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ebf4:	f7f1 fafa 	bl	80001ec <__adddf3>
 800ebf8:	3401      	adds	r4, #1
 800ebfa:	e7ca      	b.n	800eb92 <__kernel_rem_pio2+0x582>
 800ebfc:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec00:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ec04:	9b02      	ldr	r3, [sp, #8]
 800ec06:	3b01      	subs	r3, #1
 800ec08:	9302      	str	r3, [sp, #8]
 800ec0a:	4632      	mov	r2, r6
 800ec0c:	463b      	mov	r3, r7
 800ec0e:	4640      	mov	r0, r8
 800ec10:	4649      	mov	r1, r9
 800ec12:	f7f1 faeb 	bl	80001ec <__adddf3>
 800ec16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ec1a:	4602      	mov	r2, r0
 800ec1c:	460b      	mov	r3, r1
 800ec1e:	4640      	mov	r0, r8
 800ec20:	4649      	mov	r1, r9
 800ec22:	f7f1 fae1 	bl	80001e8 <__aeabi_dsub>
 800ec26:	4632      	mov	r2, r6
 800ec28:	463b      	mov	r3, r7
 800ec2a:	f7f1 fadf 	bl	80001ec <__adddf3>
 800ec2e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800ec32:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec36:	ed8a 7b00 	vstr	d7, [sl]
 800ec3a:	e76e      	b.n	800eb1a <__kernel_rem_pio2+0x50a>
 800ec3c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ec40:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ec44:	4640      	mov	r0, r8
 800ec46:	4632      	mov	r2, r6
 800ec48:	463b      	mov	r3, r7
 800ec4a:	4649      	mov	r1, r9
 800ec4c:	f7f1 face 	bl	80001ec <__adddf3>
 800ec50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec54:	4602      	mov	r2, r0
 800ec56:	460b      	mov	r3, r1
 800ec58:	4640      	mov	r0, r8
 800ec5a:	4649      	mov	r1, r9
 800ec5c:	f7f1 fac4 	bl	80001e8 <__aeabi_dsub>
 800ec60:	4632      	mov	r2, r6
 800ec62:	463b      	mov	r3, r7
 800ec64:	f7f1 fac2 	bl	80001ec <__adddf3>
 800ec68:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ec70:	ed84 7b00 	vstr	d7, [r4]
 800ec74:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ec78:	e755      	b.n	800eb26 <__kernel_rem_pio2+0x516>
 800ec7a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ec7e:	f7f1 fab5 	bl	80001ec <__adddf3>
 800ec82:	3d01      	subs	r5, #1
 800ec84:	e759      	b.n	800eb3a <__kernel_rem_pio2+0x52a>
 800ec86:	9b01      	ldr	r3, [sp, #4]
 800ec88:	9a01      	ldr	r2, [sp, #4]
 800ec8a:	601d      	str	r5, [r3, #0]
 800ec8c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800ec90:	605c      	str	r4, [r3, #4]
 800ec92:	609f      	str	r7, [r3, #8]
 800ec94:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800ec98:	60d3      	str	r3, [r2, #12]
 800ec9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec9e:	6110      	str	r0, [r2, #16]
 800eca0:	6153      	str	r3, [r2, #20]
 800eca2:	e728      	b.n	800eaf6 <__kernel_rem_pio2+0x4e6>
 800eca4:	41700000 	.word	0x41700000
 800eca8:	3e700000 	.word	0x3e700000
 800ecac:	00000000 	.word	0x00000000

0800ecb0 <__kernel_sin>:
 800ecb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb4:	ed2d 8b04 	vpush	{d8-d9}
 800ecb8:	eeb0 8a41 	vmov.f32	s16, s2
 800ecbc:	eef0 8a61 	vmov.f32	s17, s3
 800ecc0:	ec55 4b10 	vmov	r4, r5, d0
 800ecc4:	b083      	sub	sp, #12
 800ecc6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ecca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ecce:	9001      	str	r0, [sp, #4]
 800ecd0:	da06      	bge.n	800ece0 <__kernel_sin+0x30>
 800ecd2:	ee10 0a10 	vmov	r0, s0
 800ecd6:	4629      	mov	r1, r5
 800ecd8:	f7f1 feee 	bl	8000ab8 <__aeabi_d2iz>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	d051      	beq.n	800ed84 <__kernel_sin+0xd4>
 800ece0:	4622      	mov	r2, r4
 800ece2:	462b      	mov	r3, r5
 800ece4:	4620      	mov	r0, r4
 800ece6:	4629      	mov	r1, r5
 800ece8:	f7f1 fc36 	bl	8000558 <__aeabi_dmul>
 800ecec:	4682      	mov	sl, r0
 800ecee:	468b      	mov	fp, r1
 800ecf0:	4602      	mov	r2, r0
 800ecf2:	460b      	mov	r3, r1
 800ecf4:	4620      	mov	r0, r4
 800ecf6:	4629      	mov	r1, r5
 800ecf8:	f7f1 fc2e 	bl	8000558 <__aeabi_dmul>
 800ecfc:	a341      	add	r3, pc, #260	; (adr r3, 800ee04 <__kernel_sin+0x154>)
 800ecfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed02:	4680      	mov	r8, r0
 800ed04:	4689      	mov	r9, r1
 800ed06:	4650      	mov	r0, sl
 800ed08:	4659      	mov	r1, fp
 800ed0a:	f7f1 fc25 	bl	8000558 <__aeabi_dmul>
 800ed0e:	a33f      	add	r3, pc, #252	; (adr r3, 800ee0c <__kernel_sin+0x15c>)
 800ed10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed14:	f7f1 fa68 	bl	80001e8 <__aeabi_dsub>
 800ed18:	4652      	mov	r2, sl
 800ed1a:	465b      	mov	r3, fp
 800ed1c:	f7f1 fc1c 	bl	8000558 <__aeabi_dmul>
 800ed20:	a33c      	add	r3, pc, #240	; (adr r3, 800ee14 <__kernel_sin+0x164>)
 800ed22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed26:	f7f1 fa61 	bl	80001ec <__adddf3>
 800ed2a:	4652      	mov	r2, sl
 800ed2c:	465b      	mov	r3, fp
 800ed2e:	f7f1 fc13 	bl	8000558 <__aeabi_dmul>
 800ed32:	a33a      	add	r3, pc, #232	; (adr r3, 800ee1c <__kernel_sin+0x16c>)
 800ed34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed38:	f7f1 fa56 	bl	80001e8 <__aeabi_dsub>
 800ed3c:	4652      	mov	r2, sl
 800ed3e:	465b      	mov	r3, fp
 800ed40:	f7f1 fc0a 	bl	8000558 <__aeabi_dmul>
 800ed44:	a337      	add	r3, pc, #220	; (adr r3, 800ee24 <__kernel_sin+0x174>)
 800ed46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4a:	f7f1 fa4f 	bl	80001ec <__adddf3>
 800ed4e:	9b01      	ldr	r3, [sp, #4]
 800ed50:	4606      	mov	r6, r0
 800ed52:	460f      	mov	r7, r1
 800ed54:	b9eb      	cbnz	r3, 800ed92 <__kernel_sin+0xe2>
 800ed56:	4602      	mov	r2, r0
 800ed58:	460b      	mov	r3, r1
 800ed5a:	4650      	mov	r0, sl
 800ed5c:	4659      	mov	r1, fp
 800ed5e:	f7f1 fbfb 	bl	8000558 <__aeabi_dmul>
 800ed62:	a325      	add	r3, pc, #148	; (adr r3, 800edf8 <__kernel_sin+0x148>)
 800ed64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed68:	f7f1 fa3e 	bl	80001e8 <__aeabi_dsub>
 800ed6c:	4642      	mov	r2, r8
 800ed6e:	464b      	mov	r3, r9
 800ed70:	f7f1 fbf2 	bl	8000558 <__aeabi_dmul>
 800ed74:	4602      	mov	r2, r0
 800ed76:	460b      	mov	r3, r1
 800ed78:	4620      	mov	r0, r4
 800ed7a:	4629      	mov	r1, r5
 800ed7c:	f7f1 fa36 	bl	80001ec <__adddf3>
 800ed80:	4604      	mov	r4, r0
 800ed82:	460d      	mov	r5, r1
 800ed84:	ec45 4b10 	vmov	d0, r4, r5
 800ed88:	b003      	add	sp, #12
 800ed8a:	ecbd 8b04 	vpop	{d8-d9}
 800ed8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed92:	4b1b      	ldr	r3, [pc, #108]	; (800ee00 <__kernel_sin+0x150>)
 800ed94:	ec51 0b18 	vmov	r0, r1, d8
 800ed98:	2200      	movs	r2, #0
 800ed9a:	f7f1 fbdd 	bl	8000558 <__aeabi_dmul>
 800ed9e:	4632      	mov	r2, r6
 800eda0:	ec41 0b19 	vmov	d9, r0, r1
 800eda4:	463b      	mov	r3, r7
 800eda6:	4640      	mov	r0, r8
 800eda8:	4649      	mov	r1, r9
 800edaa:	f7f1 fbd5 	bl	8000558 <__aeabi_dmul>
 800edae:	4602      	mov	r2, r0
 800edb0:	460b      	mov	r3, r1
 800edb2:	ec51 0b19 	vmov	r0, r1, d9
 800edb6:	f7f1 fa17 	bl	80001e8 <__aeabi_dsub>
 800edba:	4652      	mov	r2, sl
 800edbc:	465b      	mov	r3, fp
 800edbe:	f7f1 fbcb 	bl	8000558 <__aeabi_dmul>
 800edc2:	ec53 2b18 	vmov	r2, r3, d8
 800edc6:	f7f1 fa0f 	bl	80001e8 <__aeabi_dsub>
 800edca:	a30b      	add	r3, pc, #44	; (adr r3, 800edf8 <__kernel_sin+0x148>)
 800edcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd0:	4606      	mov	r6, r0
 800edd2:	460f      	mov	r7, r1
 800edd4:	4640      	mov	r0, r8
 800edd6:	4649      	mov	r1, r9
 800edd8:	f7f1 fbbe 	bl	8000558 <__aeabi_dmul>
 800eddc:	4602      	mov	r2, r0
 800edde:	460b      	mov	r3, r1
 800ede0:	4630      	mov	r0, r6
 800ede2:	4639      	mov	r1, r7
 800ede4:	f7f1 fa02 	bl	80001ec <__adddf3>
 800ede8:	4602      	mov	r2, r0
 800edea:	460b      	mov	r3, r1
 800edec:	4620      	mov	r0, r4
 800edee:	4629      	mov	r1, r5
 800edf0:	f7f1 f9fa 	bl	80001e8 <__aeabi_dsub>
 800edf4:	e7c4      	b.n	800ed80 <__kernel_sin+0xd0>
 800edf6:	bf00      	nop
 800edf8:	55555549 	.word	0x55555549
 800edfc:	3fc55555 	.word	0x3fc55555
 800ee00:	3fe00000 	.word	0x3fe00000
 800ee04:	5acfd57c 	.word	0x5acfd57c
 800ee08:	3de5d93a 	.word	0x3de5d93a
 800ee0c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ee10:	3e5ae5e6 	.word	0x3e5ae5e6
 800ee14:	57b1fe7d 	.word	0x57b1fe7d
 800ee18:	3ec71de3 	.word	0x3ec71de3
 800ee1c:	19c161d5 	.word	0x19c161d5
 800ee20:	3f2a01a0 	.word	0x3f2a01a0
 800ee24:	1110f8a6 	.word	0x1110f8a6
 800ee28:	3f811111 	.word	0x3f811111

0800ee2c <with_errno>:
 800ee2c:	b570      	push	{r4, r5, r6, lr}
 800ee2e:	4604      	mov	r4, r0
 800ee30:	460d      	mov	r5, r1
 800ee32:	4616      	mov	r6, r2
 800ee34:	f7fe f912 	bl	800d05c <__errno>
 800ee38:	4629      	mov	r1, r5
 800ee3a:	6006      	str	r6, [r0, #0]
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	bd70      	pop	{r4, r5, r6, pc}

0800ee40 <xflow>:
 800ee40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee42:	4614      	mov	r4, r2
 800ee44:	461d      	mov	r5, r3
 800ee46:	b108      	cbz	r0, 800ee4c <xflow+0xc>
 800ee48:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ee4c:	e9cd 2300 	strd	r2, r3, [sp]
 800ee50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee54:	4620      	mov	r0, r4
 800ee56:	4629      	mov	r1, r5
 800ee58:	f7f1 fb7e 	bl	8000558 <__aeabi_dmul>
 800ee5c:	2222      	movs	r2, #34	; 0x22
 800ee5e:	b003      	add	sp, #12
 800ee60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ee64:	f7ff bfe2 	b.w	800ee2c <with_errno>

0800ee68 <__math_uflow>:
 800ee68:	b508      	push	{r3, lr}
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ee70:	f7ff ffe6 	bl	800ee40 <xflow>
 800ee74:	ec41 0b10 	vmov	d0, r0, r1
 800ee78:	bd08      	pop	{r3, pc}

0800ee7a <__math_oflow>:
 800ee7a:	b508      	push	{r3, lr}
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ee82:	f7ff ffdd 	bl	800ee40 <xflow>
 800ee86:	ec41 0b10 	vmov	d0, r0, r1
 800ee8a:	bd08      	pop	{r3, pc}

0800ee8c <fabs>:
 800ee8c:	ec51 0b10 	vmov	r0, r1, d0
 800ee90:	ee10 2a10 	vmov	r2, s0
 800ee94:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee98:	ec43 2b10 	vmov	d0, r2, r3
 800ee9c:	4770      	bx	lr

0800ee9e <finite>:
 800ee9e:	b082      	sub	sp, #8
 800eea0:	ed8d 0b00 	vstr	d0, [sp]
 800eea4:	9801      	ldr	r0, [sp, #4]
 800eea6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800eeaa:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800eeae:	0fc0      	lsrs	r0, r0, #31
 800eeb0:	b002      	add	sp, #8
 800eeb2:	4770      	bx	lr
 800eeb4:	0000      	movs	r0, r0
	...

0800eeb8 <floor>:
 800eeb8:	ec51 0b10 	vmov	r0, r1, d0
 800eebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eec0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800eec4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800eec8:	2e13      	cmp	r6, #19
 800eeca:	ee10 5a10 	vmov	r5, s0
 800eece:	ee10 8a10 	vmov	r8, s0
 800eed2:	460c      	mov	r4, r1
 800eed4:	dc32      	bgt.n	800ef3c <floor+0x84>
 800eed6:	2e00      	cmp	r6, #0
 800eed8:	da14      	bge.n	800ef04 <floor+0x4c>
 800eeda:	a333      	add	r3, pc, #204	; (adr r3, 800efa8 <floor+0xf0>)
 800eedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee0:	f7f1 f984 	bl	80001ec <__adddf3>
 800eee4:	2200      	movs	r2, #0
 800eee6:	2300      	movs	r3, #0
 800eee8:	f7f1 fdc6 	bl	8000a78 <__aeabi_dcmpgt>
 800eeec:	b138      	cbz	r0, 800eefe <floor+0x46>
 800eeee:	2c00      	cmp	r4, #0
 800eef0:	da57      	bge.n	800efa2 <floor+0xea>
 800eef2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800eef6:	431d      	orrs	r5, r3
 800eef8:	d001      	beq.n	800eefe <floor+0x46>
 800eefa:	4c2d      	ldr	r4, [pc, #180]	; (800efb0 <floor+0xf8>)
 800eefc:	2500      	movs	r5, #0
 800eefe:	4621      	mov	r1, r4
 800ef00:	4628      	mov	r0, r5
 800ef02:	e025      	b.n	800ef50 <floor+0x98>
 800ef04:	4f2b      	ldr	r7, [pc, #172]	; (800efb4 <floor+0xfc>)
 800ef06:	4137      	asrs	r7, r6
 800ef08:	ea01 0307 	and.w	r3, r1, r7
 800ef0c:	4303      	orrs	r3, r0
 800ef0e:	d01f      	beq.n	800ef50 <floor+0x98>
 800ef10:	a325      	add	r3, pc, #148	; (adr r3, 800efa8 <floor+0xf0>)
 800ef12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef16:	f7f1 f969 	bl	80001ec <__adddf3>
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	f7f1 fdab 	bl	8000a78 <__aeabi_dcmpgt>
 800ef22:	2800      	cmp	r0, #0
 800ef24:	d0eb      	beq.n	800eefe <floor+0x46>
 800ef26:	2c00      	cmp	r4, #0
 800ef28:	bfbe      	ittt	lt
 800ef2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ef2e:	fa43 f606 	asrlt.w	r6, r3, r6
 800ef32:	19a4      	addlt	r4, r4, r6
 800ef34:	ea24 0407 	bic.w	r4, r4, r7
 800ef38:	2500      	movs	r5, #0
 800ef3a:	e7e0      	b.n	800eefe <floor+0x46>
 800ef3c:	2e33      	cmp	r6, #51	; 0x33
 800ef3e:	dd0b      	ble.n	800ef58 <floor+0xa0>
 800ef40:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ef44:	d104      	bne.n	800ef50 <floor+0x98>
 800ef46:	ee10 2a10 	vmov	r2, s0
 800ef4a:	460b      	mov	r3, r1
 800ef4c:	f7f1 f94e 	bl	80001ec <__adddf3>
 800ef50:	ec41 0b10 	vmov	d0, r0, r1
 800ef54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef58:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ef5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ef60:	fa23 f707 	lsr.w	r7, r3, r7
 800ef64:	4207      	tst	r7, r0
 800ef66:	d0f3      	beq.n	800ef50 <floor+0x98>
 800ef68:	a30f      	add	r3, pc, #60	; (adr r3, 800efa8 <floor+0xf0>)
 800ef6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef6e:	f7f1 f93d 	bl	80001ec <__adddf3>
 800ef72:	2200      	movs	r2, #0
 800ef74:	2300      	movs	r3, #0
 800ef76:	f7f1 fd7f 	bl	8000a78 <__aeabi_dcmpgt>
 800ef7a:	2800      	cmp	r0, #0
 800ef7c:	d0bf      	beq.n	800eefe <floor+0x46>
 800ef7e:	2c00      	cmp	r4, #0
 800ef80:	da02      	bge.n	800ef88 <floor+0xd0>
 800ef82:	2e14      	cmp	r6, #20
 800ef84:	d103      	bne.n	800ef8e <floor+0xd6>
 800ef86:	3401      	adds	r4, #1
 800ef88:	ea25 0507 	bic.w	r5, r5, r7
 800ef8c:	e7b7      	b.n	800eefe <floor+0x46>
 800ef8e:	2301      	movs	r3, #1
 800ef90:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ef94:	fa03 f606 	lsl.w	r6, r3, r6
 800ef98:	4435      	add	r5, r6
 800ef9a:	4545      	cmp	r5, r8
 800ef9c:	bf38      	it	cc
 800ef9e:	18e4      	addcc	r4, r4, r3
 800efa0:	e7f2      	b.n	800ef88 <floor+0xd0>
 800efa2:	2500      	movs	r5, #0
 800efa4:	462c      	mov	r4, r5
 800efa6:	e7aa      	b.n	800eefe <floor+0x46>
 800efa8:	8800759c 	.word	0x8800759c
 800efac:	7e37e43c 	.word	0x7e37e43c
 800efb0:	bff00000 	.word	0xbff00000
 800efb4:	000fffff 	.word	0x000fffff

0800efb8 <scalbn>:
 800efb8:	b570      	push	{r4, r5, r6, lr}
 800efba:	ec55 4b10 	vmov	r4, r5, d0
 800efbe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800efc2:	4606      	mov	r6, r0
 800efc4:	462b      	mov	r3, r5
 800efc6:	b99a      	cbnz	r2, 800eff0 <scalbn+0x38>
 800efc8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800efcc:	4323      	orrs	r3, r4
 800efce:	d036      	beq.n	800f03e <scalbn+0x86>
 800efd0:	4b39      	ldr	r3, [pc, #228]	; (800f0b8 <scalbn+0x100>)
 800efd2:	4629      	mov	r1, r5
 800efd4:	ee10 0a10 	vmov	r0, s0
 800efd8:	2200      	movs	r2, #0
 800efda:	f7f1 fabd 	bl	8000558 <__aeabi_dmul>
 800efde:	4b37      	ldr	r3, [pc, #220]	; (800f0bc <scalbn+0x104>)
 800efe0:	429e      	cmp	r6, r3
 800efe2:	4604      	mov	r4, r0
 800efe4:	460d      	mov	r5, r1
 800efe6:	da10      	bge.n	800f00a <scalbn+0x52>
 800efe8:	a32b      	add	r3, pc, #172	; (adr r3, 800f098 <scalbn+0xe0>)
 800efea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efee:	e03a      	b.n	800f066 <scalbn+0xae>
 800eff0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800eff4:	428a      	cmp	r2, r1
 800eff6:	d10c      	bne.n	800f012 <scalbn+0x5a>
 800eff8:	ee10 2a10 	vmov	r2, s0
 800effc:	4620      	mov	r0, r4
 800effe:	4629      	mov	r1, r5
 800f000:	f7f1 f8f4 	bl	80001ec <__adddf3>
 800f004:	4604      	mov	r4, r0
 800f006:	460d      	mov	r5, r1
 800f008:	e019      	b.n	800f03e <scalbn+0x86>
 800f00a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f00e:	460b      	mov	r3, r1
 800f010:	3a36      	subs	r2, #54	; 0x36
 800f012:	4432      	add	r2, r6
 800f014:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f018:	428a      	cmp	r2, r1
 800f01a:	dd08      	ble.n	800f02e <scalbn+0x76>
 800f01c:	2d00      	cmp	r5, #0
 800f01e:	a120      	add	r1, pc, #128	; (adr r1, 800f0a0 <scalbn+0xe8>)
 800f020:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f024:	da1c      	bge.n	800f060 <scalbn+0xa8>
 800f026:	a120      	add	r1, pc, #128	; (adr r1, 800f0a8 <scalbn+0xf0>)
 800f028:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f02c:	e018      	b.n	800f060 <scalbn+0xa8>
 800f02e:	2a00      	cmp	r2, #0
 800f030:	dd08      	ble.n	800f044 <scalbn+0x8c>
 800f032:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f036:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f03a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f03e:	ec45 4b10 	vmov	d0, r4, r5
 800f042:	bd70      	pop	{r4, r5, r6, pc}
 800f044:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f048:	da19      	bge.n	800f07e <scalbn+0xc6>
 800f04a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f04e:	429e      	cmp	r6, r3
 800f050:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800f054:	dd0a      	ble.n	800f06c <scalbn+0xb4>
 800f056:	a112      	add	r1, pc, #72	; (adr r1, 800f0a0 <scalbn+0xe8>)
 800f058:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d1e2      	bne.n	800f026 <scalbn+0x6e>
 800f060:	a30f      	add	r3, pc, #60	; (adr r3, 800f0a0 <scalbn+0xe8>)
 800f062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f066:	f7f1 fa77 	bl	8000558 <__aeabi_dmul>
 800f06a:	e7cb      	b.n	800f004 <scalbn+0x4c>
 800f06c:	a10a      	add	r1, pc, #40	; (adr r1, 800f098 <scalbn+0xe0>)
 800f06e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d0b8      	beq.n	800efe8 <scalbn+0x30>
 800f076:	a10e      	add	r1, pc, #56	; (adr r1, 800f0b0 <scalbn+0xf8>)
 800f078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f07c:	e7b4      	b.n	800efe8 <scalbn+0x30>
 800f07e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f082:	3236      	adds	r2, #54	; 0x36
 800f084:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f088:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f08c:	4620      	mov	r0, r4
 800f08e:	4b0c      	ldr	r3, [pc, #48]	; (800f0c0 <scalbn+0x108>)
 800f090:	2200      	movs	r2, #0
 800f092:	e7e8      	b.n	800f066 <scalbn+0xae>
 800f094:	f3af 8000 	nop.w
 800f098:	c2f8f359 	.word	0xc2f8f359
 800f09c:	01a56e1f 	.word	0x01a56e1f
 800f0a0:	8800759c 	.word	0x8800759c
 800f0a4:	7e37e43c 	.word	0x7e37e43c
 800f0a8:	8800759c 	.word	0x8800759c
 800f0ac:	fe37e43c 	.word	0xfe37e43c
 800f0b0:	c2f8f359 	.word	0xc2f8f359
 800f0b4:	81a56e1f 	.word	0x81a56e1f
 800f0b8:	43500000 	.word	0x43500000
 800f0bc:	ffff3cb0 	.word	0xffff3cb0
 800f0c0:	3c900000 	.word	0x3c900000

0800f0c4 <_init>:
 800f0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0c6:	bf00      	nop
 800f0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0ca:	bc08      	pop	{r3}
 800f0cc:	469e      	mov	lr, r3
 800f0ce:	4770      	bx	lr

0800f0d0 <_fini>:
 800f0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0d2:	bf00      	nop
 800f0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0d6:	bc08      	pop	{r3}
 800f0d8:	469e      	mov	lr, r3
 800f0da:	4770      	bx	lr
