sh: simv: command not found
sh: simv: command not found
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:05 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 69
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:05:52 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:09 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:09:34 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:15 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:15:56 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:18 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:18:46 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:20 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: xxxxxxxx
data: xxxxxxxx
data: xxxxxxxx
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.280 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:20:29 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:52 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.hex line 1 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: xxxxxxxx
data: xxxxxxxx
data: xxxxxxxx
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:52:23 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:55 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:55:01 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 18 23:59 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Sun Apr 18 23:59:23 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 19 00:00 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Mon Apr 19 00:00:08 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 19 00:01 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 19 00:02 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 22:41 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.380 seconds;       Data structure size:   0.1Mb
Thu Apr 22 22:41:37 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 22:47 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 22:51 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Thu Apr 22 22:51:38 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:11 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:11:26 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:19 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./hello_test.v line 46 while executing $readmem.
  Please ensure that the file has proper entries.

data: 00000041
data: 00000011
data: 00000022
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:19:46 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:25 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:25:00 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:29 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:29:44 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:38 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:38:06 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:49 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:49:37 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:54 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:54:01 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 22 23:59 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Thu Apr 22 23:59:51 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:01 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Fri Apr 23 00:01:45 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:10 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:12 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:16 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Fri Apr 23 00:16:08 2021
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:45 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.350 seconds;       Data structure size:   0.1Mb
Fri Apr 23 00:45:48 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 00:56 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Fri Apr 23 00:56:20 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 01:02 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Fri Apr 23 01:02:16 2021
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 01:07 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Fri Apr 23 01:07:42 2021
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 20:30 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.370 seconds;       Data structure size:   0.1Mb
Fri Apr 23 20:30:05 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 22:56 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Fri Apr 23 22:56:09 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 22:59 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Fri Apr 23 22:59:14 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 23:38 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.290 seconds;       Data structure size:   0.1Mb
Fri Apr 23 23:38:13 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 23:52 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Fri Apr 23 23:52:23 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 23 23:57 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: c6221141
data: 00010800
data: 853e0001
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Fri Apr 23 23:57:26 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 00:13 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: ff010113
data: 00812623
data: 01010413
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Sat Apr 24 00:13:24 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 00:18 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Sat Apr 24 00:18:42 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 00:22 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Sat Apr 24 00:22:45 2021
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 10:41 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.370 seconds;       Data structure size:   0.1Mb
Sat Apr 24 10:42:00 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 11:08 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sat Apr 24 11:08:11 2021
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 11:46 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sat Apr 24 11:46:20 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 11:51 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sat Apr 24 11:51:33 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 13:01 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.410 seconds;       Data structure size:   0.1Mb
Sat Apr 24 13:01:17 2021
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 16:25 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 16:25:19 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 16:32 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 16:32:54 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 16:40 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 16:40:24 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 16:55 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.340 seconds;       Data structure size:   0.1Mb
Sat Apr 24 16:55:44 2021
sh: ./simv: No such file or directory
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 18:07 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.300 seconds;       Data structure size:   0.1Mb
Sat Apr 24 18:07:50 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 18:10 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.340 seconds;       Data structure size:   0.1Mb
Sat Apr 24 18:10:56 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 18:14 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 18:14:26 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:14 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:14:28 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:17 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:17:36 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:27 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:27:51 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:43 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.350 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:43:09 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:49 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:49:02 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 20:51 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 20:51:13 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 21:46 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.340 seconds;       Data structure size:   0.1Mb
Sat Apr 24 21:46:00 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 21:49 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 21:49:04 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:05 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:05:24 2021
sh: ./simv: No such file or directory
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:20 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:20:50 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:32 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:32:56 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:44 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:44:59 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:49 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:49:11 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:53 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.340 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:53:06 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 22:57 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 22:57:07 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 23:01 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.340 seconds;       Data structure size:   0.1Mb
Sat Apr 24 23:01:07 2021
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 24 23:03 2021
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'verilog.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.

Warning-[STASKW_RMIEAFL] Illegal entry
/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v, 68
  Illegal entry found at file ./instr_data.dat line 4097 while executing 
  $readmem.
  Please ensure that the file has proper entries.

data: 00000093
data: 00008113
data: 00008193
$finish called from file "/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v", line 54.
$finish at simulation time                10100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10100
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Sat Apr 24 23:03:51 2021
