// Seed: 2650395575
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3,
    input tri id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri id_7,
    input tri id_8,
    output wor id_9,
    output wand id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    input wor id_14,
    output supply0 id_15,
    output wor id_16,
    output wire id_17,
    input uwire id_18,
    input tri1 id_19,
    input supply0 id_20
);
  assign id_17 = id_7 == id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_7 = 32'd96
) (
    output supply0 id_0,
    input wand _id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input wor id_6,
    output wor _id_7,
    input wor id_8,
    output wand id_9
    , id_11
);
  logic [id_1 : id_7] id_12 = id_12;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_6,
      id_4,
      id_8,
      id_0,
      id_4,
      id_8,
      id_9,
      id_0,
      id_2,
      id_5,
      id_2,
      id_4,
      id_5,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6
  );
endmodule
