# Summary
[MIT-6.175](./MIT6.175.md)
---
# 中文

# 实验课程
- [MIT-6.175 简介/目录](./zh/MIT6.175.md)
- [实验 0: 入门](./zh/Lab0.md)
- [实验 1: 多路选择器和加法器](./zh/Lab1.md)
- [实验 2: 乘法器](./zh/Lab2.md)
- [实验 3: 快速傅里叶变换管道](./zh/Lab3.md)
- [实验 4: N 元 FIFOs](./zh/Lab4.md)
- [实验 5: RISC-V 引介 - 多周期与两阶段流水线](./zh/Lab5.md)
- [实验 6: 具有六阶段流水线和分支预测的 RISC-V 处理器](./zh/Lab6.md)
- [实验 7: 带有 DRAM 和缓存的 RISC-V 处理器](./zh/Lab7.md)
- [实验 8: 具有异常处理的 RISC-V 处理器](./zh/Lab8.md)

# 项目

- [项目1: 存储队列](./zh/project1.md)
- [项目2: 缓存一致性](./zh/project2.md)

---
# 原文

# Lab Assignments
- [MIT-6.175 Introduction/Contents](./en/MIT6.175.md)
- [Lab 0: Getting Started](./en/Lab0.md)
- [Lab 1: Multiplexers and Adders](./en/Lab1.md)
- [Lab 2: Multipliers](./en/Lab2.md)
- [Lab 3: FFT Pipeline](./en/Lab3.md)
- [Lab 4: N-Element FIFOs](./en/Lab4.md)
- [Lab 5: RISC-V Introduction - Multi-cycle and Two-Stage Pipelines](./en/Lab5.md)
- [Lab 6: RISC-V Processor with 6-Stage Pipeline and Branch Prediction](./en/Lab6.md)
- [Lab 7: RISC-V Processor with DRAM and Caches](./en/Lab7.md)
- [Lab 8: RISC-V Processor with Exceptions](./en/Lab8.md)

# Project

- [Part 1: Store Queue](./en/project1.md)
- [Part 2: Cache Coherence](./en/project2.md)

----