/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Mon Oct 27 14:16:22 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench.h"


/* String declarations */
static std::string const __str_literal_4("Computation completed.", 22u);
static std::string const __str_literal_2("Mantissas added", 15u);
static std::string const __str_literal_1("Matching exponents...", 21u);
static std::string const __str_literal_3("Normalization done", 18u);
static std::string const __str_literal_5("Result: %h", 10u);


/* Constructor */
MOD_mkTestbench::MOD_mkTestbench(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adder(simHdl, "adder", this),
    INST_completed(simHdl, "completed", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_res(simHdl, "res", this, 32u, 0u, (tUInt8)0u),
    INST_started(simHdl, "started", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 9u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench::init_symbols_0()
{
  init_symbol(&symbols[0u], "adder", SYM_MODULE, &INST_adder);
  init_symbol(&symbols[1u], "completed", SYM_MODULE, &INST_completed);
  init_symbol(&symbols[2u], "RL_add_mantissa", SYM_RULE);
  init_symbol(&symbols[3u], "RL_display", SYM_RULE);
  init_symbol(&symbols[4u], "RL_done", SYM_RULE);
  init_symbol(&symbols[5u], "RL_normalize", SYM_RULE);
  init_symbol(&symbols[6u], "RL_start_match", SYM_RULE);
  init_symbol(&symbols[7u], "res", SYM_MODULE, &INST_res);
  init_symbol(&symbols[8u], "started", SYM_MODULE, &INST_started);
}


/* Rule actions */

void MOD_mkTestbench::RL_start_match()
{
  INST_adder.METH_match_exponents(4218486856u, 4219453599u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_1);
  INST_started.METH_write((tUInt8)1u);
}

void MOD_mkTestbench::RL_add_mantissa()
{
  INST_adder.METH_add_mantissa();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mkTestbench::RL_normalize()
{
  INST_adder.METH_normalise();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_3);
}

void MOD_mkTestbench::RL_done()
{
  tUInt32 DEF_x__h342;
  DEF_x__h342 = INST_adder.METH_get_res();
  INST_res.METH_write(DEF_x__h342);
  INST_completed.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_4);
}

void MOD_mkTestbench::RL_display()
{
  tUInt32 DEF__read__h120;
  DEF__read__h120 = INST_res.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,32", &__str_literal_5, DEF__read__h120);
    dollar_finish(sim_hdl, "32", 0u);
  }
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_started.reset_RST(ARG_rst_in);
  INST_res.reset_RST(ARG_rst_in);
  INST_completed.reset_RST(ARG_rst_in);
  INST_adder.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adder.dump_state(indent + 2u);
  INST_completed.dump_state(indent + 2u);
  INST_res.dump_state(indent + 2u);
  INST_started.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 4u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_completed.dump_VCD_defs(num);
  num = INST_res.dump_VCD_defs(num);
  num = INST_started.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_adder.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTestbench::vcd_defs(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkTestbench::vcd_prims(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  INST_completed.dump_VCD(dt, backing.INST_completed);
  INST_res.dump_VCD(dt, backing.INST_res);
  INST_started.dump_VCD(dt, backing.INST_started);
}

void MOD_mkTestbench::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  INST_adder.dump_VCD(dt, levels, backing.INST_adder);
}
