
*** Running vivado
    with args -log dijkstra_ip_dijkstra_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dijkstra_ip_dijkstra_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dijkstra_ip_dijkstra_0_1.tcl -notrace
Command: synth_design -top dijkstra_ip_dijkstra_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31957 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.809 ; gain = 83.910 ; free physical = 1234 ; free virtual = 10769
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dijkstra_ip_dijkstra_0_1' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ip/dijkstra_ip_dijkstra_0_1/synth/dijkstra_ip_dijkstra_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'dijkstra' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:12]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state21 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 21'b100000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:124]
INFO: [Synth 8-6157] synthesizing module 'dijkstra_Dset' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dijkstra_Dset_ram' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:22]
INFO: [Synth 8-3876] $readmem data file './dijkstra_Dset_ram.dat' is read successfully [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_Dset_ram' (1#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_Dset' (2#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_Dset.v:49]
INFO: [Synth 8-6157] synthesizing module 'dijkstra_dist' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:69]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dijkstra_dist_ram' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:27]
INFO: [Synth 8-3876] $readmem data file './dijkstra_dist_ram.dat' is read successfully [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:30]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_dist_ram' (3#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_dist' (4#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_dist.v:69]
INFO: [Synth 8-6157] synthesizing module 'dijkstra_CTRL_BUS_s_axi' [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_SIZE_DATA_0 bound to: 5'b10000 
	Parameter ADDR_SIZE_CTRL bound to: 5'b10100 
	Parameter ADDR_FLAG_DATA_0 bound to: 5'b11000 
	Parameter ADDR_FLAG_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_CTRL_BUS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_CTRL_BUS_s_axi' (5#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra_CTRL_BUS_s_axi.v:9]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:2981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:3099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:3101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:3157]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra' (6#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:12]
INFO: [Synth 8-6155] done synthesizing module 'dijkstra_ip_dijkstra_0_1' (7#1) [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ip/dijkstra_ip_dijkstra_0_1/synth/dijkstra_ip_dijkstra_0_1.v:58]
WARNING: [Synth 8-3331] design dijkstra_Dset has unconnected port reset
WARNING: [Synth 8-3331] design dijkstra_dist has unconnected port reset
WARNING: [Synth 8-3331] design dijkstra has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1346.434 ; gain = 135.535 ; free physical = 1237 ; free virtual = 10773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.434 ; gain = 135.535 ; free physical = 1240 ; free virtual = 10776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.434 ; gain = 135.535 ; free physical = 1240 ; free virtual = 10776
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ip/dijkstra_ip_dijkstra_0_1/constraints/dijkstra_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ip/dijkstra_ip_dijkstra_0_1/constraints/dijkstra_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.runs/dijkstra_ip_dijkstra_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.runs/dijkstra_ip_dijkstra_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1730.457 ; gain = 0.000 ; free physical = 957 ; free virtual = 10493
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 1049 ; free virtual = 10585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 1049 ; free virtual = 10585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.runs/dijkstra_ip_dijkstra_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 1051 ; free virtual = 10587
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dijkstra_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dijkstra_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_pp5_iter5_reg_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1595]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_pp5_iter4_reg_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1594]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_pp5_iter3_reg_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1593]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_pp5_iter2_reg_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1592]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_pp5_iter1_reg_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1820]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_905_reg' and it is trimmed from '31' to '10' bits. [/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.srcs/sources_1/bd/dijkstra_ip/ipshared/a081/hdl/verilog/dijkstra.v:1814]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_fu_567_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_12_fu_670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_501_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_695_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dijkstra_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dijkstra_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 1042 ; free virtual = 10578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 24    
	               31 Bit    Registers := 6     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 79    
+---RAMs : 
	              31K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dijkstra_Dset_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module dijkstra_dist_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module dijkstra_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dijkstra 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 6     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_1_fu_567_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_12_fu_670_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_501_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_695_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design dijkstra has unconnected port inStream_TLAST[0]
INFO: [Synth 8-3971] The signal dist_U/dijkstra_dist_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\index_2_cast_reg_829_pp2_iter1_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_data_V_5_reg_402_reg[31] )
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_5_reg_402_reg[31]) is unused and will be removed from module dijkstra.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 1012 ; free virtual = 10552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|dijkstra_dist_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_7_2/dist_U/dijkstra_dist_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_2/dist_U/dijkstra_dist_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_4/path_U/dijkstra_Dset_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1730.457 ; gain = 519.559 ; free physical = 886 ; free virtual = 10426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 848 ; free virtual = 10388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|dijkstra_dist_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|dijkstra_Dset_ram: | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/dist_U/dijkstra_dist_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dist_U/dijkstra_dist_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/path_U/dijkstra_Dset_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 844 ; free virtual = 10384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   126|
|2     |LUT1       |    37|
|3     |LUT2       |    47|
|4     |LUT3       |   259|
|5     |LUT4       |   265|
|6     |LUT5       |   386|
|7     |LUT6       |   272|
|8     |RAMB36E1   |     1|
|9     |RAMB36E1_1 |     1|
|10    |RAMB36E1_2 |     2|
|11    |FDRE       |  1267|
|12    |FDSE       |    34|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+------------------------+------+
|      |Instance                      |Module                  |Cells |
+------+------------------------------+------------------------+------+
|1     |top                           |                        |  2697|
|2     |  inst                        |dijkstra                |  2697|
|3     |    Dset_U                    |dijkstra_Dset           |    27|
|4     |      dijkstra_Dset_ram_U     |dijkstra_Dset_ram_3     |    27|
|5     |    dijkstra_CTRL_BUS_s_axi_U |dijkstra_CTRL_BUS_s_axi |   258|
|6     |    dist_U                    |dijkstra_dist           |    94|
|7     |      dijkstra_dist_ram_U     |dijkstra_dist_ram       |    94|
|8     |    graph_U                   |dijkstra_Dset_0         |    96|
|9     |      dijkstra_Dset_ram_U     |dijkstra_Dset_ram_2     |    96|
|10    |    path_U                    |dijkstra_Dset_1         |    80|
|11    |      dijkstra_Dset_ram_U     |dijkstra_Dset_ram       |    80|
+------+------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.074 ; gain = 529.176 ; free physical = 843 ; free virtual = 10383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1740.074 ; gain = 145.152 ; free physical = 901 ; free virtual = 10441
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1740.082 ; gain = 529.176 ; free physical = 901 ; free virtual = 10441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1772.090 ; gain = 572.734 ; free physical = 920 ; free virtual = 10460
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lais/Documents/ROB307/rob_307/dijkstra/hw_ip_only/hw_ip_only.runs/dijkstra_ip_dijkstra_0_1_synth_1/dijkstra_ip_dijkstra_0_1.dcp' has been generated.
