Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/agustinsilva447/Vitis/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot fsm_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture arch of entity xil_defaultlib.sol_counter [\sol_counter(n=10)\]
Compiling architecture arch of entity xil_defaultlib.up_counter [\up_counter(m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=7,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=7,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=6,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=6,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=5,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=5,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=4,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=4,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=3,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=3,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=2,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=2,m=8,n=4)\]
Compiling architecture arch of entity xil_defaultlib.ctrl_logic [\ctrl_logic(k=1,n=4)\]
Compiling architecture rtl of entity xil_defaultlib.fsm_block [\fsm_block(k=1,m=8,n=4)\]
Compiling architecture sim of entity xil_defaultlib.fsm_tb
Built simulation snapshot fsm_tb_time_impl
