

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5'
================================================================
* Date:           Thu Feb  5 04:52:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4139|     4139|  41.390 us|  41.390 us|  4098|  4098|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_4_VITIS_LOOP_62_5  |     4137|     4137|        44|          2|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1310|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   24304|  18544|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    343|    -|
|Register         |        -|    -|     531|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   24835|  20261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      17|     28|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |udiv_37ns_23ns_37_41_1_U20  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U21  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U22  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U23  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U24  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U25  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U26  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    |udiv_37ns_23ns_37_41_1_U27  |udiv_37ns_23ns_37_41_1  |        0|   0|  3038|  2318|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   0| 24304| 18544|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_539_p2                 |         +|   0|  0|  19|          12|           1|
    |add_ln59_fu_555_p2                   |         +|   0|  0|  16|           9|           1|
    |add_ln62_fu_628_p2                   |         +|   0|  0|  14|           7|           4|
    |add_ln73_10_fu_1546_p2               |         +|   0|  0|  31|          24|          24|
    |add_ln73_11_fu_1552_p2               |         +|   0|  0|  32|          25|          25|
    |add_ln73_12_fu_1654_p2               |         +|   0|  0|  31|          24|          24|
    |add_ln73_13_fu_1660_p2               |         +|   0|  0|  32|          25|          25|
    |add_ln73_14_fu_1762_p2               |         +|   0|  0|  31|          24|          24|
    |add_ln73_15_fu_1768_p2               |         +|   0|  0|  32|          25|          25|
    |add_ln73_1_fu_1006_p2                |         +|   0|  0|  32|          25|          25|
    |add_ln73_2_fu_1109_p2                |         +|   0|  0|  31|          24|          24|
    |add_ln73_3_fu_1116_p2                |         +|   0|  0|  32|          25|          25|
    |add_ln73_4_fu_1219_p2                |         +|   0|  0|  31|          24|          24|
    |add_ln73_5_fu_1226_p2                |         +|   0|  0|  32|          25|          25|
    |add_ln73_6_fu_1329_p2                |         +|   0|  0|  31|          24|          24|
    |add_ln73_7_fu_1336_p2                |         +|   0|  0|  32|          25|          25|
    |add_ln73_8_fu_1438_p2                |         +|   0|  0|  31|          24|          24|
    |add_ln73_9_fu_1444_p2                |         +|   0|  0|  32|          25|          25|
    |add_ln73_fu_999_p2                   |         +|   0|  0|  31|          24|          24|
    |and_ln73_10_fu_1580_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_11_fu_1592_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_12_fu_1688_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_13_fu_1700_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_14_fu_1796_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_15_fu_1808_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln73_1_fu_1046_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_2_fu_1144_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_3_fu_1156_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_4_fu_1254_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_5_fu_1266_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_6_fu_1364_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_7_fu_1376_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_8_fu_1472_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_9_fu_1484_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln73_fu_1034_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2016                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2020                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2024                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2031                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2036                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2042                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2047                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2053                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2058                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2064                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2069                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2072                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state41_pp0_iter20_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state42_pp0_iter20_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state43_pp0_iter21_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state44_pp0_iter21_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op608_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op610_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op612_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op614_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op616_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op618_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op620_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op622_store_state43     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op720_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op722_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op724_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op726_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op728_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op730_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op732_store_state44     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op734_store_state44     |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_533_p2                  |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln71_1_fu_1080_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_2_fu_1190_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_3_fu_1300_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_4_fu_1410_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_5_fu_1518_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_6_fu_1626_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_7_fu_1734_p2               |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln71_fu_970_p2                  |      icmp|   0|  0|  20|          13|           1|
    |ap_block_pp0                         |        or|   0|  0|   2|           1|           1|
    |or_ln71_1_fu_1086_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_2_fu_1196_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_3_fu_1306_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_4_fu_1416_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_5_fu_1524_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_6_fu_1632_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_7_fu_1740_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln71_fu_976_p2                    |        or|   0|  0|   2|           1|           1|
    |du_1_fu_661_p3                       |    select|   0|  0|  23|           1|           1|
    |select_ln59_1_fu_581_p3              |    select|   0|  0|   8|           1|           9|
    |select_ln59_fu_569_p3                |    select|   0|  0|   6|           1|           1|
    |select_ln69_1_fu_719_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_2_fu_753_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_3_fu_787_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_4_fu_821_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_5_fu_841_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_6_fu_861_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_7_fu_881_p3              |    select|   0|  0|  23|           1|           1|
    |select_ln69_fu_685_p3                |    select|   0|  0|  23|           1|           1|
    |t_11_fu_1530_p3                      |    select|   0|  0|  24|           1|          23|
    |t_13_fu_1638_p3                      |    select|   0|  0|  24|           1|          23|
    |t_15_fu_1746_p3                      |    select|   0|  0|  24|           1|          23|
    |t_1_fu_982_p3                        |    select|   0|  0|  24|           1|          23|
    |t_3_fu_1092_p3                       |    select|   0|  0|  24|           1|          23|
    |t_5_fu_1202_p3                       |    select|   0|  0|  24|           1|          23|
    |t_7_fu_1312_p3                       |    select|   0|  0|  24|           1|          23|
    |t_9_fu_1422_p3                       |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_10_fu_1370_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_11_fu_1382_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_12_fu_1466_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_13_fu_1478_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_14_fu_1490_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_15_fu_1574_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_16_fu_1586_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_17_fu_1598_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_18_fu_1682_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_19_fu_1694_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_1_fu_1040_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_20_fu_1706_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_21_fu_1790_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_22_fu_1802_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_23_fu_1814_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_2_fu_1052_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_3_fu_1138_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_4_fu_1150_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_5_fu_1162_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_6_fu_1248_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_7_fu_1260_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_8_fu_1272_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln73_9_fu_1358_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_1028_p2                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1310|         637|         721|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |col_sum_1_address1_local               |  14|          3|    3|          9|
    |col_sum_1_d0_local                     |  14|          3|   24|         72|
    |col_sum_2_address1_local               |  14|          3|    3|          9|
    |col_sum_2_d0_local                     |  14|          3|   24|         72|
    |col_sum_3_address1_local               |  14|          3|    3|          9|
    |col_sum_3_d0_local                     |  14|          3|   24|         72|
    |col_sum_4_address0_local               |  14|          3|    3|          9|
    |col_sum_4_d0_local                     |  20|          4|   24|         96|
    |col_sum_5_address0_local               |  14|          3|    3|          9|
    |col_sum_5_d0_local                     |  20|          4|   24|         96|
    |col_sum_6_address0_local               |  14|          3|    3|          9|
    |col_sum_6_d0_local                     |  20|          4|   24|         96|
    |col_sum_7_address0_local               |  14|          3|    3|          9|
    |col_sum_7_d0_local                     |  20|          4|   24|         96|
    |col_sum_address1_local                 |  14|          3|    3|          9|
    |col_sum_d0_local                       |  14|          3|   24|         72|
    |i_fu_138                               |   9|          2|    9|         18|
    |indvar_flatten6_fu_142                 |   9|          2|   12|         24|
    |j_fu_134                               |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 343|         73|  276|        865|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln73_10_reg_2131                                                |   1|   0|    1|          0|
    |and_ln73_11_reg_2135                                                |   1|   0|    1|          0|
    |and_ln73_12_reg_2143                                                |   1|   0|    1|          0|
    |and_ln73_13_reg_2147                                                |   1|   0|    1|          0|
    |and_ln73_14_reg_2155                                                |   1|   0|    1|          0|
    |and_ln73_15_reg_2159                                                |   1|   0|    1|          0|
    |and_ln73_1_reg_2051                                                 |   1|   0|    1|          0|
    |and_ln73_2_reg_2059                                                 |   1|   0|    1|          0|
    |and_ln73_3_reg_2063                                                 |   1|   0|    1|          0|
    |and_ln73_4_reg_2071                                                 |   1|   0|    1|          0|
    |and_ln73_5_reg_2075                                                 |   1|   0|    1|          0|
    |and_ln73_6_reg_2083                                                 |   1|   0|    1|          0|
    |and_ln73_7_reg_2087                                                 |   1|   0|    1|          0|
    |and_ln73_8_reg_2119                                                 |   1|   0|    1|          0|
    |and_ln73_9_reg_2123                                                 |   1|   0|    1|          0|
    |and_ln73_reg_2047                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                           |   2|   0|    2|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                    |   1|   0|    1|          0|
    |col_sum_1_addr_reg_1985                                             |   3|   0|    3|          0|
    |col_sum_2_addr_reg_1991                                             |   3|   0|    3|          0|
    |col_sum_3_addr_reg_1997                                             |   3|   0|    3|          0|
    |col_sum_4_addr_reg_2003                                             |   3|   0|    3|          0|
    |col_sum_4_addr_reg_2003_pp0_iter21_reg                              |   3|   0|    3|          0|
    |col_sum_4_load_reg_2095                                             |  24|   0|   24|          0|
    |col_sum_5_addr_reg_2009                                             |   3|   0|    3|          0|
    |col_sum_5_addr_reg_2009_pp0_iter21_reg                              |   3|   0|    3|          0|
    |col_sum_5_load_reg_2101                                             |  24|   0|   24|          0|
    |col_sum_6_addr_reg_2015                                             |   3|   0|    3|          0|
    |col_sum_6_addr_reg_2015_pp0_iter21_reg                              |   3|   0|    3|          0|
    |col_sum_6_load_reg_2107                                             |  24|   0|   24|          0|
    |col_sum_7_addr_reg_2021                                             |   3|   0|    3|          0|
    |col_sum_7_addr_reg_2021_pp0_iter21_reg                              |   3|   0|    3|          0|
    |col_sum_7_load_reg_2113                                             |  24|   0|   24|          0|
    |col_sum_addr_reg_1979                                               |   3|   0|    3|          0|
    |i_fu_138                                                            |   9|   0|    9|          0|
    |icmp_ln59_reg_1841                                                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_142                                              |  12|   0|   12|          0|
    |j_fu_134                                                            |   7|   0|    7|          0|
    |lshr_ln2_reg_1850                                                   |   3|   0|    3|          0|
    |select_ln69_4_reg_1939                                              |  23|   0|   23|          0|
    |select_ln69_5_reg_1944                                              |  23|   0|   23|          0|
    |select_ln69_6_reg_1949                                              |  23|   0|   23|          0|
    |select_ln69_7_reg_1954                                              |  23|   0|   23|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2042  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2037  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2032  |  11|   0|   11|          0|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2027  |  11|   0|   11|          0|
    |xor_ln73_11_reg_2091                                                |   1|   0|    1|          0|
    |xor_ln73_14_reg_2127                                                |   1|   0|    1|          0|
    |xor_ln73_17_reg_2139                                                |   1|   0|    1|          0|
    |xor_ln73_20_reg_2151                                                |   1|   0|    1|          0|
    |xor_ln73_23_reg_2163                                                |   1|   0|    1|          0|
    |xor_ln73_2_reg_2055                                                 |   1|   0|    1|          0|
    |xor_ln73_5_reg_2067                                                 |   1|   0|    1|          0|
    |xor_ln73_8_reg_2079                                                 |   1|   0|    1|          0|
    |zext_ln62_reg_1907                                                  |  23|   0|   37|         14|
    |zext_ln69_reg_1855                                                  |  11|   0|   64|         53|
    |lshr_ln2_reg_1850                                                   |  64|  32|    3|          0|
    |zext_ln69_reg_1855                                                  |  64|  32|   64|         53|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 531|  64|  537|        120|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|                           RTL Ports                           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                                         |   in|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|ap_rst                                                         |   in|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|ap_start                                                       |   in|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|ap_done                                                        |  out|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|ap_idle                                                        |  out|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|ap_ready                                                       |  out|    1|  ap_ctrl_hs|   top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5|  return value|
|col_sum_7_address0                                             |  out|    3|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_we0                                                  |  out|    1|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_d0                                                   |  out|   24|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_address1                                             |  out|    3|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_7|         array|
|col_sum_7_q1                                                   |   in|   24|   ap_memory|                                             col_sum_7|         array|
|col_sum_6_address0                                             |  out|    3|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_we0                                                  |  out|    1|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_d0                                                   |  out|   24|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_address1                                             |  out|    3|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_6|         array|
|col_sum_6_q1                                                   |   in|   24|   ap_memory|                                             col_sum_6|         array|
|col_sum_5_address0                                             |  out|    3|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_we0                                                  |  out|    1|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_d0                                                   |  out|   24|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_address1                                             |  out|    3|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_5|         array|
|col_sum_5_q1                                                   |   in|   24|   ap_memory|                                             col_sum_5|         array|
|col_sum_4_address0                                             |  out|    3|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_we0                                                  |  out|    1|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_d0                                                   |  out|   24|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_address1                                             |  out|    3|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_4|         array|
|col_sum_4_q1                                                   |   in|   24|   ap_memory|                                             col_sum_4|         array|
|col_sum_3_address0                                             |  out|    3|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_we0                                                  |  out|    1|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_d0                                                   |  out|   24|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_address1                                             |  out|    3|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_we1                                                  |  out|    1|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_d1                                                   |  out|   24|   ap_memory|                                             col_sum_3|         array|
|col_sum_3_q1                                                   |   in|   24|   ap_memory|                                             col_sum_3|         array|
|col_sum_2_address0                                             |  out|    3|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_we0                                                  |  out|    1|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_d0                                                   |  out|   24|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_address1                                             |  out|    3|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_we1                                                  |  out|    1|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_d1                                                   |  out|   24|   ap_memory|                                             col_sum_2|         array|
|col_sum_2_q1                                                   |   in|   24|   ap_memory|                                             col_sum_2|         array|
|col_sum_1_address0                                             |  out|    3|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_ce0                                                  |  out|    1|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_we0                                                  |  out|    1|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_d0                                                   |  out|   24|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_address1                                             |  out|    3|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_ce1                                                  |  out|    1|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_we1                                                  |  out|    1|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_d1                                                   |  out|   24|   ap_memory|                                             col_sum_1|         array|
|col_sum_1_q1                                                   |   in|   24|   ap_memory|                                             col_sum_1|         array|
|col_sum_address0                                               |  out|    3|   ap_memory|                                               col_sum|         array|
|col_sum_ce0                                                    |  out|    1|   ap_memory|                                               col_sum|         array|
|col_sum_we0                                                    |  out|    1|   ap_memory|                                               col_sum|         array|
|col_sum_d0                                                     |  out|   24|   ap_memory|                                               col_sum|         array|
|col_sum_address1                                               |  out|    3|   ap_memory|                                               col_sum|         array|
|col_sum_ce1                                                    |  out|    1|   ap_memory|                                               col_sum|         array|
|col_sum_we1                                                    |  out|    1|   ap_memory|                                               col_sum|         array|
|col_sum_d1                                                     |  out|   24|   ap_memory|                                               col_sum|         array|
|col_sum_q1                                                     |   in|   24|   ap_memory|                                               col_sum|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0      |  out|   11|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0           |  out|    1|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0            |   in|   24|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0          |  out|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|denom_row_address0                                             |  out|    8|   ap_memory|                                             denom_row|         array|
|denom_row_ce0                                                  |  out|    1|   ap_memory|                                             denom_row|         array|
|denom_row_q0                                                   |   in|   24|   ap_memory|                                             denom_row|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

