

================================================================
== Vitis HLS Report for 'ipv4_generate_ipv4_64_3'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.621 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.621 ns|  7.621 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %local_ip_address, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.33ns)   --->   "%local_ip_address_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %local_ip_address" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:158->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 4 'read' 'local_ip_address_read' <Predicate = true> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i128 %local_ip_address_read"   --->   Operation 5 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:158->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 18 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:175->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 19 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%header_idx_2_load = load i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 20 'load' 'header_idx_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_21 = load i160 %header_header_V_2"   --->   Operation 21 'load' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%switch_ln175 = switch i2 %gi_state_load, void %sw.bb.i.i, i2 3, void %sw.bb19.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %sw.bb10.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:175->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 22 'switch' 'switch_ln175' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i_i_259 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:215->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 23 'nbreadreq' 'tmp_i_i_259' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %tmp_i_i_259, void %if.end18.i.i, void %if.then12.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:215->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 24 'br' 'br_ln215' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.33ns)   --->   "%tx_shift2ipv4Fifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 25 'read' 'tx_shift2ipv4Fifo_read_1' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%currWord_data_V_14 = trunc i128 %tx_shift2ipv4Fifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 26 'trunc' 'currWord_data_V_14' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_last_V_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 27 'bitselect' 'currWord_last_V_17' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln76_5 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 28 'trunc' 'trunc_ln76_5' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln76_6 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 29 'trunc' 'trunc_ln76_6' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln76_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 30 'bitconcatenate' 'shl_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i22 %shl_ln76_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 31 'zext' 'zext_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.38ns)   --->   "%add_ln76_2 = add i23 %zext_ln76_2, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 32 'add' 'add_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%icmp_ln76_2 = icmp_ult  i23 %add_ln76_2, i23 161" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 33 'icmp' 'icmp_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_2, void %if.else.i19.i.i, void %if.then.i16.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 34 'br' 'br_ln76' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%icmp_ln82_2 = icmp_ult  i22 %shl_ln76_2, i22 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 35 'icmp' 'icmp_ln82_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%br_ln82 = br i1 %icmp_ln82_2, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i, void %if.then19.i23.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 36 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2)> <Delay = 0.85>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_6, i6 0"   --->   Operation 37 'bitconcatenate' 'tmp_53' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%zext_ln628_9 = zext i8 %tmp_53"   --->   Operation 38 'zext' 'zext_ln628_9' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%zext_ln628_10 = zext i8 %tmp_53"   --->   Operation 39 'zext' 'zext_ln628_10' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%lshr_ln628_9 = lshr i160 %p_Val2_21, i160 %zext_ln628_9"   --->   Operation 40 'lshr' 'lshr_ln628_9' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%lshr_ln628_10 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_10"   --->   Operation 41 'lshr' 'lshr_ln628_10' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_29 = and i160 %lshr_ln628_9, i160 %lshr_ln628_10"   --->   Operation 42 'and' 'p_Result_29' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i160 %p_Result_29"   --->   Operation 43 'trunc' 'trunc_ln368_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V_14, i32 %trunc_ln368_2, i32 0, i32 31"   --->   Operation 44 'partset' 'p_Result_30' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.30ns)   --->   "%add_ln85_2 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 45 'add' 'add_ln85_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85_2, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 46 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.88>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:86]   --->   Operation 47 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.85>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_5, i6 0"   --->   Operation 48 'bitconcatenate' 'tmp_52' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln628_8 = zext i8 %tmp_52"   --->   Operation 49 'zext' 'zext_ln628_8' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.37ns)   --->   "%lshr_ln628_8 = lshr i160 %p_Val2_21, i160 %zext_ln628_8"   --->   Operation 50 'lshr' 'lshr_ln628_8' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%currWord_data_V_11 = trunc i160 %lshr_ln628_8"   --->   Operation 51 'trunc' 'currWord_data_V_11' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.30ns)   --->   "%add_ln79_2 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 52 'add' 'add_ln79_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79_2, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 53 'store' 'store_ln79' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.88>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 54 'br' 'br_ln80' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2ipv4Fifo_read_1, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 55 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_cast_i_i)   --->   "%xor_ln222 = xor i1 %currWord_last_V_17, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 56 'xor' 'xor_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln222_cast_i_i = select i1 %xor_ln222, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 57 'select' 'select_ln222_cast_i_i' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.87ns)   --->   "%store_ln222 = store i2 %select_ln222_cast_i_i, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 58 'store' 'store_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.87>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln227 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:227->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 59 'br' 'br_ln227' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 60 'trunc' 'trunc_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln76_4 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 61 'trunc' 'trunc_ln76_4' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 63 'zext' 'zext_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.38ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 64 'add' 'add_ln76' <Predicate = (gi_state_load == 1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.21ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 161" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 65 'icmp' 'icmp_ln76' <Predicate = (gi_state_load == 1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else.i.i.i, void %if.then.i.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 66 'br' 'br_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.21ns)   --->   "%icmp_ln82 = icmp_ult  i22 %shl_ln, i22 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 67 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1 & !icmp_ln76)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i, void %if.then19.i.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 68 'br' 'br_ln82' <Predicate = (gi_state_load == 1 & !icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_4, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_51' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%zext_ln628_6 = zext i8 %tmp_51"   --->   Operation 70 'zext' 'zext_ln628_6' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%zext_ln628_7 = zext i8 %tmp_51"   --->   Operation 71 'zext' 'zext_ln628_7' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%lshr_ln628_6 = lshr i160 %p_Val2_21, i160 %zext_ln628_6"   --->   Operation 72 'lshr' 'lshr_ln628_6' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%lshr_ln628_7 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_7"   --->   Operation 73 'lshr' 'lshr_ln628_7' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_27 = and i160 %lshr_ln628_6, i160 %lshr_ln628_7"   --->   Operation 74 'and' 'p_Result_27' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i160 %p_Result_27"   --->   Operation 75 'trunc' 'trunc_ln368' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_28 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %trunc_ln368, i32 0, i32 31"   --->   Operation 76 'partset' 'p_Result_28' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.30ns)   --->   "%add_ln85 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 77 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 78 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.88>
ST_1 : Operation 79 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:86]   --->   Operation 79 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.84>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76, i6 0"   --->   Operation 80 'bitconcatenate' 'tmp_46' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i8 %tmp_46"   --->   Operation 81 'zext' 'zext_ln628' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.37ns)   --->   "%lshr_ln628 = lshr i160 %p_Val2_21, i160 %zext_ln628"   --->   Operation 82 'lshr' 'lshr_ln628' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i160 %lshr_ln628"   --->   Operation 83 'trunc' 'currWord_data_V' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.30ns)   --->   "%add_ln79 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 84 'add' 'add_ln79' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 85 'store' 'store_ln79' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.88>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 86 'bitconcatenate' 'shl_ln7' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 87 'zext' 'zext_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.38ns)   --->   "%sub_ln80 = sub i23 160, i23 %zext_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 88 'sub' 'sub_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 89 'trunc' 'trunc_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 90 'bitselect' 'tmp_47' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.33ns)   --->   "%sub_ln80_3 = sub i11 0, i11 %trunc_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 91 'sub' 'sub_ln80_3' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln80_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_3, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 92 'partselect' 'trunc_ln80_8' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%sub_ln80_4 = sub i8 0, i8 %trunc_ln80_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 93 'sub' 'sub_ln80_4' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_4, i32 3, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 94 'partselect' 'tmp_48' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 95 'partselect' 'tmp_49' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%select_ln80 = select i1 %tmp_47, i5 %tmp_48, i5 %tmp_49" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 96 'select' 'select_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 97 'icmp' 'icmp_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 98 'br' 'br_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln1027 = phi i1 %icmp_ln80, void %if.then.i.i.i, i1 1, void %if.then19.i.i.i, i1 1, void %if.else.i.i.i"   --->   Operation 99 'phi' 'phi_ln1027' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %phi_ln1027, void %if.end7.i.i, void %if.then6.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:199->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 100 'br' 'br_ln199' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.87ns)   --->   "%store_ln204 = store i2 2, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:204->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 101 'store' 'store_ln204' <Predicate = (gi_state_load == 1 & phi_ln1027)> <Delay = 0.87>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln205 = br void %if.end7.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:205->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 102 'br' 'br_ln205' <Predicate = (gi_state_load == 1 & phi_ln1027)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_177_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:229->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 103 'nbreadreq' 'tmp_177_i_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_177_i_i, void %if.end27.i.i, void %if.then21.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:229->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 104 'br' 'br_ln229' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.33ns)   --->   "%tx_shift2ipv4Fifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:231->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 105 'read' 'tx_shift2ipv4Fifo_read' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:231->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 106 'bitselect' 'currWord_last_V' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %currWord_last_V, void %if.end26.i.i, void %if.then25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:233->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 107 'br' 'br_ln233' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.87ns)   --->   "%store_ln235 = store i2 0, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:235->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 108 'store' 'store_ln235' <Predicate = (gi_state_load == 3 & tmp_177_i_i & currWord_last_V)> <Delay = 0.87>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln236 = br void %if.end26.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:236->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 109 'br' 'br_ln236' <Predicate = (gi_state_load == 3 & tmp_177_i_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln237 = br void %if.end27.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:237->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 110 'br' 'br_ln237' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln238 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:238->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 111 'br' 'br_ln238' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udp2ipMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:178->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 112 'nbreadreq' 'tmp_i_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i_i, void %if.end.i.i, void %if.then.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:178->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 113 'br' 'br_ln178' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (2.33ns)   --->   "%tx_udp2ipMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udp2ipMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 114 'read' 'tx_udp2ipMetaFifo_read' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%meta_their_address_V = trunc i64 %tx_udp2ipMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 115 'trunc' 'meta_their_address_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%meta_length_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tx_udp2ipMetaFifo_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 116 'partselect' 'meta_length_V_2' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.88ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:162]   --->   Operation 117 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.88>
ST_1 : Operation 118 [1/1] (1.30ns)   --->   "%len_V = add i16 %meta_length_V_2, i16 20"   --->   Operation 118 'add' 'len_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_178_i_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15"   --->   Operation 119 'partselect' 'tmp_178_i_i9' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i16 %len_V"   --->   Operation 120 'trunc' 'trunc_ln628' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln628, i8 %tmp_178_i_i9"   --->   Operation 121 'bitconcatenate' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i160 @_ssdm_op_PartSet.i160.i160.i16.i32.i32, i160 %p_Val2_21, i16 %p_Result_s, i32 16, i32 31"   --->   Operation 122 'partset' 'p_Result_24' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_24, i32 %meta_their_address_V, i32 128, i32 159"   --->   Operation 123 'partset' 'p_Result_25' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_25, i32 %trunc_ln186, i32 96, i32 127"   --->   Operation 124 'partset' 'p_Result_26' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i160 @_ssdm_op_PartSet.i160.i160.i8.i32.i32, i160 %p_Result_26, i8 17, i32 72, i32 79"   --->   Operation 125 'partset' 'p_Result_13' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln368 = store i160 %p_Result_13, i160 %header_header_V_2"   --->   Operation 126 'store' 'store_ln368' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.87ns)   --->   "%store_ln190 = store i2 1, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:190->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 127 'store' 'store_ln190' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.87>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln196 = br void %if.end.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:196->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 128 'br' 'br_ln196' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln197 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:197->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 129 'br' 'br_ln197' <Predicate = (gi_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%currWord_data_V_13 = phi i64 %currWord_data_V_11, void %if.then.i16.i.i, i64 %p_Result_30, void %if.then19.i23.i.i, i64 %currWord_data_V_14, void %if.else.i19.i.i"   --->   Operation 130 'phi' 'currWord_data_V_13' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 131 'bitconcatenate' 'tmp_s' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 132 'zext' 'zext_ln219' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.33ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln219" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 133 'write' 'write_ln219' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln226 = br void %if.end18.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:226->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 134 'br' 'br_ln226' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%currWord_data_V_10 = phi i64 %currWord_data_V, void %if.then.i.i.i, i64 %p_Result_28, void %if.then19.i.i.i, i64 0, void %if.else.i.i.i"   --->   Operation 135 'phi' 'currWord_data_V_10' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V_10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 136 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i65 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 137 'sext' 'sext_ln210' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i72 %sext_ln210" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 138 'zext' 'zext_ln210' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.33ns)   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln210" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 139 'write' 'write_ln210' <Predicate = (gi_state_load == 1)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln213 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:213->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 140 'br' 'br_ln213' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.33ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %tx_shift2ipv4Fifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:232->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 141 'write' 'write_ln232' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln277 = ret" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 142 'ret' 'ret_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_ip_address]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gi_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_udp2ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_ip2crcFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2ipv4Fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
local_ip_address_read    (read          ) [ 000]
trunc_ln186              (trunc         ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln158       (specpipeline  ) [ 000]
gi_state_load            (load          ) [ 011]
header_idx_2_load        (load          ) [ 000]
p_Val2_21                (load          ) [ 000]
switch_ln175             (switch        ) [ 000]
tmp_i_i_259              (nbreadreq     ) [ 011]
br_ln215                 (br            ) [ 000]
tx_shift2ipv4Fifo_read_1 (read          ) [ 000]
currWord_data_V_14       (trunc         ) [ 011]
currWord_last_V_17       (bitselect     ) [ 000]
trunc_ln76_5             (trunc         ) [ 000]
trunc_ln76_6             (trunc         ) [ 000]
shl_ln76_2               (bitconcatenate) [ 000]
zext_ln76_2              (zext          ) [ 000]
add_ln76_2               (add           ) [ 000]
icmp_ln76_2              (icmp          ) [ 010]
br_ln76                  (br            ) [ 000]
icmp_ln82_2              (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
tmp_53                   (bitconcatenate) [ 000]
zext_ln628_9             (zext          ) [ 000]
zext_ln628_10            (zext          ) [ 000]
lshr_ln628_9             (lshr          ) [ 000]
lshr_ln628_10            (lshr          ) [ 000]
p_Result_29              (and           ) [ 000]
trunc_ln368_2            (trunc         ) [ 000]
p_Result_30              (partset       ) [ 011]
add_ln85_2               (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
tmp_52                   (bitconcatenate) [ 000]
zext_ln628_8             (zext          ) [ 000]
lshr_ln628_8             (lshr          ) [ 000]
currWord_data_V_11       (trunc         ) [ 011]
add_ln79_2               (add           ) [ 000]
store_ln79               (store         ) [ 000]
br_ln80                  (br            ) [ 011]
tmp                      (partselect    ) [ 011]
xor_ln222                (xor           ) [ 000]
select_ln222_cast_i_i    (select        ) [ 000]
store_ln222              (store         ) [ 000]
br_ln227                 (br            ) [ 000]
trunc_ln76               (trunc         ) [ 000]
trunc_ln76_4             (trunc         ) [ 000]
shl_ln                   (bitconcatenate) [ 000]
zext_ln76                (zext          ) [ 000]
add_ln76                 (add           ) [ 000]
icmp_ln76                (icmp          ) [ 010]
br_ln76                  (br            ) [ 000]
icmp_ln82                (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
tmp_51                   (bitconcatenate) [ 000]
zext_ln628_6             (zext          ) [ 000]
zext_ln628_7             (zext          ) [ 000]
lshr_ln628_6             (lshr          ) [ 000]
lshr_ln628_7             (lshr          ) [ 000]
p_Result_27              (and           ) [ 000]
trunc_ln368              (trunc         ) [ 000]
p_Result_28              (partset       ) [ 011]
add_ln85                 (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
tmp_46                   (bitconcatenate) [ 000]
zext_ln628               (zext          ) [ 000]
lshr_ln628               (lshr          ) [ 000]
currWord_data_V          (trunc         ) [ 011]
add_ln79                 (add           ) [ 000]
store_ln79               (store         ) [ 000]
shl_ln7                  (bitconcatenate) [ 000]
zext_ln80                (zext          ) [ 000]
sub_ln80                 (sub           ) [ 000]
trunc_ln80               (trunc         ) [ 000]
tmp_47                   (bitselect     ) [ 000]
sub_ln80_3               (sub           ) [ 000]
trunc_ln80_8             (partselect    ) [ 000]
sub_ln80_4               (sub           ) [ 000]
tmp_48                   (partselect    ) [ 000]
tmp_49                   (partselect    ) [ 000]
select_ln80              (select        ) [ 000]
icmp_ln80                (icmp          ) [ 000]
br_ln80                  (br            ) [ 011]
phi_ln1027               (phi           ) [ 010]
br_ln199                 (br            ) [ 000]
store_ln204              (store         ) [ 000]
br_ln205                 (br            ) [ 000]
tmp_177_i_i              (nbreadreq     ) [ 011]
br_ln229                 (br            ) [ 000]
tx_shift2ipv4Fifo_read   (read          ) [ 011]
currWord_last_V          (bitselect     ) [ 010]
br_ln233                 (br            ) [ 000]
store_ln235              (store         ) [ 000]
br_ln236                 (br            ) [ 000]
br_ln237                 (br            ) [ 000]
br_ln238                 (br            ) [ 000]
tmp_i_i                  (nbreadreq     ) [ 010]
br_ln178                 (br            ) [ 000]
tx_udp2ipMetaFifo_read   (read          ) [ 000]
meta_their_address_V     (trunc         ) [ 000]
meta_length_V_2          (partselect    ) [ 000]
store_ln162              (store         ) [ 000]
len_V                    (add           ) [ 000]
tmp_178_i_i9             (partselect    ) [ 000]
trunc_ln628              (trunc         ) [ 000]
p_Result_s               (bitconcatenate) [ 000]
p_Result_24              (partset       ) [ 000]
p_Result_25              (partset       ) [ 000]
p_Result_26              (partset       ) [ 000]
p_Result_13              (partset       ) [ 000]
store_ln368              (store         ) [ 000]
store_ln190              (store         ) [ 000]
br_ln196                 (br            ) [ 000]
br_ln197                 (br            ) [ 000]
currWord_data_V_13       (phi           ) [ 011]
tmp_s                    (bitconcatenate) [ 000]
zext_ln219               (zext          ) [ 000]
write_ln219              (write         ) [ 000]
br_ln226                 (br            ) [ 000]
currWord_data_V_10       (phi           ) [ 011]
or_ln                    (bitconcatenate) [ 000]
sext_ln210               (sext          ) [ 000]
zext_ln210               (zext          ) [ 000]
write_ln210              (write         ) [ 000]
br_ln213                 (br            ) [ 000]
write_ln232              (write         ) [ 000]
ret_ln277                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_ip_address">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ip_address"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gi_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_idx_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_header_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_udp2ipMetaFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udp2ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_ip2crcFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_shift2ipv4Fifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ipv4Fifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i160.i160.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i160.i160.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i160.i160.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i9.i64"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="local_ip_address_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_ip_address_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_nbreadreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i_259/1 tmp_177_i_i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2ipv4Fifo_read_1/1 tx_shift2ipv4Fifo_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_i_i_nbreadreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tx_udp2ipMetaFifo_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_udp2ipMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="128" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln219/2 write_ln210/2 write_ln232/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="phi_ln1027_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1027 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="phi_ln1027_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1027/1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="currWord_data_V_13_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_13 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="currWord_data_V_13_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="64" slack="1"/>
<pin id="221" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_13/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="currWord_data_V_10_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_10 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="currWord_data_V_10_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="64" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="4" bw="1" slack="1"/>
<pin id="233" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_10/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_17/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/1 add_ln79_2/1 add_ln85/1 add_ln79/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln186_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="128" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="gi_state_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gi_state_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="header_idx_2_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_2_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_21_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="160" slack="0"/>
<pin id="264" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="currWord_data_V_14_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_14/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln76_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_5/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln76_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_6/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln76_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="22" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln76_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="22" slack="0"/>
<pin id="288" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln76_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="22" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln76_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="23" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_2/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln82_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_53_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln628_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_9/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln628_10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_10/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="lshr_ln628_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="160" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_9/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lshr_ln628_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_10/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_29_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="160" slack="0"/>
<pin id="338" dir="0" index="1" bw="160" slack="0"/>
<pin id="339" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln368_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="160" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_30_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="0" index="4" bw="6" slack="0"/>
<pin id="352" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_30/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln85_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_52_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln628_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_8/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="lshr_ln628_8_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="160" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_8/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="currWord_data_V_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="160" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_11/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln79_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="128" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="8" slack="0"/>
<pin id="397" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln222_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln222_cast_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222_cast_i_i/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln222_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln76_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln76_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_4/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="22" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln76_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln76_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="22" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln76_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="0" index="1" bw="9" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln82_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="22" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_51_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln628_6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_6/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln628_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_7/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="lshr_ln628_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="160" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_6/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="lshr_ln628_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_7/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_27_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="160" slack="0"/>
<pin id="490" dir="0" index="1" bw="160" slack="0"/>
<pin id="491" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln368_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="160" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_28_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="0" index="3" bw="1" slack="0"/>
<pin id="503" dir="0" index="4" bw="6" slack="0"/>
<pin id="504" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_28/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln85_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_46_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln628_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="lshr_ln628_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="160" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="currWord_data_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="160" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln79_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln7_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="22" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln80_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="22" slack="0"/>
<pin id="554" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sub_ln80_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="22" slack="0"/>
<pin id="559" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln80_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_47_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="23" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln80_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_3/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln80_8_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="11" slack="0"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln80_8/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln80_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_4/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_48_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="3" slack="0"/>
<pin id="600" dir="0" index="3" bw="4" slack="0"/>
<pin id="601" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_49_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="23" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="0" index="3" bw="5" slack="0"/>
<pin id="611" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln80_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln80_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln204_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln235_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="meta_their_address_V_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meta_their_address_V/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="meta_length_V_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V_2/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln162_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="len_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="len_V/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_178_i_i9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="5" slack="0"/>
<pin id="674" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_178_i_i9/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln628_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_Result_s_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_24_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="160" slack="0"/>
<pin id="693" dir="0" index="1" bw="160" slack="0"/>
<pin id="694" dir="0" index="2" bw="16" slack="0"/>
<pin id="695" dir="0" index="3" bw="6" slack="0"/>
<pin id="696" dir="0" index="4" bw="6" slack="0"/>
<pin id="697" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_Result_25_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="160" slack="0"/>
<pin id="705" dir="0" index="1" bw="160" slack="0"/>
<pin id="706" dir="0" index="2" bw="32" slack="0"/>
<pin id="707" dir="0" index="3" bw="9" slack="0"/>
<pin id="708" dir="0" index="4" bw="9" slack="0"/>
<pin id="709" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_25/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Result_26_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="160" slack="0"/>
<pin id="717" dir="0" index="1" bw="160" slack="0"/>
<pin id="718" dir="0" index="2" bw="32" slack="0"/>
<pin id="719" dir="0" index="3" bw="8" slack="0"/>
<pin id="720" dir="0" index="4" bw="8" slack="0"/>
<pin id="721" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_13_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="160" slack="0"/>
<pin id="729" dir="0" index="1" bw="160" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="0" index="3" bw="8" slack="0"/>
<pin id="732" dir="0" index="4" bw="8" slack="0"/>
<pin id="733" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln368_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="160" slack="0"/>
<pin id="741" dir="0" index="1" bw="160" slack="0"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln190_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_s_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="73" slack="0"/>
<pin id="753" dir="0" index="1" bw="9" slack="1"/>
<pin id="754" dir="0" index="2" bw="64" slack="0"/>
<pin id="755" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln219_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="73" slack="0"/>
<pin id="760" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="or_ln_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="65" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="64" slack="0"/>
<pin id="767" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln210_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="65" slack="0"/>
<pin id="773" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln210_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="65" slack="0"/>
<pin id="777" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/2 "/>
</bind>
</comp>

<comp id="780" class="1005" name="gi_state_load_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="1"/>
<pin id="782" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="gi_state_load "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_i_i_259_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_259 "/>
</bind>
</comp>

<comp id="788" class="1005" name="currWord_data_V_14_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="1"/>
<pin id="790" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_14 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_Result_30_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="1"/>
<pin id="801" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30 "/>
</bind>
</comp>

<comp id="804" class="1005" name="currWord_data_V_11_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_11 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="1"/>
<pin id="811" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_Result_28_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_28 "/>
</bind>
</comp>

<comp id="825" class="1005" name="currWord_data_V_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_177_i_i_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_177_i_i "/>
</bind>
</comp>

<comp id="834" class="1005" name="tx_shift2ipv4Fifo_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="128" slack="1"/>
<pin id="836" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2ipv4Fifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="112" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="114" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="154" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="226"><net_src comp="84" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="172" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="158" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="172" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="257" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="257" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="257" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="278" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="274" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="308" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="262" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="320" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="266" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="362"><net_src comp="244" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="270" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="262" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="244" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="172" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="236" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="2" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="257" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="257" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="257" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="430" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="426" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="460" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="262" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="468" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="472" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="18" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="498" pin=4"/></net>

<net id="514"><net_src comp="244" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="4" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="422" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="262" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="244" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="4" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="244" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="556" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="94" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="98" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="594"><net_src comp="100" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="580" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="102" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="612"><net_src comp="106" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="556" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="108" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="98" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="621"><net_src comp="566" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="596" pin="4"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="606" pin="4"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="110" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="2" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="2" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="186" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="116" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="186" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="118" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="120" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="4" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="647" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="124" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="126" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="128" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="130" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="663" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="132" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="669" pin="4"/><net_sink comp="683" pin=2"/></net>

<net id="698"><net_src comp="134" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="262" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="683" pin="3"/><net_sink comp="691" pin=2"/></net>

<net id="701"><net_src comp="24" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="691" pin=4"/></net>

<net id="710"><net_src comp="136" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="691" pin="5"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="643" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="138" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="714"><net_src comp="140" pin="0"/><net_sink comp="703" pin=4"/></net>

<net id="722"><net_src comp="136" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="703" pin="5"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="249" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="725"><net_src comp="142" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="726"><net_src comp="144" pin="0"/><net_sink comp="715" pin=4"/></net>

<net id="734"><net_src comp="146" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="715" pin="5"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="148" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="78" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="738"><net_src comp="150" pin="0"/><net_sink comp="727" pin=4"/></net>

<net id="743"><net_src comp="727" pin="5"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="6" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="42" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="2" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="152" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="215" pin="6"/><net_sink comp="751" pin=2"/></net>

<net id="761"><net_src comp="751" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="768"><net_src comp="156" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="80" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="227" pin="6"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="783"><net_src comp="253" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="164" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="266" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="802"><net_src comp="346" pin="5"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="807"><net_src comp="382" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="812"><net_src comp="392" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="823"><net_src comp="498" pin="5"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="828"><net_src comp="534" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="833"><net_src comp="164" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="172" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="192" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gi_state | {1 }
	Port: header_idx_2 | {1 }
	Port: header_header_V_2 | {1 }
	Port: tx_ip2crcFifo | {2 }
 - Input state : 
	Port: ipv4_generate_ipv4<64>3 : local_ip_address | {1 }
	Port: ipv4_generate_ipv4<64>3 : gi_state | {1 }
	Port: ipv4_generate_ipv4<64>3 : header_idx_2 | {1 }
	Port: ipv4_generate_ipv4<64>3 : header_header_V_2 | {1 }
	Port: ipv4_generate_ipv4<64>3 : tx_udp2ipMetaFifo | {1 }
	Port: ipv4_generate_ipv4<64>3 : tx_shift2ipv4Fifo | {1 }
  - Chain level:
	State 1
		switch_ln175 : 1
		trunc_ln76_5 : 1
		trunc_ln76_6 : 1
		shl_ln76_2 : 1
		zext_ln76_2 : 2
		add_ln76_2 : 3
		icmp_ln76_2 : 4
		br_ln76 : 5
		icmp_ln82_2 : 2
		br_ln82 : 3
		tmp_53 : 2
		zext_ln628_9 : 3
		zext_ln628_10 : 3
		lshr_ln628_9 : 4
		lshr_ln628_10 : 4
		p_Result_29 : 5
		trunc_ln368_2 : 5
		p_Result_30 : 6
		add_ln85_2 : 1
		store_ln85 : 2
		tmp_52 : 2
		zext_ln628_8 : 3
		lshr_ln628_8 : 4
		currWord_data_V_11 : 5
		add_ln79_2 : 1
		store_ln79 : 2
		xor_ln222 : 1
		select_ln222_cast_i_i : 1
		store_ln222 : 2
		trunc_ln76 : 1
		trunc_ln76_4 : 1
		shl_ln : 1
		zext_ln76 : 2
		add_ln76 : 3
		icmp_ln76 : 4
		br_ln76 : 5
		icmp_ln82 : 2
		br_ln82 : 3
		tmp_51 : 2
		zext_ln628_6 : 3
		zext_ln628_7 : 3
		lshr_ln628_6 : 4
		lshr_ln628_7 : 4
		p_Result_27 : 5
		trunc_ln368 : 5
		p_Result_28 : 6
		add_ln85 : 1
		store_ln85 : 2
		tmp_46 : 2
		zext_ln628 : 3
		lshr_ln628 : 4
		currWord_data_V : 5
		add_ln79 : 1
		store_ln79 : 2
		shl_ln7 : 2
		zext_ln80 : 3
		sub_ln80 : 4
		trunc_ln80 : 5
		tmp_47 : 5
		sub_ln80_3 : 6
		trunc_ln80_8 : 7
		sub_ln80_4 : 8
		tmp_48 : 9
		tmp_49 : 5
		select_ln80 : 10
		icmp_ln80 : 11
		phi_ln1027 : 12
		br_ln199 : 13
		br_ln233 : 1
		len_V : 1
		tmp_178_i_i9 : 2
		trunc_ln628 : 2
		p_Result_s : 3
		p_Result_24 : 4
		p_Result_25 : 5
		p_Result_26 : 6
		p_Result_13 : 7
		store_ln368 : 8
	State 2
		tmp_s : 1
		zext_ln219 : 2
		write_ln219 : 3
		or_ln : 1
		sext_ln210 : 2
		zext_ln210 : 3
		write_ln210 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |         lshr_ln628_9_fu_324        |    0    |   554   |
|          |        lshr_ln628_10_fu_330        |    0    |    17   |
|   lshr   |         lshr_ln628_8_fu_376        |    0    |   554   |
|          |         lshr_ln628_6_fu_476        |    0    |   554   |
|          |         lshr_ln628_7_fu_482        |    0    |    17   |
|          |          lshr_ln628_fu_528         |    0    |   554   |
|----------|------------------------------------|---------|---------|
|    and   |         p_Result_29_fu_336         |    0    |   160   |
|          |         p_Result_27_fu_488         |    0    |   160   |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_244             |    0    |    23   |
|    add   |          add_ln76_2_fu_290         |    0    |    29   |
|          |           add_ln76_fu_442          |    0    |    29   |
|          |            len_V_fu_663            |    0    |    23   |
|----------|------------------------------------|---------|---------|
|          |         icmp_ln76_2_fu_296         |    0    |    15   |
|          |         icmp_ln82_2_fu_302         |    0    |    14   |
|   icmp   |          icmp_ln76_fu_448          |    0    |    15   |
|          |          icmp_ln82_fu_454          |    0    |    14   |
|          |          icmp_ln80_fu_624          |    0    |    9    |
|----------|------------------------------------|---------|---------|
|          |           sub_ln80_fu_556          |    0    |    29   |
|    sub   |          sub_ln80_3_fu_574         |    0    |    18   |
|          |          sub_ln80_4_fu_590         |    0    |    15   |
|----------|------------------------------------|---------|---------|
|  select  |    select_ln222_cast_i_i_fu_408    |    0    |    2    |
|          |         select_ln80_fu_616         |    0    |    5    |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln222_fu_402          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |  local_ip_address_read_read_fu_158 |    0    |    0    |
|   read   |           grp_read_fu_172          |    0    |    0    |
|          | tx_udp2ipMetaFifo_read_read_fu_186 |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        grp_nbreadreq_fu_164        |    0    |    0    |
|          |      tmp_i_i_nbreadreq_fu_178      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |          grp_write_fu_192          |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             grp_fu_236             |    0    |    0    |
|          |            tmp_47_fu_566           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         trunc_ln186_fu_249         |    0    |    0    |
|          |      currWord_data_V_14_fu_266     |    0    |    0    |
|          |         trunc_ln76_5_fu_270        |    0    |    0    |
|          |         trunc_ln76_6_fu_274        |    0    |    0    |
|          |        trunc_ln368_2_fu_342        |    0    |    0    |
|          |      currWord_data_V_11_fu_382     |    0    |    0    |
|   trunc  |          trunc_ln76_fu_422         |    0    |    0    |
|          |         trunc_ln76_4_fu_426        |    0    |    0    |
|          |         trunc_ln368_fu_494         |    0    |    0    |
|          |       currWord_data_V_fu_534       |    0    |    0    |
|          |          trunc_ln80_fu_562         |    0    |    0    |
|          |     meta_their_address_V_fu_643    |    0    |    0    |
|          |         trunc_ln628_fu_679         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          shl_ln76_2_fu_278         |    0    |    0    |
|          |            tmp_53_fu_308           |    0    |    0    |
|          |            tmp_52_fu_364           |    0    |    0    |
|          |            shl_ln_fu_430           |    0    |    0    |
|bitconcatenate|            tmp_51_fu_460           |    0    |    0    |
|          |            tmp_46_fu_516           |    0    |    0    |
|          |           shl_ln7_fu_544           |    0    |    0    |
|          |          p_Result_s_fu_683         |    0    |    0    |
|          |            tmp_s_fu_751            |    0    |    0    |
|          |            or_ln_fu_763            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         zext_ln76_2_fu_286         |    0    |    0    |
|          |         zext_ln628_9_fu_316        |    0    |    0    |
|          |        zext_ln628_10_fu_320        |    0    |    0    |
|          |         zext_ln628_8_fu_372        |    0    |    0    |
|          |          zext_ln76_fu_438          |    0    |    0    |
|   zext   |         zext_ln628_6_fu_468        |    0    |    0    |
|          |         zext_ln628_7_fu_472        |    0    |    0    |
|          |          zext_ln628_fu_524         |    0    |    0    |
|          |          zext_ln80_fu_552          |    0    |    0    |
|          |          zext_ln219_fu_758         |    0    |    0    |
|          |          zext_ln210_fu_775         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         p_Result_30_fu_346         |    0    |    0    |
|          |         p_Result_28_fu_498         |    0    |    0    |
|  partset |         p_Result_24_fu_691         |    0    |    0    |
|          |         p_Result_25_fu_703         |    0    |    0    |
|          |         p_Result_26_fu_715         |    0    |    0    |
|          |         p_Result_13_fu_727         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_392             |    0    |    0    |
|          |         trunc_ln80_8_fu_580        |    0    |    0    |
|partselect|            tmp_48_fu_596           |    0    |    0    |
|          |            tmp_49_fu_606           |    0    |    0    |
|          |       meta_length_V_2_fu_647       |    0    |    0    |
|          |         tmp_178_i_i9_fu_669        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln210_fu_771         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   2812  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  currWord_data_V_10_reg_223  |   64   |
|  currWord_data_V_11_reg_804  |   64   |
|  currWord_data_V_13_reg_212  |   64   |
|  currWord_data_V_14_reg_788  |   64   |
|    currWord_data_V_reg_825   |   64   |
|     gi_state_load_reg_780    |    2   |
|      p_Result_28_reg_820     |   64   |
|      p_Result_30_reg_799     |   64   |
|      phi_ln1027_reg_199      |    1   |
|      tmp_177_i_i_reg_830     |    1   |
|      tmp_i_i_259_reg_784     |    1   |
|          tmp_reg_809         |    9   |
|tx_shift2ipv4Fifo_read_reg_834|   128  |
+------------------------------+--------+
|             Total            |   590  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_192 |  p2  |   3  |  128 |   384  ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   384  || 0.858143||    13   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2812  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   13   |
|  Register |    -   |   590  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   590  |  2825  |
+-----------+--------+--------+--------+
