--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf
Nexys3_Master.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd_uart     |    2.760(R)|      SLOW  |   -0.075(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    2.010(R)|      SLOW  |    0.173(R)|      FAST  |clk_BUFGP         |   0.000|
rx          |    4.726(R)|      SLOW  |   -0.763(R)|      FAST  |clk_BUFGP         |   0.000|
w_data<0>   |    0.384(R)|      SLOW  |    0.688(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<1>   |    0.232(R)|      SLOW  |    0.842(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<2>   |    0.181(R)|      SLOW  |    0.973(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<3>   |    0.155(R)|      SLOW  |    0.920(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<4>   |    0.259(R)|      SLOW  |    0.827(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<5>   |    0.210(R)|      SLOW  |    0.863(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<6>   |    1.065(R)|      SLOW  |    0.402(R)|      SLOW  |clk_BUFGP         |   0.000|
w_data<7>   |    0.742(R)|      SLOW  |    0.978(R)|      SLOW  |clk_BUFGP         |   0.000|
wr_uart     |    2.432(R)|      SLOW  |    0.636(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
r_data<0>   |        10.984(R)|      SLOW  |         4.522(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<1>   |        10.888(R)|      SLOW  |         4.463(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<2>   |        10.584(R)|      SLOW  |         4.473(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<3>   |        10.574(R)|      SLOW  |         4.431(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<4>   |        10.886(R)|      SLOW  |         4.355(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<5>   |        10.908(R)|      SLOW  |         4.352(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<6>   |        10.594(R)|      SLOW  |         4.397(R)|      FAST  |clk_BUFGP         |   0.000|
r_data<7>   |        10.155(R)|      SLOW  |         4.185(R)|      FAST  |clk_BUFGP         |   0.000|
rx_empty    |        10.087(R)|      SLOW  |         4.571(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |        10.233(R)|      SLOW  |         4.706(R)|      FAST  |clk_BUFGP         |   0.000|
tx_full     |         9.474(R)|      SLOW  |         4.160(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.911|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 24 19:50:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



