Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 17 17:16:05 2025
| Host         : TinuPC04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_Unit_timing_summary_routed.rpt -pb PWM_Unit_timing_summary_routed.pb -rpx PWM_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Unit
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.977ns  (logic 3.076ns (61.813%)  route 1.900ns (38.187%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE                         0.000     0.000 r  pwm_signal_reg/C
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_signal_reg/Q
                         net (fo=1, routed)           1.900     2.356    pwm_signal_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.620     4.977 r  pwm_signal_OBUF_inst/O
                         net (fo=0)                   0.000     4.977    pwm_signal
    R18                                                               r  pwm_signal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cycle[0]
                            (input port)
  Destination:            pwm_signal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.892ns  (logic 1.627ns (56.271%)  route 1.265ns (43.729%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  duty_cycle[0] (IN)
                         net (fo=0)                   0.000     0.000    duty_cycle[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  duty_cycle_IBUF[0]_inst/O
                         net (fo=2, routed)           1.265     2.236    duty_cycle_IBUF[0]
    SLICE_X113Y55        LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  pwm_signal_i_9/O
                         net (fo=1, routed)           0.000     2.360    pwm_signal_i_9_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.892 r  pwm_signal_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.892    p_0_in
    SLICE_X113Y55        FDRE                                         r  pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pwm_cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.120ns (40.977%)  route 1.613ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.980    reset_IBUF
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124     2.104 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     2.733    pwm_cnt[7]_i_1_n_0
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[2]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[2]/Q
                         net (fo=8, routed)           0.088     0.229    pwm_cnt_reg[2]
    SLICE_X112Y56        LUT6 (Prop_lut6_I3_O)        0.045     0.274 r  pwm_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    plusOp[5]
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[2]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[2]/Q
                         net (fo=8, routed)           0.173     0.314    pwm_cnt_reg[2]
    SLICE_X112Y56        LUT4 (Prop_lut4_I2_O)        0.045     0.359 r  pwm_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.359    plusOp[3]
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.188ns (52.043%)  route 0.173ns (47.957%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[2]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[2]/Q
                         net (fo=8, routed)           0.173     0.314    pwm_cnt_reg[2]
    SLICE_X112Y56        LUT5 (Prop_lut5_I0_O)        0.047     0.361 r  pwm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.361    plusOp[4]
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[6]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.179     0.320    pwm_cnt_reg[6]
    SLICE_X113Y56        LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  pwm_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.362    plusOp[7]
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[6]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.179     0.320    pwm_cnt_reg[6]
    SLICE_X113Y56        LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  pwm_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    plusOp[6]
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.190ns (50.105%)  route 0.189ns (49.895%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[2]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_cnt_reg[2]/Q
                         net (fo=8, routed)           0.189     0.330    pwm_cnt_reg[2]
    SLICE_X113Y56        LUT3 (Prop_lut3_I2_O)        0.049     0.379 r  pwm_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    plusOp[2]
    SLICE_X113Y56        FDRE                                         r  pwm_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.207ns (49.690%)  route 0.210ns (50.310%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[0]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_cnt_reg[0]/Q
                         net (fo=10, routed)          0.210     0.374    pwm_cnt_reg[0]
    SLICE_X112Y56        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  pwm_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    plusOp[1]
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[0]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  pwm_cnt_reg[0]/Q
                         net (fo=10, routed)          0.210     0.374    pwm_cnt_reg[0]
    SLICE_X112Y56        LUT1 (Prop_lut1_I0_O)        0.045     0.419 r  pwm_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    pwm_cnt[0]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.344ns (65.447%)  route 0.182ns (34.553%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[0]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  pwm_cnt_reg[0]/Q
                         net (fo=10, routed)          0.182     0.346    pwm_cnt_reg[0]
    SLICE_X113Y55        LUT4 (Prop_lut4_I1_O)        0.048     0.394 r  pwm_signal_i_5/O
                         net (fo=1, routed)           0.000     0.394    pwm_signal_i_5_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.526 r  pwm_signal_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.526    p_0_in
    SLICE_X113Y55        FDRE                                         r  pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.209ns (33.839%)  route 0.409ns (66.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  pwm_cnt_reg[5]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_cnt_reg[5]/Q
                         net (fo=5, routed)           0.170     0.334    pwm_cnt_reg[5]
    SLICE_X113Y56        LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  pwm_cnt[7]_i_1/O
                         net (fo=8, routed)           0.238     0.618    pwm_cnt[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  pwm_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------





