---
source_pdf: rp2350-datasheet-1.pdf
repository: llm_database
chapter: Chapter 12. Peripherals
section: 12.12.1. Overview
pages: 1213-1213
type: technical_spec
generated_at: 2026-02-28T17:22:56.644477+00:00
---

# 12.12.1. Overview

Bits
Description
Type
Reset
7:5
L0_NBITS: Number of valid data bits for the lane 0 TMDS encoder, starting
from bit 7 of the rotated data. Field values of 0 → 7 encode counts of 1 → 8
bits.
RW
0x0
4:0
L0_ROT: Right-rotate applied to the current shifter data before the lane 0
TMDS encoder.
RW
0x00
12.11.8. List of FIFO registers
The FIFO registers start at a base address of 0x50600000 (defined as HSTX_FIFO_BASE in the SDK).
Table 1258. List of
HSTX_FIFO registers
Offset
Name
Info
0x0
STAT
FIFO status
0x4
FIFO
Write access to FIFO
HSTX_FIFO: STAT Register
Offset: 0x0
Description
FIFO status
Table 1259. STAT
Register
Bits
Description
Type
Reset
31:11
Reserved.
-
-
10
WOF: FIFO was written when full. Write 1 to clear.
WC
0x0
9
EMPTY
RO
-
8
FULL
RO
-
7:0
LEVEL
RO
0x00
HSTX_FIFO: FIFO Register
Offset: 0x4
Table 1260. FIFO
Register
Bits
Description
Type
Reset
31:0
Write access to FIFO
WF
0x00000000
12.12. TRNG
12.12.1. Overview
RP2350 contains an Arm IP-based True Random Number Generator block. It supports the following features:
• Compliance with FIPS Publication 140-2, BSI AIS-31, and NIST SP 800-90B
• Produces approximately 7.5 kb/s of entropy when the core runs at 150 MHz
On request, the TRNG block generates a block of 192 entropy bits generated by automatically processing a series of
periodic samples from the TRNG block’s internal Ring Oscillator (ROSC).
RP2350 Datasheet
12.12. TRNG
1212

