// Seed: 3054854314
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17
);
  wire id_19;
  assign id_9 = 1 ? id_3 : id_11;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    input  tri   id_2,
    inout  wire  id_3,
    input  logic id_4,
    output uwire id_5
);
  initial id_0 <= id_4;
  module_0(
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
