m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/fpga/workspace/fpga-exps/uart/proj/simulation/modelsim
vuart_sender
!s110 1699934202
!i10b 1
!s100 f@zf[PV@:ije4gAkBIn?92
I8LJ2nT5n6Bz6LfCgcUKP=0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699933801
8C:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v
FC:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1699934202.000000
!s107 C:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/uart/rtl|C:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v|
!i113 1
Z3 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/rtl
Z4 tCvgOpt 0
vuart_sender_tb
!s110 1699934343
!i10b 1
!s100 TcLnAP[=NfRmePO>3GBzE1
IC:zBkc7Nln=GoYUH<_]N<2
R1
R0
w1699934321
8C:/fpga/workspace/fpga-exps/uart/testbench/uart_sender_tb.v
FC:/fpga/workspace/fpga-exps/uart/testbench/uart_sender_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1699934343.000000
!s107 C:/fpga/workspace/fpga-exps/uart/testbench/uart_sender_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench|C:/fpga/workspace/fpga-exps/uart/testbench/uart_sender_tb.v|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench
R4
