
           Lattice Mapping Report File for Design Module 'ex00_top'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial blatt01_impl1.ngd -o blatt01_impl1_map.ncd -pr blatt01_impl1.prf
     -mp blatt01_impl1.mrp -lpf C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheet
     s/blatt01/impl1/blatt01_impl1_synplify.lpf -lpf
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/blatt01.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  05/20/24  13:24:07

Design Summary
--------------

   Number of registers:     24 out of  7485 (0%)
      PFU registers:           24 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        16 out of  3432 (0%)
      SLICEs as Logic/ROM:     16 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         31 out of  6864 (0%)
      Number used as logic LUTs:          5
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 207 (8%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net i_clk_c: 13 loads, 13 rising, 0 falling (Driver: PIO i_clk )
   Number of Clock Enables:  0

                                    Page 1




Design:  ex00_top                                      Date:  05/20/24  13:24:08

Design Summary (cont)
---------------------
   Number of local set/reset loads for net i_reset_n_c merged into GSR:  24
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt[20]: 2 loads
     Net cnt[21]: 2 loads
     Net cnt[22]: 2 loads
     Net cnt[23]: 2 loads
     Net cnt[0]: 1 loads
     Net cnt[1]: 1 loads
     Net cnt_cry[0]: 1 loads
     Net cnt_s[0]: 1 loads
     Net cnt_s[1]: 1 loads
     Net cnt_s[23]: 1 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'i_reset_n_c' to infer global GSR net.
WARNING - map: IO buffer missing for top level port i_sw_n[3:0](0)...logic will
     be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_led_n[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_reset_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_clk               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[7]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  ex00_top                                      Date:  05/20/24  13:24:08

IO (PIO) Attributes (cont)
--------------------------
| o_led_n[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal i_reset_n_c_i was merged into signal i_reset_n_c
Signal GND undriven or does not drive anything - clipped.
Signal cnt_s_0_S1[23] undriven or does not drive anything - clipped.
Signal cnt_s_0_COUT[23] undriven or does not drive anything - clipped.
Signal cnt_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block i_reset_n_pad_RNICGQ was optimized away.
Block GND was optimized away.

     

GSR Usage
---------

GSR Component:
   The local reset signal 'i_reset_n_c' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'i_reset_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 35 MB
        














                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
