tests:
- name: ands_1
  bytes: [0x21, 0x00, 0x02, 0xea]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i64.and v0, v1
      nextln:   write_reg.i64 v2, "x1"
      nextln:   write_reg.bool 0x0, "c"
      nextln:   write_reg.bool 0x0, "v"
      nextln:   v3 = bool.icmp.i64.eq v2, 0x0
      nextln:   write_reg.bool v3, "z"
      nextln:   v4 = i64.signed_from_bits v2
      nextln:   v5 = i64.signed_from_bits 0x0
      nextln:   v6 = bool.icmp.int.lt v4, v5
      nextln:   write_reg.bool v6, "n"
