/*
 * Copyright (c) 2022-2023, Baikal Electronics, JSC. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <common/debug.h>
#include <drivers/delay_timer.h>
#include <lib/mmio.h>

#include "../ddr_main.h"
#include "ddr_phy_misc.h"
#include "ddr_phy_tmp_regs.h"

#define DDRPHY_MAIL_TIMEOUT	50
#define DDRPHY_TRAINING_TIMEOUT	3000000

#define ENABLE_HIGHCLKSKEWFIX	0
#define DDRPHY_MAIL_STRARG_MAX	32

const struct pmu_msg_info pmu_msg_list[] = {
	{ PMU_MSG_EOINIT,	"EOINIT"	},
	{ PMU_MSG_EOTR_WLFINE,	"EOTR_WLFINE"	},
	{ PMU_MSG_EOTR_RDEN,	"EOTR_RDEN"	},
	{ PMU_MSG_EOTR_RDDL,	"EOTR_RDDL"	},
	{ PMU_MSG_EOTR_WRDL,	"EOTR_WRDL"	},
	{ PMU_MSG_EOTR_RDDL_2D,	"EOTR_RDDL_2D"	},
	{ PMU_MSG_EOTR_WRDL_2D,	"EOTR_WRDL_2D"	},
	{ PMU_MSG_EOFRW_PASS,	"EOFRW_PASS"	},
	{ PMU_MSG_SREAM,	"STREAM"	},
	{ PMU_MSG_EOTR_RDLAT,	"EOTR_RDLAT"	},
	{ PMU_MSG_EOTR_RDDQ,	"EOTR_RDDQ"	},
	{ PMU_MSG_RSRV,		"RSRV"		},
	{ PMU_MSG_EOTR_ALLDB,	"EOTR_ALLDB"	},
	{ PMU_MSG_EOTR_CA,	"EOTR_CA"	},
	{ PMU_MSG_EOTR_RDMPR,	"EOTR_RDMPR"	},
	{ PMU_MSG_EOTR_WLCOR,	"EOTR_WLCOR"	},
	{ PMU_MSG_EOFRW_FAIL,	"EOFRW_FAIL"	},
};

static int get_mail_u16(int port, uint16_t *mail, int timeout_us)
{
	uint64_t timeout;

	for (timeout = timeout_init_us(timeout_us);;) {
		if (!(DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctShadowRegs_ADDR)) & csr_UctWriteProtShadow_MASK)) {
			break;
		} else if (timeout_elapsed(timeout)) {
			return 1;
		}
	}

	*mail = DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctWriteOnlyShadow_ADDR));

	DDRPHY_WRITE_REG16(port, (tAPBONLY | csr_DctWriteProt_ADDR), 0);
	for (timeout = timeout_init_us(DDRPHY_MAIL_TIMEOUT);;) {
		if (DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctShadowRegs_ADDR)) & csr_UctWriteProtShadow_MASK) {
			break;
		} else if (timeout_elapsed(timeout)) {
			return 1;
		}
	}
	DDRPHY_WRITE_REG16(port, (tAPBONLY | csr_DctWriteProt_ADDR), 1);
	return 0;
}

static int get_mail_u32(int port, uint32_t *mail, int timeout_us)
{
	uint64_t timeout;

	for (timeout = timeout_init_us(timeout_us);;) {
		if (!(DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctShadowRegs_ADDR)) & csr_UctWriteProtShadow_MASK)) {
			break;
		} else if (timeout_elapsed(timeout)) {
			return 1;
		}
	}

	uint16_t low  = DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctWriteOnlyShadow_ADDR));
	uint16_t high = DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctDatWriteOnlyShadow_ADDR));

	*mail = (high << 16) | low;

	DDRPHY_WRITE_REG16(port, (tAPBONLY | csr_DctWriteProt_ADDR), 0);
	for (timeout = timeout_init_us(DDRPHY_MAIL_TIMEOUT);;) {
		if (DDRPHY_READ_REG16(port, (tAPBONLY | csr_UctShadowRegs_ADDR)) & csr_UctWriteProtShadow_MASK) {
			break;
		} else if (timeout_elapsed(timeout)) {
			return 1;
		}
	}
	DDRPHY_WRITE_REG16(port, (tAPBONLY | csr_DctWriteProt_ADDR), 1);
	return 0;
}

static int get_pmu_streaming_message(int port, uint32_t *str_index, uint32_t *str_arg)
{
	/* get string index */
	if (get_mail_u32(port, str_index, DDRPHY_MAIL_TIMEOUT) != 0) {
		return -1;
	}

	/* read stream arguments */
	int argc = 0;
	int argc_input = *str_index & 0xffff;

	for (int i = 0; i < argc_input; i++) {
		uint32_t arg;

		if (get_mail_u32(port, &arg, DDRPHY_MAIL_TIMEOUT) != 0) {
			break;
		}

		if (argc < DDRPHY_MAIL_STRARG_MAX) {
			str_arg[argc] = arg;
			argc++;
		}
	}
	return argc;
}

void print_pmu_streaming_message(uint32_t str_index, uint32_t *str_arg, int argc)
{
	INFO("pmu: stream id=0x%X ", str_index);
	for (int i = 0; i < argc; i++) {
		printf("0x%X,", str_arg[i]);
	}
	printf("\b\n");
}

void print_pmu_major_message(uint16_t major)
{
	/* seek for message in info table */
	int idx = -1;

	for (int i = 0; i < ARRAY_SIZE(pmu_msg_list); i++) {
		if (pmu_msg_list[i].id == major) {
			idx = i;
			break;
		}
	}
	if (idx >= 0) {
		/* WARNING: avoid any messaging with EOFRW_PASS (RDIMM time critcal section) */
		if (idx != PMU_MSG_EOFRW_PASS) {
			INFO("pmu: ");
			printf("%s\n", pmu_msg_list[idx].info);
		}
	} else {
		INFO("pmu: unknown msg 0x%X\n", major);
	}
}

int phyinit_G_WaitFWDone(int port)
{
	uint16_t major = -1;

	do {
		/* process pmu mailbox */
		if (get_mail_u16(port, &major, DDRPHY_TRAINING_TIMEOUT)) {
			/* can't get new message from pmu */
			ERROR("pmu timeout\n");
			return 1;
		}
		if (major == PMU_MSG_SREAM) {
			/* special steaming message process */
			uint32_t str_index;
			uint32_t str_arg[DDRPHY_MAIL_STRARG_MAX];
			int argc = get_pmu_streaming_message(port, &str_index, str_arg);

			if (argc >= 0) {
				print_pmu_streaming_message(str_index, str_arg, argc);
			} else {
				ERROR("can't get pmu stream\n");
			}
		} else {
			print_pmu_major_message(major);
		}
	} while ((major != PMU_MSG_EOFRW_PASS) && (major != PMU_MSG_EOFRW_FAIL));

	return (major == PMU_MSG_EOFRW_PASS) ? 0 : 1;
}

void phyinit_LoadPieProdCode_udimm(int port)
{
#if (ENABLE_HIGHCLKSKEWFIX > 0)
	DDRPHY_WRITE_REG16(port, 0x90000, 0x10);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90001, 0x400);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90002, 0x10e);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90003, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x90004, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x90005, 0x8);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x90029, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x9002a, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x9002b, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x9002c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9002d, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9002e, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x9002f, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s0 */
	DDRPHY_WRITE_REG16(port, 0x90030, 0x478);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s1 */
	DDRPHY_WRITE_REG16(port, 0x90031, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s2 */
	DDRPHY_WRITE_REG16(port, 0x90032, 0x2);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s0 */
	DDRPHY_WRITE_REG16(port, 0x90033, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s1 */
	DDRPHY_WRITE_REG16(port, 0x90034, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s2 */
	DDRPHY_WRITE_REG16(port, 0x90035, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s0 */
	DDRPHY_WRITE_REG16(port, 0x90036, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s1 */
	DDRPHY_WRITE_REG16(port, 0x90037, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s2 */
	DDRPHY_WRITE_REG16(port, 0x90038, 0x44);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s0 */
	DDRPHY_WRITE_REG16(port, 0x90039, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s1 */
	DDRPHY_WRITE_REG16(port, 0x9003a, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s2 */
	DDRPHY_WRITE_REG16(port, 0x9003b, 0x14f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s0 */
	DDRPHY_WRITE_REG16(port, 0x9003c, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s1 */
	DDRPHY_WRITE_REG16(port, 0x9003d, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s2 */
	DDRPHY_WRITE_REG16(port, 0x9003e, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s0 */
	DDRPHY_WRITE_REG16(port, 0x9003f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s1 */
	DDRPHY_WRITE_REG16(port, 0x90040, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s2 */
	DDRPHY_WRITE_REG16(port, 0x90041, 0x4f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s0 */
	DDRPHY_WRITE_REG16(port, 0x90042, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s1 */
	DDRPHY_WRITE_REG16(port, 0x90043, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s2 */
	DDRPHY_WRITE_REG16(port, 0x90044, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s0 */
	DDRPHY_WRITE_REG16(port, 0x90045, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s1 */
	DDRPHY_WRITE_REG16(port, 0x90046, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s2 */
	DDRPHY_WRITE_REG16(port, 0x90047, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s0 */
	DDRPHY_WRITE_REG16(port, 0x90048, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s1 */
	DDRPHY_WRITE_REG16(port, 0x90049, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s2 */
	DDRPHY_WRITE_REG16(port, 0x9004a, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s0 */
	DDRPHY_WRITE_REG16(port, 0x9004b, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s1 */
	DDRPHY_WRITE_REG16(port, 0x9004c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s2 */
	DDRPHY_WRITE_REG16(port, 0x9004d, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s0 */
	DDRPHY_WRITE_REG16(port, 0x9004e, 0x45a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s1 */
	DDRPHY_WRITE_REG16(port, 0x9004f, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s2 */
	DDRPHY_WRITE_REG16(port, 0x90050, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s0 */
	DDRPHY_WRITE_REG16(port, 0x90051, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s1 */
	DDRPHY_WRITE_REG16(port, 0x90052, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s2 */
	DDRPHY_WRITE_REG16(port, 0x90053, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s0 */
	DDRPHY_WRITE_REG16(port, 0x90054, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s1 */
	DDRPHY_WRITE_REG16(port, 0x90055, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s2 */
	DDRPHY_WRITE_REG16(port, 0x90056, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s0 */
	DDRPHY_WRITE_REG16(port, 0x90057, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s1 */
	DDRPHY_WRITE_REG16(port, 0x90058, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s2 */
	DDRPHY_WRITE_REG16(port, 0x90059, 0x40c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s0 */
	DDRPHY_WRITE_REG16(port, 0x9005a, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s1 */
	DDRPHY_WRITE_REG16(port, 0x9005b, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s2 */
	DDRPHY_WRITE_REG16(port, 0x9005c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s0 */
	DDRPHY_WRITE_REG16(port, 0x9005d, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s1 */
	DDRPHY_WRITE_REG16(port, 0x9005e, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s2 */
	DDRPHY_WRITE_REG16(port, 0x9005f, 0x4040);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s0 */
	DDRPHY_WRITE_REG16(port, 0x90060, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s1 */
	DDRPHY_WRITE_REG16(port, 0x90061, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s2 */
	DDRPHY_WRITE_REG16(port, 0x90062, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s0 */
	DDRPHY_WRITE_REG16(port, 0x90063, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s1 */
	DDRPHY_WRITE_REG16(port, 0x90064, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s2 */
	DDRPHY_WRITE_REG16(port, 0x90065, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s0 */
	DDRPHY_WRITE_REG16(port, 0x90066, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s1 */
	DDRPHY_WRITE_REG16(port, 0x90067, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s2 */
	DDRPHY_WRITE_REG16(port, 0x90068, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s0 */
	DDRPHY_WRITE_REG16(port, 0x90069, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s1 */
	DDRPHY_WRITE_REG16(port, 0x9006a, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s2 */
	DDRPHY_WRITE_REG16(port, 0x9006b, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s0 */
	DDRPHY_WRITE_REG16(port, 0x9006c, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s1 */
	DDRPHY_WRITE_REG16(port, 0x9006d, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s2 */
	DDRPHY_WRITE_REG16(port, 0x9006e, 0x549);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s0 */
	DDRPHY_WRITE_REG16(port, 0x9006f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s1 */
	DDRPHY_WRITE_REG16(port, 0x90070, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s2 */
	DDRPHY_WRITE_REG16(port, 0x90071, 0xd49);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s0 */
	DDRPHY_WRITE_REG16(port, 0x90072, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s1 */
	DDRPHY_WRITE_REG16(port, 0x90073, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s2 */
	DDRPHY_WRITE_REG16(port, 0x90074, 0x94a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s0 */
	DDRPHY_WRITE_REG16(port, 0x90075, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s1 */
	DDRPHY_WRITE_REG16(port, 0x90076, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s2 */
	DDRPHY_WRITE_REG16(port, 0x90077, 0x441);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s0 */
	DDRPHY_WRITE_REG16(port, 0x90078, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s1 */
	DDRPHY_WRITE_REG16(port, 0x90079, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s2 */
	DDRPHY_WRITE_REG16(port, 0x9007a, 0x42);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s0 */
	DDRPHY_WRITE_REG16(port, 0x9007b, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s1 */
	DDRPHY_WRITE_REG16(port, 0x9007c, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s2 */
	DDRPHY_WRITE_REG16(port, 0x9007d, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s0 */
	DDRPHY_WRITE_REG16(port, 0x9007e, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s1 */
	DDRPHY_WRITE_REG16(port, 0x9007f, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s2 */
	DDRPHY_WRITE_REG16(port, 0x90080, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s0 */
	DDRPHY_WRITE_REG16(port, 0x90081, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s1 */
	DDRPHY_WRITE_REG16(port, 0x90082, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s2 */
	DDRPHY_WRITE_REG16(port, 0x90083, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s0 */
	DDRPHY_WRITE_REG16(port, 0x90084, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s1 */
	DDRPHY_WRITE_REG16(port, 0x90085, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s2 */
	DDRPHY_WRITE_REG16(port, 0x90086, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s0 */
	DDRPHY_WRITE_REG16(port, 0x90087, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s1 */
	DDRPHY_WRITE_REG16(port, 0x90088, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s2 */
	DDRPHY_WRITE_REG16(port, 0x90089, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s0 */
	DDRPHY_WRITE_REG16(port, 0x9008a, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s1 */
	DDRPHY_WRITE_REG16(port, 0x9008b, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s2 */
	DDRPHY_WRITE_REG16(port, 0x9008c, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s0 */
	DDRPHY_WRITE_REG16(port, 0x9008d, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s1 */
	DDRPHY_WRITE_REG16(port, 0x9008e, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s2 */
	DDRPHY_WRITE_REG16(port, 0x9008f, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s0 */
	DDRPHY_WRITE_REG16(port, 0x90090, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s1 */
	DDRPHY_WRITE_REG16(port, 0x90091, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s2 */
	DDRPHY_WRITE_REG16(port, 0x90092, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s0 */
	DDRPHY_WRITE_REG16(port, 0x90093, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s1 */
	DDRPHY_WRITE_REG16(port, 0x90094, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s2 */
	DDRPHY_WRITE_REG16(port, 0x90095, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s0 */
	DDRPHY_WRITE_REG16(port, 0x90096, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s1 */
	DDRPHY_WRITE_REG16(port, 0x90097, 0x58);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s2 */
	DDRPHY_WRITE_REG16(port, 0x90098, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s0 */
	DDRPHY_WRITE_REG16(port, 0x90099, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s1 */
	DDRPHY_WRITE_REG16(port, 0x9009a, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s2 */
	DDRPHY_WRITE_REG16(port, 0x9009b, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s0 */
	DDRPHY_WRITE_REG16(port, 0x9009c, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s1 */
	DDRPHY_WRITE_REG16(port, 0x9009d, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s2 */
	DDRPHY_WRITE_REG16(port, 0x9009e, 0x5);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s0 */
	DDRPHY_WRITE_REG16(port, 0x9009f, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s1 */
	DDRPHY_WRITE_REG16(port, 0x900a0, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s2 */
	DDRPHY_WRITE_REG16(port, 0x900a1, 0xe);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s0 */
	DDRPHY_WRITE_REG16(port, 0x900a2, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s1 */
	DDRPHY_WRITE_REG16(port, 0x900a3, 0x189);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s2 */
	DDRPHY_WRITE_REG16(port, 0x900a4, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s0 */
	DDRPHY_WRITE_REG16(port, 0x900a5, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s1 */
	DDRPHY_WRITE_REG16(port, 0x900a6, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s2 */
	DDRPHY_WRITE_REG16(port, 0x900a7, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s0 */
	DDRPHY_WRITE_REG16(port, 0x900a8, 0x8138);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s1 */
	DDRPHY_WRITE_REG16(port, 0x900a9, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s2 */
	DDRPHY_WRITE_REG16(port, 0x900aa, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s0 */
	DDRPHY_WRITE_REG16(port, 0x900ab, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s1 */
	DDRPHY_WRITE_REG16(port, 0x900ac, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s2 */
	DDRPHY_WRITE_REG16(port, 0x900ad, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s0 */
	DDRPHY_WRITE_REG16(port, 0x900ae, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s1 */
	DDRPHY_WRITE_REG16(port, 0x900af, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s2 */
	DDRPHY_WRITE_REG16(port, 0x900b0, 0xf);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s0 */
	DDRPHY_WRITE_REG16(port, 0x900b1, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s1 */
	DDRPHY_WRITE_REG16(port, 0x900b2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s2 */
	DDRPHY_WRITE_REG16(port, 0x900b3, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s0 */
	DDRPHY_WRITE_REG16(port, 0x900b4, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s1 */
	DDRPHY_WRITE_REG16(port, 0x900b5, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s2 */
	DDRPHY_WRITE_REG16(port, 0x900b6, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s0 */
	DDRPHY_WRITE_REG16(port, 0x900b7, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s1 */
	DDRPHY_WRITE_REG16(port, 0x900b8, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s2 */
	DDRPHY_WRITE_REG16(port, 0x900b9, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s0 */
	DDRPHY_WRITE_REG16(port, 0x900ba, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s1 */
	DDRPHY_WRITE_REG16(port, 0x900bb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s2 */
	DDRPHY_WRITE_REG16(port, 0x900bc, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s0 */
	DDRPHY_WRITE_REG16(port, 0x900bd, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s1 */
	DDRPHY_WRITE_REG16(port, 0x900be, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s2 */
	DDRPHY_WRITE_REG16(port, 0x900bf, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s0 */
	DDRPHY_WRITE_REG16(port, 0x900c0, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s1 */
	DDRPHY_WRITE_REG16(port, 0x900c1, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s2 */
	DDRPHY_WRITE_REG16(port, 0x900c2, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s0 */
	DDRPHY_WRITE_REG16(port, 0x900c3, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s1 */
	DDRPHY_WRITE_REG16(port, 0x900c4, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s2 */
	DDRPHY_WRITE_REG16(port, 0x900c5, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s0 */
	DDRPHY_WRITE_REG16(port, 0x900c6, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s1 */
	DDRPHY_WRITE_REG16(port, 0x900c7, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s2 */
	DDRPHY_WRITE_REG16(port, 0x900c8, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s0 */
	DDRPHY_WRITE_REG16(port, 0x900c9, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s1 */
	DDRPHY_WRITE_REG16(port, 0x900ca, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s2 */
	DDRPHY_WRITE_REG16(port, 0x90006, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90007, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90008, 0x8);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90009, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9000a, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9000b, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0xd00e7, 0x400);	/* DWC_DDRPHYA_APBONLY0_SequencerOverride */
	DDRPHY_WRITE_REG16(port, 0x90017, 0x0);		/* DWC_DDRPHYA_INITENG0_StartVector0b0 */
	DDRPHY_WRITE_REG16(port, 0x90026, 0x2c);	/* DWC_DDRPHYA_INITENG0_StartVector0b15 */
#else
	DDRPHY_WRITE_REG16(port, 0x90000, 0x10);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90001, 0x400);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90002, 0x10e);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90003, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x90004, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x90005, 0x8);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x90029, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x9002a, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x9002b, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x9002c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9002d, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9002e, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x9002f, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s0 */
	DDRPHY_WRITE_REG16(port, 0x90030, 0x478);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s1 */
	DDRPHY_WRITE_REG16(port, 0x90031, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s2 */
	DDRPHY_WRITE_REG16(port, 0x90032, 0x2);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s0 */
	DDRPHY_WRITE_REG16(port, 0x90033, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s1 */
	DDRPHY_WRITE_REG16(port, 0x90034, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s2 */
	DDRPHY_WRITE_REG16(port, 0x90035, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s0 */
	DDRPHY_WRITE_REG16(port, 0x90036, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s1 */
	DDRPHY_WRITE_REG16(port, 0x90037, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s2 */
	DDRPHY_WRITE_REG16(port, 0x90038, 0x44);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s0 */
	DDRPHY_WRITE_REG16(port, 0x90039, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s1 */
	DDRPHY_WRITE_REG16(port, 0x9003a, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s2 */
	DDRPHY_WRITE_REG16(port, 0x9003b, 0x14f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s0 */
	DDRPHY_WRITE_REG16(port, 0x9003c, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s1 */
	DDRPHY_WRITE_REG16(port, 0x9003d, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s2 */
	DDRPHY_WRITE_REG16(port, 0x9003e, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s0 */
	DDRPHY_WRITE_REG16(port, 0x9003f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s1 */
	DDRPHY_WRITE_REG16(port, 0x90040, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s2 */
	DDRPHY_WRITE_REG16(port, 0x90041, 0x4f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s0 */
	DDRPHY_WRITE_REG16(port, 0x90042, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s1 */
	DDRPHY_WRITE_REG16(port, 0x90043, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s2 */
	DDRPHY_WRITE_REG16(port, 0x90044, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s0 */
	DDRPHY_WRITE_REG16(port, 0x90045, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s1 */
	DDRPHY_WRITE_REG16(port, 0x90046, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s2 */
	DDRPHY_WRITE_REG16(port, 0x90047, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s0 */
	DDRPHY_WRITE_REG16(port, 0x90048, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s1 */
	DDRPHY_WRITE_REG16(port, 0x90049, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s2 */
	DDRPHY_WRITE_REG16(port, 0x9004a, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s0 */
	DDRPHY_WRITE_REG16(port, 0x9004b, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s1 */
	DDRPHY_WRITE_REG16(port, 0x9004c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s2 */
	DDRPHY_WRITE_REG16(port, 0x9004d, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s0 */
	DDRPHY_WRITE_REG16(port, 0x9004e, 0x45a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s1 */
	DDRPHY_WRITE_REG16(port, 0x9004f, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s2 */
	DDRPHY_WRITE_REG16(port, 0x90050, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s0 */
	DDRPHY_WRITE_REG16(port, 0x90051, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s1 */
	DDRPHY_WRITE_REG16(port, 0x90052, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s2 */
	DDRPHY_WRITE_REG16(port, 0x90053, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s0 */
	DDRPHY_WRITE_REG16(port, 0x90054, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s1 */
	DDRPHY_WRITE_REG16(port, 0x90055, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s2 */
	DDRPHY_WRITE_REG16(port, 0x90056, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s0 */
	DDRPHY_WRITE_REG16(port, 0x90057, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s1 */
	DDRPHY_WRITE_REG16(port, 0x90058, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s2 */
	DDRPHY_WRITE_REG16(port, 0x90059, 0x40c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s0 */
	DDRPHY_WRITE_REG16(port, 0x9005a, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s1 */
	DDRPHY_WRITE_REG16(port, 0x9005b, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s2 */
	DDRPHY_WRITE_REG16(port, 0x9005c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s0 */
	DDRPHY_WRITE_REG16(port, 0x9005d, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s1 */
	DDRPHY_WRITE_REG16(port, 0x9005e, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s2 */
	DDRPHY_WRITE_REG16(port, 0x9005f, 0x4040);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s0 */
	DDRPHY_WRITE_REG16(port, 0x90060, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s1 */
	DDRPHY_WRITE_REG16(port, 0x90061, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s2 */
	DDRPHY_WRITE_REG16(port, 0x90062, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s0 */
	DDRPHY_WRITE_REG16(port, 0x90063, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s1 */
	DDRPHY_WRITE_REG16(port, 0x90064, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s2 */
	DDRPHY_WRITE_REG16(port, 0x90065, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s0 */
	DDRPHY_WRITE_REG16(port, 0x90066, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s1 */
	DDRPHY_WRITE_REG16(port, 0x90067, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s2 */
	DDRPHY_WRITE_REG16(port, 0x90068, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s0 */
	DDRPHY_WRITE_REG16(port, 0x90069, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s1 */
	DDRPHY_WRITE_REG16(port, 0x9006a, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s2 */
	DDRPHY_WRITE_REG16(port, 0x9006b, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s0 */
	DDRPHY_WRITE_REG16(port, 0x9006c, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s1 */
	DDRPHY_WRITE_REG16(port, 0x9006d, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s2 */
	DDRPHY_WRITE_REG16(port, 0x9006e, 0x549);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s0 */
	DDRPHY_WRITE_REG16(port, 0x9006f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s1 */
	DDRPHY_WRITE_REG16(port, 0x90070, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s2 */
	DDRPHY_WRITE_REG16(port, 0x90071, 0xd49);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s0 */
	DDRPHY_WRITE_REG16(port, 0x90072, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s1 */
	DDRPHY_WRITE_REG16(port, 0x90073, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s2 */
	DDRPHY_WRITE_REG16(port, 0x90074, 0x94a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s0 */
	DDRPHY_WRITE_REG16(port, 0x90075, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s1 */
	DDRPHY_WRITE_REG16(port, 0x90076, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s2 */
	DDRPHY_WRITE_REG16(port, 0x90077, 0x441);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s0 */
	DDRPHY_WRITE_REG16(port, 0x90078, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s1 */
	DDRPHY_WRITE_REG16(port, 0x90079, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s2 */
	DDRPHY_WRITE_REG16(port, 0x9007a, 0x42);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s0 */
	DDRPHY_WRITE_REG16(port, 0x9007b, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s1 */
	DDRPHY_WRITE_REG16(port, 0x9007c, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s2 */
	DDRPHY_WRITE_REG16(port, 0x9007d, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s0 */
	DDRPHY_WRITE_REG16(port, 0x9007e, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s1 */
	DDRPHY_WRITE_REG16(port, 0x9007f, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s2 */
	DDRPHY_WRITE_REG16(port, 0x90080, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s0 */
	DDRPHY_WRITE_REG16(port, 0x90081, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s1 */
	DDRPHY_WRITE_REG16(port, 0x90082, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s2 */
	DDRPHY_WRITE_REG16(port, 0x90083, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s0 */
	DDRPHY_WRITE_REG16(port, 0x90084, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s1 */
	DDRPHY_WRITE_REG16(port, 0x90085, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s2 */
	DDRPHY_WRITE_REG16(port, 0x90086, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s0 */
	DDRPHY_WRITE_REG16(port, 0x90087, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s1 */
	DDRPHY_WRITE_REG16(port, 0x90088, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s2 */
	DDRPHY_WRITE_REG16(port, 0x90089, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s0 */
	DDRPHY_WRITE_REG16(port, 0x9008a, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s1 */
	DDRPHY_WRITE_REG16(port, 0x9008b, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s2 */
	DDRPHY_WRITE_REG16(port, 0x9008c, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s0 */
	DDRPHY_WRITE_REG16(port, 0x9008d, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s1 */
	DDRPHY_WRITE_REG16(port, 0x9008e, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s2 */
	DDRPHY_WRITE_REG16(port, 0x9008f, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s0 */
	DDRPHY_WRITE_REG16(port, 0x90090, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s1 */
	DDRPHY_WRITE_REG16(port, 0x90091, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s2 */
	DDRPHY_WRITE_REG16(port, 0x90092, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s0 */
	DDRPHY_WRITE_REG16(port, 0x90093, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s1 */
	DDRPHY_WRITE_REG16(port, 0x90094, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s2 */
	DDRPHY_WRITE_REG16(port, 0x90095, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s0 */
	DDRPHY_WRITE_REG16(port, 0x90096, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s1 */
	DDRPHY_WRITE_REG16(port, 0x90097, 0x58);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s2 */
	DDRPHY_WRITE_REG16(port, 0x90098, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s0 */
	DDRPHY_WRITE_REG16(port, 0x90099, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s1 */
	DDRPHY_WRITE_REG16(port, 0x9009a, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s2 */
	DDRPHY_WRITE_REG16(port, 0x9009b, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s0 */
	DDRPHY_WRITE_REG16(port, 0x9009c, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s1 */
	DDRPHY_WRITE_REG16(port, 0x9009d, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s2 */
	DDRPHY_WRITE_REG16(port, 0x9009e, 0x5);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s0 */
	DDRPHY_WRITE_REG16(port, 0x9009f, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s1 */
	DDRPHY_WRITE_REG16(port, 0x900a0, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s2 */
	DDRPHY_WRITE_REG16(port, 0x900a1, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s0 */
	DDRPHY_WRITE_REG16(port, 0x900a2, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s1 */
	DDRPHY_WRITE_REG16(port, 0x900a3, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s2 */
	DDRPHY_WRITE_REG16(port, 0x900a4, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s0 */
	DDRPHY_WRITE_REG16(port, 0x900a5, 0x8138);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s1 */
	DDRPHY_WRITE_REG16(port, 0x900a6, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s2 */
	DDRPHY_WRITE_REG16(port, 0x900a7, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s0 */
	DDRPHY_WRITE_REG16(port, 0x900a8, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s1 */
	DDRPHY_WRITE_REG16(port, 0x900a9, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s2 */
	DDRPHY_WRITE_REG16(port, 0x900aa, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s0 */
	DDRPHY_WRITE_REG16(port, 0x900ab, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s1 */
	DDRPHY_WRITE_REG16(port, 0x900ac, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s2 */
	DDRPHY_WRITE_REG16(port, 0x900ad, 0xf);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s0 */
	DDRPHY_WRITE_REG16(port, 0x900ae, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s1 */
	DDRPHY_WRITE_REG16(port, 0x900af, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s2 */
	DDRPHY_WRITE_REG16(port, 0x900b0, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s0 */
	DDRPHY_WRITE_REG16(port, 0x900b1, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s1 */
	DDRPHY_WRITE_REG16(port, 0x900b2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s2 */
	DDRPHY_WRITE_REG16(port, 0x900b3, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s0 */
	DDRPHY_WRITE_REG16(port, 0x900b4, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s1 */
	DDRPHY_WRITE_REG16(port, 0x900b5, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s2 */
	DDRPHY_WRITE_REG16(port, 0x900b6, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s0 */
	DDRPHY_WRITE_REG16(port, 0x900b7, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s1 */
	DDRPHY_WRITE_REG16(port, 0x900b8, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s2 */
	DDRPHY_WRITE_REG16(port, 0x900b9, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s0 */
	DDRPHY_WRITE_REG16(port, 0x900ba, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s1 */
	DDRPHY_WRITE_REG16(port, 0x900bb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s2 */
	DDRPHY_WRITE_REG16(port, 0x900bc, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s0 */
	DDRPHY_WRITE_REG16(port, 0x900bd, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s1 */
	DDRPHY_WRITE_REG16(port, 0x900be, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s2 */
	DDRPHY_WRITE_REG16(port, 0x900bf, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s0 */
	DDRPHY_WRITE_REG16(port, 0x900c0, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s1 */
	DDRPHY_WRITE_REG16(port, 0x900c1, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s2 */
	DDRPHY_WRITE_REG16(port, 0x900c2, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s0 */
	DDRPHY_WRITE_REG16(port, 0x900c3, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s1 */
	DDRPHY_WRITE_REG16(port, 0x900c4, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s2 */
	DDRPHY_WRITE_REG16(port, 0x900c5, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s0 */
	DDRPHY_WRITE_REG16(port, 0x900c6, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s1 */
	DDRPHY_WRITE_REG16(port, 0x900c7, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s2 */
	DDRPHY_WRITE_REG16(port, 0x90006, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90007, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90008, 0x8);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90009, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9000a, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9000b, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0xd00e7, 0x400);	/* DWC_DDRPHYA_APBONLY0_SequencerOverride */
	DDRPHY_WRITE_REG16(port, 0x90017, 0x0);		/* DWC_DDRPHYA_INITENG0_StartVector0b0 */
	DDRPHY_WRITE_REG16(port, 0x90026, 0x2b);	/* DWC_DDRPHYA_INITENG0_StartVector0b15 */
#endif
}

void phyinit_LoadPieProdCode_rdimm(int port)
{
#if (ENABLE_HIGHCLKSKEWFIX > 0)
	DDRPHY_WRITE_REG16(port, 0x90000, 0x10);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90001, 0x400);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90002, 0x10e);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90003, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x90004, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x90005, 0x8);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x40000, 0x10);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x0 */
	DDRPHY_WRITE_REG16(port, 0x40020, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq1x0 */
	DDRPHY_WRITE_REG16(port, 0x40040, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x0 */
	DDRPHY_WRITE_REG16(port, 0x40060, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq3x0 */
	DDRPHY_WRITE_REG16(port, 0x40001, 0x70a);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x1 */
	DDRPHY_WRITE_REG16(port, 0x40021, 0x7005);	/* DWC_DDRPHYA_ACSM0_AcsmSeq1x1 */
	DDRPHY_WRITE_REG16(port, 0x40041, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x1 */
	DDRPHY_WRITE_REG16(port, 0x40061, 0x2001);	/* DWC_DDRPHYA_ACSM0_AcsmSeq3x1 */
	DDRPHY_WRITE_REG16(port, 0x40002, 0x4010);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x2 */
	DDRPHY_WRITE_REG16(port, 0x40022, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq1x2 */
	DDRPHY_WRITE_REG16(port, 0x40042, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x2 */
	DDRPHY_WRITE_REG16(port, 0x40062, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq3x2 */
	DDRPHY_WRITE_REG16(port, 0x90029, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x9002a, 0x400);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x9002b, 0x16e);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x9002c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9002d, 0x370);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9002e, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x9002f, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s0 */
	DDRPHY_WRITE_REG16(port, 0x90030, 0x7aa);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s1 */
	DDRPHY_WRITE_REG16(port, 0x90031, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s2 */
	DDRPHY_WRITE_REG16(port, 0x90032, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s0 */
	DDRPHY_WRITE_REG16(port, 0x90033, 0x7b2);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s1 */
	DDRPHY_WRITE_REG16(port, 0x90034, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s2 */
	DDRPHY_WRITE_REG16(port, 0x90035, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s0 */
	DDRPHY_WRITE_REG16(port, 0x90036, 0x48a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s1 */
	DDRPHY_WRITE_REG16(port, 0x90037, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s2 */
	DDRPHY_WRITE_REG16(port, 0x90038, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s0 */
	DDRPHY_WRITE_REG16(port, 0x90039, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s1 */
	DDRPHY_WRITE_REG16(port, 0x9003a, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s2 */
	DDRPHY_WRITE_REG16(port, 0x9003b, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s0 */
	DDRPHY_WRITE_REG16(port, 0x9003c, 0x790);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s1 */
	DDRPHY_WRITE_REG16(port, 0x9003d, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s2 */
	DDRPHY_WRITE_REG16(port, 0x9003e, 0xc);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s0 */
	DDRPHY_WRITE_REG16(port, 0x9003f, 0x408);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s1 */
	DDRPHY_WRITE_REG16(port, 0x90040, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s2 */
	DDRPHY_WRITE_REG16(port, 0x90041, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s0 */
	DDRPHY_WRITE_REG16(port, 0x90042, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s1 */
	DDRPHY_WRITE_REG16(port, 0x90043, 0x68);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s2 */
	DDRPHY_WRITE_REG16(port, 0x90044, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s0 */
	DDRPHY_WRITE_REG16(port, 0x90045, 0x408);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s1 */
	DDRPHY_WRITE_REG16(port, 0x90046, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s2 */
	DDRPHY_WRITE_REG16(port, 0x90047, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s0 */
	DDRPHY_WRITE_REG16(port, 0x90048, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s1 */
	DDRPHY_WRITE_REG16(port, 0x90049, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s2 */
	DDRPHY_WRITE_REG16(port, 0x9004a, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s0 */
	DDRPHY_WRITE_REG16(port, 0x9004b, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s1 */
	DDRPHY_WRITE_REG16(port, 0x9004c, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s2 */
	DDRPHY_WRITE_REG16(port, 0x9004d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s0 */
	DDRPHY_WRITE_REG16(port, 0x9004e, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s1 */
	DDRPHY_WRITE_REG16(port, 0x9004f, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s2 */
	DDRPHY_WRITE_REG16(port, 0x90050, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s0 */
	DDRPHY_WRITE_REG16(port, 0x90051, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s1 */
	DDRPHY_WRITE_REG16(port, 0x90052, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s2 */
	DDRPHY_WRITE_REG16(port, 0x90053, 0x2);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s0 */
	DDRPHY_WRITE_REG16(port, 0x90054, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s1 */
	DDRPHY_WRITE_REG16(port, 0x90055, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s2 */
	DDRPHY_WRITE_REG16(port, 0x90056, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s0 */
	DDRPHY_WRITE_REG16(port, 0x90057, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s1 */
	DDRPHY_WRITE_REG16(port, 0x90058, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s2 */
	DDRPHY_WRITE_REG16(port, 0x90059, 0x44);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s0 */
	DDRPHY_WRITE_REG16(port, 0x9005a, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s1 */
	DDRPHY_WRITE_REG16(port, 0x9005b, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s2 */
	DDRPHY_WRITE_REG16(port, 0x9005c, 0x14f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s0 */
	DDRPHY_WRITE_REG16(port, 0x9005d, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s1 */
	DDRPHY_WRITE_REG16(port, 0x9005e, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s2 */
	DDRPHY_WRITE_REG16(port, 0x9005f, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s0 */
	DDRPHY_WRITE_REG16(port, 0x90060, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s1 */
	DDRPHY_WRITE_REG16(port, 0x90061, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s2 */
	DDRPHY_WRITE_REG16(port, 0x90062, 0x4f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s0 */
	DDRPHY_WRITE_REG16(port, 0x90063, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s1 */
	DDRPHY_WRITE_REG16(port, 0x90064, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s2 */
	DDRPHY_WRITE_REG16(port, 0x90065, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s0 */
	DDRPHY_WRITE_REG16(port, 0x90066, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s1 */
	DDRPHY_WRITE_REG16(port, 0x90067, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s2 */
	DDRPHY_WRITE_REG16(port, 0x90068, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s0 */
	DDRPHY_WRITE_REG16(port, 0x90069, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s1 */
	DDRPHY_WRITE_REG16(port, 0x9006a, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s2 */
	DDRPHY_WRITE_REG16(port, 0x9006b, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s0 */
	DDRPHY_WRITE_REG16(port, 0x9006c, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s1 */
	DDRPHY_WRITE_REG16(port, 0x9006d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s2 */
	DDRPHY_WRITE_REG16(port, 0x9006e, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s0 */
	DDRPHY_WRITE_REG16(port, 0x9006f, 0x45a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s1 */
	DDRPHY_WRITE_REG16(port, 0x90070, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s2 */
	DDRPHY_WRITE_REG16(port, 0x90071, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s0 */
	DDRPHY_WRITE_REG16(port, 0x90072, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s1 */
	DDRPHY_WRITE_REG16(port, 0x90073, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s2 */
	DDRPHY_WRITE_REG16(port, 0x90074, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s0 */
	DDRPHY_WRITE_REG16(port, 0x90075, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s1 */
	DDRPHY_WRITE_REG16(port, 0x90076, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s2 */
	DDRPHY_WRITE_REG16(port, 0x90077, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s0 */
	DDRPHY_WRITE_REG16(port, 0x90078, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s1 */
	DDRPHY_WRITE_REG16(port, 0x90079, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s2 */
	DDRPHY_WRITE_REG16(port, 0x9007a, 0x40c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s0 */
	DDRPHY_WRITE_REG16(port, 0x9007b, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s1 */
	DDRPHY_WRITE_REG16(port, 0x9007c, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s2 */
	DDRPHY_WRITE_REG16(port, 0x9007d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s0 */
	DDRPHY_WRITE_REG16(port, 0x9007e, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s1 */
	DDRPHY_WRITE_REG16(port, 0x9007f, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s2 */
	DDRPHY_WRITE_REG16(port, 0x90080, 0x4040);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s0 */
	DDRPHY_WRITE_REG16(port, 0x90081, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s1 */
	DDRPHY_WRITE_REG16(port, 0x90082, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s2 */
	DDRPHY_WRITE_REG16(port, 0x90083, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s0 */
	DDRPHY_WRITE_REG16(port, 0x90084, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s1 */
	DDRPHY_WRITE_REG16(port, 0x90085, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s2 */
	DDRPHY_WRITE_REG16(port, 0x90086, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s0 */
	DDRPHY_WRITE_REG16(port, 0x90087, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s1 */
	DDRPHY_WRITE_REG16(port, 0x90088, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s2 */
	DDRPHY_WRITE_REG16(port, 0x90089, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s0 */
	DDRPHY_WRITE_REG16(port, 0x9008a, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s1 */
	DDRPHY_WRITE_REG16(port, 0x9008b, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s2 */
	DDRPHY_WRITE_REG16(port, 0x9008c, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s0 */
	DDRPHY_WRITE_REG16(port, 0x9008d, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s1 */
	DDRPHY_WRITE_REG16(port, 0x9008e, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s2 */
	DDRPHY_WRITE_REG16(port, 0x9008f, 0x549);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s0 */
	DDRPHY_WRITE_REG16(port, 0x90090, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s1 */
	DDRPHY_WRITE_REG16(port, 0x90091, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s2 */
	DDRPHY_WRITE_REG16(port, 0x90092, 0xd49);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s0 */
	DDRPHY_WRITE_REG16(port, 0x90093, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s1 */
	DDRPHY_WRITE_REG16(port, 0x90094, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s2 */
	DDRPHY_WRITE_REG16(port, 0x90095, 0x94a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s0 */
	DDRPHY_WRITE_REG16(port, 0x90096, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s1 */
	DDRPHY_WRITE_REG16(port, 0x90097, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s2 */
	DDRPHY_WRITE_REG16(port, 0x90098, 0x441);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s0 */
	DDRPHY_WRITE_REG16(port, 0x90099, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s1 */
	DDRPHY_WRITE_REG16(port, 0x9009a, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s2 */
	DDRPHY_WRITE_REG16(port, 0x9009b, 0x42);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s0 */
	DDRPHY_WRITE_REG16(port, 0x9009c, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s1 */
	DDRPHY_WRITE_REG16(port, 0x9009d, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s2 */
	DDRPHY_WRITE_REG16(port, 0x9009e, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s0 */
	DDRPHY_WRITE_REG16(port, 0x9009f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s1 */
	DDRPHY_WRITE_REG16(port, 0x900a0, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s2 */
	DDRPHY_WRITE_REG16(port, 0x900a1, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s0 */
	DDRPHY_WRITE_REG16(port, 0x900a2, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s1 */
	DDRPHY_WRITE_REG16(port, 0x900a3, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s2 */
	DDRPHY_WRITE_REG16(port, 0x900a4, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s0 */
	DDRPHY_WRITE_REG16(port, 0x900a5, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s1 */
	DDRPHY_WRITE_REG16(port, 0x900a6, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s2 */
	DDRPHY_WRITE_REG16(port, 0x900a7, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s0 */
	DDRPHY_WRITE_REG16(port, 0x900a8, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s1 */
	DDRPHY_WRITE_REG16(port, 0x900a9, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s2 */
	DDRPHY_WRITE_REG16(port, 0x900aa, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s0 */
	DDRPHY_WRITE_REG16(port, 0x900ab, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s1 */
	DDRPHY_WRITE_REG16(port, 0x900ac, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s2 */
	DDRPHY_WRITE_REG16(port, 0x900ad, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s0 */
	DDRPHY_WRITE_REG16(port, 0x900ae, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s1 */
	DDRPHY_WRITE_REG16(port, 0x900af, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s2 */
	DDRPHY_WRITE_REG16(port, 0x900b0, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s0 */
	DDRPHY_WRITE_REG16(port, 0x900b1, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s1 */
	DDRPHY_WRITE_REG16(port, 0x900b2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s2 */
	DDRPHY_WRITE_REG16(port, 0x900b3, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s0 */
	DDRPHY_WRITE_REG16(port, 0x900b4, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s1 */
	DDRPHY_WRITE_REG16(port, 0x900b5, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s2 */
	DDRPHY_WRITE_REG16(port, 0x900b6, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s0 */
	DDRPHY_WRITE_REG16(port, 0x900b7, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s1 */
	DDRPHY_WRITE_REG16(port, 0x900b8, 0x58);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s2 */
	DDRPHY_WRITE_REG16(port, 0x900b9, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s0 */
	DDRPHY_WRITE_REG16(port, 0x900ba, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s1 */
	DDRPHY_WRITE_REG16(port, 0x900bb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s2 */
	DDRPHY_WRITE_REG16(port, 0x900bc, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s0 */
	DDRPHY_WRITE_REG16(port, 0x900bd, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s1 */
	DDRPHY_WRITE_REG16(port, 0x900be, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s2 */
	DDRPHY_WRITE_REG16(port, 0x900bf, 0x5);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s0 */
	DDRPHY_WRITE_REG16(port, 0x900c0, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s1 */
	DDRPHY_WRITE_REG16(port, 0x900c1, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s2 */
	DDRPHY_WRITE_REG16(port, 0x900c2, 0xe);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s0 */
	DDRPHY_WRITE_REG16(port, 0x900c3, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s1 */
	DDRPHY_WRITE_REG16(port, 0x900c4, 0x189);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s2 */
	DDRPHY_WRITE_REG16(port, 0x900c5, 0x3);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s0 */
	DDRPHY_WRITE_REG16(port, 0x900c6, 0x370);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s1 */
	DDRPHY_WRITE_REG16(port, 0x900c7, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s2 */
	DDRPHY_WRITE_REG16(port, 0x900c8, 0x3);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s0 */
	DDRPHY_WRITE_REG16(port, 0x900c9, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s1 */
	DDRPHY_WRITE_REG16(port, 0x900ca, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s2 */
	DDRPHY_WRITE_REG16(port, 0x900cb, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s0 */
	DDRPHY_WRITE_REG16(port, 0x900cc, 0x400);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s1 */
	DDRPHY_WRITE_REG16(port, 0x900cd, 0x16e);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s2 */
	DDRPHY_WRITE_REG16(port, 0x900ce, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s0 */
	DDRPHY_WRITE_REG16(port, 0x900cf, 0x478);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s1 */
	DDRPHY_WRITE_REG16(port, 0x900d0, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s2 */
	DDRPHY_WRITE_REG16(port, 0x900d1, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s0 */
	DDRPHY_WRITE_REG16(port, 0x900d2, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s1 */
	DDRPHY_WRITE_REG16(port, 0x900d3, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s2 */
	DDRPHY_WRITE_REG16(port, 0x900d4, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s0 */
	DDRPHY_WRITE_REG16(port, 0x900d5, 0x8138);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s1 */
	DDRPHY_WRITE_REG16(port, 0x900d6, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s2 */
	DDRPHY_WRITE_REG16(port, 0x900d7, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s0 */
	DDRPHY_WRITE_REG16(port, 0x900d8, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s1 */
	DDRPHY_WRITE_REG16(port, 0x900d9, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s2 */
	DDRPHY_WRITE_REG16(port, 0x900da, 0x7a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s0 */
	DDRPHY_WRITE_REG16(port, 0x900db, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s1 */
	DDRPHY_WRITE_REG16(port, 0x900dc, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s2 */
	DDRPHY_WRITE_REG16(port, 0x900dd, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s0 */
	DDRPHY_WRITE_REG16(port, 0x900de, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s1 */
	DDRPHY_WRITE_REG16(port, 0x900df, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s2 */
	DDRPHY_WRITE_REG16(port, 0x900e0, 0xf);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s0 */
	DDRPHY_WRITE_REG16(port, 0x900e1, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s1 */
	DDRPHY_WRITE_REG16(port, 0x900e2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s2 */
	DDRPHY_WRITE_REG16(port, 0x900e3, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s0 */
	DDRPHY_WRITE_REG16(port, 0x900e4, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s1 */
	DDRPHY_WRITE_REG16(port, 0x900e5, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s2 */
	DDRPHY_WRITE_REG16(port, 0x900e6, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s0 */
	DDRPHY_WRITE_REG16(port, 0x900e7, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s1 */
	DDRPHY_WRITE_REG16(port, 0x900e8, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s2 */
	DDRPHY_WRITE_REG16(port, 0x900e9, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s0 */
	DDRPHY_WRITE_REG16(port, 0x900ea, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s1 */
	DDRPHY_WRITE_REG16(port, 0x900eb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s2 */
	DDRPHY_WRITE_REG16(port, 0x900ec, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s0 */
	DDRPHY_WRITE_REG16(port, 0x900ed, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s1 */
	DDRPHY_WRITE_REG16(port, 0x900ee, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s2 */
	DDRPHY_WRITE_REG16(port, 0x900ef, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s0 */
	DDRPHY_WRITE_REG16(port, 0x900f0, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s1 */
	DDRPHY_WRITE_REG16(port, 0x900f1, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s2 */
	DDRPHY_WRITE_REG16(port, 0x900f2, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s0 */
	DDRPHY_WRITE_REG16(port, 0x900f3, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s1 */
	DDRPHY_WRITE_REG16(port, 0x900f4, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s2 */
	DDRPHY_WRITE_REG16(port, 0x900f5, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s0 */
	DDRPHY_WRITE_REG16(port, 0x900f6, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s1 */
	DDRPHY_WRITE_REG16(port, 0x900f7, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s2 */
	DDRPHY_WRITE_REG16(port, 0x900f8, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s0 */
	DDRPHY_WRITE_REG16(port, 0x900f9, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s1 */
	DDRPHY_WRITE_REG16(port, 0x900fa, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s2 */
	DDRPHY_WRITE_REG16(port, 0x900fb, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b70s0 */
	DDRPHY_WRITE_REG16(port, 0x900fc, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b70s1 */
	DDRPHY_WRITE_REG16(port, 0x900fd, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b70s2 */
	DDRPHY_WRITE_REG16(port, 0x90006, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90007, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90008, 0x8);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90009, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9000a, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9000b, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0xd00e7, 0x400);	/* DWC_DDRPHYA_APBONLY0_SequencerOverride */
	DDRPHY_WRITE_REG16(port, 0x90017, 0x0);		/* DWC_DDRPHYA_INITENG0_StartVector0b0 */
	DDRPHY_WRITE_REG16(port, 0x90026, 0x3b);	/* DWC_DDRPHYA_INITENG0_StartVector0b15 */
#else
	DDRPHY_WRITE_REG16(port, 0x90000, 0x10);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90001, 0x400);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90002, 0x10e);	/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90003, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x90004, 0x0);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x90005, 0x8);		/* DWC_DDRPHYA_INITENG0_PreSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x40000, 0x10);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x0 */
	DDRPHY_WRITE_REG16(port, 0x40020, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq1x0 */
	DDRPHY_WRITE_REG16(port, 0x40040, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x0 */
	DDRPHY_WRITE_REG16(port, 0x40060, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq3x0 */
	DDRPHY_WRITE_REG16(port, 0x40001, 0x70a);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x1 */
	DDRPHY_WRITE_REG16(port, 0x40021, 0x7005);	/* DWC_DDRPHYA_ACSM0_AcsmSeq1x1 */
	DDRPHY_WRITE_REG16(port, 0x40041, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x1 */
	DDRPHY_WRITE_REG16(port, 0x40061, 0x2001);	/* DWC_DDRPHYA_ACSM0_AcsmSeq3x1 */
	DDRPHY_WRITE_REG16(port, 0x40002, 0x4010);	/* DWC_DDRPHYA_ACSM0_AcsmSeq0x2 */
	DDRPHY_WRITE_REG16(port, 0x40022, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq1x2 */
	DDRPHY_WRITE_REG16(port, 0x40042, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq2x2 */
	DDRPHY_WRITE_REG16(port, 0x40062, 0x0);		/* DWC_DDRPHYA_ACSM0_AcsmSeq3x2 */
	DDRPHY_WRITE_REG16(port, 0x90029, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x9002a, 0x400);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x9002b, 0x16e);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x9002c, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9002d, 0x370);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9002e, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0x9002f, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s0 */
	DDRPHY_WRITE_REG16(port, 0x90030, 0x7aa);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s1 */
	DDRPHY_WRITE_REG16(port, 0x90031, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b2s2 */
	DDRPHY_WRITE_REG16(port, 0x90032, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s0 */
	DDRPHY_WRITE_REG16(port, 0x90033, 0x7b2);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s1 */
	DDRPHY_WRITE_REG16(port, 0x90034, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b3s2 */
	DDRPHY_WRITE_REG16(port, 0x90035, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s0 */
	DDRPHY_WRITE_REG16(port, 0x90036, 0x48a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s1 */
	DDRPHY_WRITE_REG16(port, 0x90037, 0x6a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b4s2 */
	DDRPHY_WRITE_REG16(port, 0x90038, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s0 */
	DDRPHY_WRITE_REG16(port, 0x90039, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s1 */
	DDRPHY_WRITE_REG16(port, 0x9003a, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b5s2 */
	DDRPHY_WRITE_REG16(port, 0x9003b, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s0 */
	DDRPHY_WRITE_REG16(port, 0x9003c, 0x790);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s1 */
	DDRPHY_WRITE_REG16(port, 0x9003d, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b6s2 */
	DDRPHY_WRITE_REG16(port, 0x9003e, 0xc);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s0 */
	DDRPHY_WRITE_REG16(port, 0x9003f, 0x408);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s1 */
	DDRPHY_WRITE_REG16(port, 0x90040, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b7s2 */
	DDRPHY_WRITE_REG16(port, 0x90041, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s0 */
	DDRPHY_WRITE_REG16(port, 0x90042, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s1 */
	DDRPHY_WRITE_REG16(port, 0x90043, 0x68);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b8s2 */
	DDRPHY_WRITE_REG16(port, 0x90044, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s0 */
	DDRPHY_WRITE_REG16(port, 0x90045, 0x408);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s1 */
	DDRPHY_WRITE_REG16(port, 0x90046, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b9s2 */
	DDRPHY_WRITE_REG16(port, 0x90047, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s0 */
	DDRPHY_WRITE_REG16(port, 0x90048, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s1 */
	DDRPHY_WRITE_REG16(port, 0x90049, 0x16a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b10s2 */
	DDRPHY_WRITE_REG16(port, 0x9004a, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s0 */
	DDRPHY_WRITE_REG16(port, 0x9004b, 0x480);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s1 */
	DDRPHY_WRITE_REG16(port, 0x9004c, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b11s2 */
	DDRPHY_WRITE_REG16(port, 0x9004d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s0 */
	DDRPHY_WRITE_REG16(port, 0x9004e, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s1 */
	DDRPHY_WRITE_REG16(port, 0x9004f, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b12s2 */
	DDRPHY_WRITE_REG16(port, 0x90050, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s0 */
	DDRPHY_WRITE_REG16(port, 0x90051, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s1 */
	DDRPHY_WRITE_REG16(port, 0x90052, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b13s2 */
	DDRPHY_WRITE_REG16(port, 0x90053, 0x2);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s0 */
	DDRPHY_WRITE_REG16(port, 0x90054, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s1 */
	DDRPHY_WRITE_REG16(port, 0x90055, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b14s2 */
	DDRPHY_WRITE_REG16(port, 0x90056, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s0 */
	DDRPHY_WRITE_REG16(port, 0x90057, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s1 */
	DDRPHY_WRITE_REG16(port, 0x90058, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b15s2 */
	DDRPHY_WRITE_REG16(port, 0x90059, 0x44);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s0 */
	DDRPHY_WRITE_REG16(port, 0x9005a, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s1 */
	DDRPHY_WRITE_REG16(port, 0x9005b, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b16s2 */
	DDRPHY_WRITE_REG16(port, 0x9005c, 0x14f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s0 */
	DDRPHY_WRITE_REG16(port, 0x9005d, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s1 */
	DDRPHY_WRITE_REG16(port, 0x9005e, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b17s2 */
	DDRPHY_WRITE_REG16(port, 0x9005f, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s0 */
	DDRPHY_WRITE_REG16(port, 0x90060, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s1 */
	DDRPHY_WRITE_REG16(port, 0x90061, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b18s2 */
	DDRPHY_WRITE_REG16(port, 0x90062, 0x4f);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s0 */
	DDRPHY_WRITE_REG16(port, 0x90063, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s1 */
	DDRPHY_WRITE_REG16(port, 0x90064, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b19s2 */
	DDRPHY_WRITE_REG16(port, 0x90065, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s0 */
	DDRPHY_WRITE_REG16(port, 0x90066, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s1 */
	DDRPHY_WRITE_REG16(port, 0x90067, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b20s2 */
	DDRPHY_WRITE_REG16(port, 0x90068, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s0 */
	DDRPHY_WRITE_REG16(port, 0x90069, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s1 */
	DDRPHY_WRITE_REG16(port, 0x9006a, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b21s2 */
	DDRPHY_WRITE_REG16(port, 0x9006b, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s0 */
	DDRPHY_WRITE_REG16(port, 0x9006c, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s1 */
	DDRPHY_WRITE_REG16(port, 0x9006d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b22s2 */
	DDRPHY_WRITE_REG16(port, 0x9006e, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s0 */
	DDRPHY_WRITE_REG16(port, 0x9006f, 0x45a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s1 */
	DDRPHY_WRITE_REG16(port, 0x90070, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b23s2 */
	DDRPHY_WRITE_REG16(port, 0x90071, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s0 */
	DDRPHY_WRITE_REG16(port, 0x90072, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s1 */
	DDRPHY_WRITE_REG16(port, 0x90073, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b24s2 */
	DDRPHY_WRITE_REG16(port, 0x90074, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s0 */
	DDRPHY_WRITE_REG16(port, 0x90075, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s1 */
	DDRPHY_WRITE_REG16(port, 0x90076, 0x179);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b25s2 */
	DDRPHY_WRITE_REG16(port, 0x90077, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s0 */
	DDRPHY_WRITE_REG16(port, 0x90078, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s1 */
	DDRPHY_WRITE_REG16(port, 0x90079, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b26s2 */
	DDRPHY_WRITE_REG16(port, 0x9007a, 0x40c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s0 */
	DDRPHY_WRITE_REG16(port, 0x9007b, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s1 */
	DDRPHY_WRITE_REG16(port, 0x9007c, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b27s2 */
	DDRPHY_WRITE_REG16(port, 0x9007d, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s0 */
	DDRPHY_WRITE_REG16(port, 0x9007e, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s1 */
	DDRPHY_WRITE_REG16(port, 0x9007f, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b28s2 */
	DDRPHY_WRITE_REG16(port, 0x90080, 0x4040);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s0 */
	DDRPHY_WRITE_REG16(port, 0x90081, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s1 */
	DDRPHY_WRITE_REG16(port, 0x90082, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b29s2 */
	DDRPHY_WRITE_REG16(port, 0x90083, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s0 */
	DDRPHY_WRITE_REG16(port, 0x90084, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s1 */
	DDRPHY_WRITE_REG16(port, 0x90085, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b30s2 */
	DDRPHY_WRITE_REG16(port, 0x90086, 0x40);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s0 */
	DDRPHY_WRITE_REG16(port, 0x90087, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s1 */
	DDRPHY_WRITE_REG16(port, 0x90088, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b31s2 */
	DDRPHY_WRITE_REG16(port, 0x90089, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s0 */
	DDRPHY_WRITE_REG16(port, 0x9008a, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s1 */
	DDRPHY_WRITE_REG16(port, 0x9008b, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b32s2 */
	DDRPHY_WRITE_REG16(port, 0x9008c, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s0 */
	DDRPHY_WRITE_REG16(port, 0x9008d, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s1 */
	DDRPHY_WRITE_REG16(port, 0x9008e, 0x78);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b33s2 */
	DDRPHY_WRITE_REG16(port, 0x9008f, 0x549);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s0 */
	DDRPHY_WRITE_REG16(port, 0x90090, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s1 */
	DDRPHY_WRITE_REG16(port, 0x90091, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b34s2 */
	DDRPHY_WRITE_REG16(port, 0x90092, 0xd49);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s0 */
	DDRPHY_WRITE_REG16(port, 0x90093, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s1 */
	DDRPHY_WRITE_REG16(port, 0x90094, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b35s2 */
	DDRPHY_WRITE_REG16(port, 0x90095, 0x94a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s0 */
	DDRPHY_WRITE_REG16(port, 0x90096, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s1 */
	DDRPHY_WRITE_REG16(port, 0x90097, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b36s2 */
	DDRPHY_WRITE_REG16(port, 0x90098, 0x441);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s0 */
	DDRPHY_WRITE_REG16(port, 0x90099, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s1 */
	DDRPHY_WRITE_REG16(port, 0x9009a, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b37s2 */
	DDRPHY_WRITE_REG16(port, 0x9009b, 0x42);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s0 */
	DDRPHY_WRITE_REG16(port, 0x9009c, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s1 */
	DDRPHY_WRITE_REG16(port, 0x9009d, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b38s2 */
	DDRPHY_WRITE_REG16(port, 0x9009e, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s0 */
	DDRPHY_WRITE_REG16(port, 0x9009f, 0x633);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s1 */
	DDRPHY_WRITE_REG16(port, 0x900a0, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b39s2 */
	DDRPHY_WRITE_REG16(port, 0x900a1, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s0 */
	DDRPHY_WRITE_REG16(port, 0x900a2, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s1 */
	DDRPHY_WRITE_REG16(port, 0x900a3, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b40s2 */
	DDRPHY_WRITE_REG16(port, 0x900a4, 0xa);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s0 */
	DDRPHY_WRITE_REG16(port, 0x900a5, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s1 */
	DDRPHY_WRITE_REG16(port, 0x900a6, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b41s2 */
	DDRPHY_WRITE_REG16(port, 0x900a7, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s0 */
	DDRPHY_WRITE_REG16(port, 0x900a8, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s1 */
	DDRPHY_WRITE_REG16(port, 0x900a9, 0x149);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b42s2 */
	DDRPHY_WRITE_REG16(port, 0x900aa, 0x9);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s0 */
	DDRPHY_WRITE_REG16(port, 0x900ab, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s1 */
	DDRPHY_WRITE_REG16(port, 0x900ac, 0x159);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b43s2 */
	DDRPHY_WRITE_REG16(port, 0x900ad, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s0 */
	DDRPHY_WRITE_REG16(port, 0x900ae, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s1 */
	DDRPHY_WRITE_REG16(port, 0x900af, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b44s2 */
	DDRPHY_WRITE_REG16(port, 0x900b0, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s0 */
	DDRPHY_WRITE_REG16(port, 0x900b1, 0x3c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s1 */
	DDRPHY_WRITE_REG16(port, 0x900b2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b45s2 */
	DDRPHY_WRITE_REG16(port, 0x900b3, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s0 */
	DDRPHY_WRITE_REG16(port, 0x900b4, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s1 */
	DDRPHY_WRITE_REG16(port, 0x900b5, 0x48);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b46s2 */
	DDRPHY_WRITE_REG16(port, 0x900b6, 0x18);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s0 */
	DDRPHY_WRITE_REG16(port, 0x900b7, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s1 */
	DDRPHY_WRITE_REG16(port, 0x900b8, 0x58);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b47s2 */
	DDRPHY_WRITE_REG16(port, 0x900b9, 0xb);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s0 */
	DDRPHY_WRITE_REG16(port, 0x900ba, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s1 */
	DDRPHY_WRITE_REG16(port, 0x900bb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b48s2 */
	DDRPHY_WRITE_REG16(port, 0x900bc, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s0 */
	DDRPHY_WRITE_REG16(port, 0x900bd, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s1 */
	DDRPHY_WRITE_REG16(port, 0x900be, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b49s2 */
	DDRPHY_WRITE_REG16(port, 0x900bf, 0x5);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s0 */
	DDRPHY_WRITE_REG16(port, 0x900c0, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s1 */
	DDRPHY_WRITE_REG16(port, 0x900c1, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b50s2 */
	DDRPHY_WRITE_REG16(port, 0x900c2, 0x3);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s0 */
	DDRPHY_WRITE_REG16(port, 0x900c3, 0x370);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s1 */
	DDRPHY_WRITE_REG16(port, 0x900c4, 0x169);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b51s2 */
	DDRPHY_WRITE_REG16(port, 0x900c5, 0x3);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s0 */
	DDRPHY_WRITE_REG16(port, 0x900c6, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s1 */
	DDRPHY_WRITE_REG16(port, 0x900c7, 0x139);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b52s2 */
	DDRPHY_WRITE_REG16(port, 0x900c8, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s0 */
	DDRPHY_WRITE_REG16(port, 0x900c9, 0x400);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s1 */
	DDRPHY_WRITE_REG16(port, 0x900ca, 0x16e);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b53s2 */
	DDRPHY_WRITE_REG16(port, 0x900cb, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s0 */
	DDRPHY_WRITE_REG16(port, 0x900cc, 0x478);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s1 */
	DDRPHY_WRITE_REG16(port, 0x900cd, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b54s2 */
	DDRPHY_WRITE_REG16(port, 0x900ce, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s0 */
	DDRPHY_WRITE_REG16(port, 0x900cf, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s1 */
	DDRPHY_WRITE_REG16(port, 0x900d0, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b55s2 */
	DDRPHY_WRITE_REG16(port, 0x900d1, 0x10);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s0 */
	DDRPHY_WRITE_REG16(port, 0x900d2, 0x8138);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s1 */
	DDRPHY_WRITE_REG16(port, 0x900d3, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b56s2 */
	DDRPHY_WRITE_REG16(port, 0x900d4, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s0 */
	DDRPHY_WRITE_REG16(port, 0x900d5, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s1 */
	DDRPHY_WRITE_REG16(port, 0x900d6, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b57s2 */
	DDRPHY_WRITE_REG16(port, 0x900d7, 0x7a);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s0 */
	DDRPHY_WRITE_REG16(port, 0x900d8, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s1 */
	DDRPHY_WRITE_REG16(port, 0x900d9, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b58s2 */
	DDRPHY_WRITE_REG16(port, 0x900da, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s0 */
	DDRPHY_WRITE_REG16(port, 0x900db, 0x448);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s1 */
	DDRPHY_WRITE_REG16(port, 0x900dc, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b59s2 */
	DDRPHY_WRITE_REG16(port, 0x900dd, 0xf);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s0 */
	DDRPHY_WRITE_REG16(port, 0x900de, 0x7c0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s1 */
	DDRPHY_WRITE_REG16(port, 0x900df, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b60s2 */
	DDRPHY_WRITE_REG16(port, 0x900e0, 0x47);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s0 */
	DDRPHY_WRITE_REG16(port, 0x900e1, 0x630);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s1 */
	DDRPHY_WRITE_REG16(port, 0x900e2, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b61s2 */
	DDRPHY_WRITE_REG16(port, 0x900e3, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s0 */
	DDRPHY_WRITE_REG16(port, 0x900e4, 0x618);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s1 */
	DDRPHY_WRITE_REG16(port, 0x900e5, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b62s2 */
	DDRPHY_WRITE_REG16(port, 0x900e6, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s0 */
	DDRPHY_WRITE_REG16(port, 0x900e7, 0xe0);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s1 */
	DDRPHY_WRITE_REG16(port, 0x900e8, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b63s2 */
	DDRPHY_WRITE_REG16(port, 0x900e9, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s0 */
	DDRPHY_WRITE_REG16(port, 0x900ea, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s1 */
	DDRPHY_WRITE_REG16(port, 0x900eb, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b64s2 */
	DDRPHY_WRITE_REG16(port, 0x900ec, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s0 */
	DDRPHY_WRITE_REG16(port, 0x900ed, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s1 */
	DDRPHY_WRITE_REG16(port, 0x900ee, 0x109);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b65s2 */
	DDRPHY_WRITE_REG16(port, 0x900ef, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s0 */
	DDRPHY_WRITE_REG16(port, 0x900f0, 0x8140);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s1 */
	DDRPHY_WRITE_REG16(port, 0x900f1, 0x10c);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b66s2 */
	DDRPHY_WRITE_REG16(port, 0x900f2, 0x0);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s0 */
	DDRPHY_WRITE_REG16(port, 0x900f3, 0x1);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s1 */
	DDRPHY_WRITE_REG16(port, 0x900f4, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b67s2 */
	DDRPHY_WRITE_REG16(port, 0x900f5, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s0 */
	DDRPHY_WRITE_REG16(port, 0x900f6, 0x4);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s1 */
	DDRPHY_WRITE_REG16(port, 0x900f7, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b68s2 */
	DDRPHY_WRITE_REG16(port, 0x900f8, 0x8);		/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s0 */
	DDRPHY_WRITE_REG16(port, 0x900f9, 0x7c8);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s1 */
	DDRPHY_WRITE_REG16(port, 0x900fa, 0x101);	/* DWC_DDRPHYA_INITENG0_SequenceReg0b69s2 */
	DDRPHY_WRITE_REG16(port, 0x90006, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s0 */
	DDRPHY_WRITE_REG16(port, 0x90007, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s1 */
	DDRPHY_WRITE_REG16(port, 0x90008, 0x8);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b0s2 */
	DDRPHY_WRITE_REG16(port, 0x90009, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s0 */
	DDRPHY_WRITE_REG16(port, 0x9000a, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s1 */
	DDRPHY_WRITE_REG16(port, 0x9000b, 0x0);		/* DWC_DDRPHYA_INITENG0_PostSequenceReg0b1s2 */
	DDRPHY_WRITE_REG16(port, 0xd00e7, 0x400);	/* DWC_DDRPHYA_APBONLY0_SequencerOverride */
	DDRPHY_WRITE_REG16(port, 0x90017, 0x0);		/* DWC_DDRPHYA_INITENG0_StartVector0b0 */
	DDRPHY_WRITE_REG16(port, 0x90026, 0x3a);	/* DWC_DDRPHYA_INITENG0_StartVector0b15 */
#endif
}

int phyinit_mapDrvStren(int DrvStren_ohm, enum drv_stren_t TargetCSR)
{
	int Stren_setting;

	if ((TargetCSR == DrvStrenFSDqP_T) || (TargetCSR == DrvStrenFSDqN_T)) {
		if (DrvStren_ohm == 0) {
			Stren_setting = 0x00; /* High-impedance */
		} else if (DrvStren_ohm < 29) {
			Stren_setting = 0x3f;
		} else if (DrvStren_ohm < 31) {
			Stren_setting = 0x3e;
		} else if (DrvStren_ohm < 33) {
			Stren_setting = 0x3b;
		} else if (DrvStren_ohm < 35) {
			Stren_setting = 0x3a;
		} else if (DrvStren_ohm < 38) {
			Stren_setting = 0x39;
		} else if (DrvStren_ohm < 41) {
			Stren_setting = 0x38;
		} else if (DrvStren_ohm < 45) {
			Stren_setting = 0x1b;
		} else if (DrvStren_ohm < 50) {
			Stren_setting = 0x1a;
		} else if (DrvStren_ohm < 56) {
			Stren_setting = 0x19;
		} else if (DrvStren_ohm < 64) {
			Stren_setting = 0x18;
		} else if (DrvStren_ohm < 74) {
			Stren_setting = 0x0b;
		} else if (DrvStren_ohm < 88) {
			Stren_setting = 0x0a;
		} else if (DrvStren_ohm < 108) {
			Stren_setting = 0x09;
		} else if (DrvStren_ohm < 140) {
			Stren_setting = 0x08;
		} else if (DrvStren_ohm < 200) {
			Stren_setting = 0x03;
		} else if (DrvStren_ohm < 360) {
			Stren_setting = 0x02;
		} else if (DrvStren_ohm < 481) {
			Stren_setting = 0x01;
		} else {
			Stren_setting = 0x00; /* High-impedance */
		}
	} else if (TargetCSR == ODTStrenP_T) {
		/* DDR4 & LPDDR3 - P is non-zero */
		if (DrvStren_ohm == 0) {
			Stren_setting = 0x00; /* High-impedance */
		} else if (DrvStren_ohm < 29) {
			Stren_setting = 0x3f;
		} else if (DrvStren_ohm < 31) {
			Stren_setting = 0x3e;
		} else if (DrvStren_ohm < 33) {
			Stren_setting = 0x3b;
		} else if (DrvStren_ohm < 35) {
			Stren_setting = 0x3a;
		} else if (DrvStren_ohm < 38) {
			Stren_setting = 0x39;
		} else if (DrvStren_ohm < 41) {
			Stren_setting = 0x38;
		} else if (DrvStren_ohm < 45) {
			Stren_setting = 0x1b;
		} else if (DrvStren_ohm < 50) {
			Stren_setting = 0x1a;
		} else if (DrvStren_ohm < 56) {
			Stren_setting = 0x19;
		} else if (DrvStren_ohm < 64) {
			Stren_setting = 0x18;
		} else if (DrvStren_ohm < 74) {
			Stren_setting = 0x0b;
		} else if (DrvStren_ohm < 88) {
			Stren_setting = 0x0a;
		} else if (DrvStren_ohm < 108) {
			Stren_setting = 0x09;
		} else if (DrvStren_ohm < 140) {
			Stren_setting = 0x08;
		} else if (DrvStren_ohm < 200) {
			Stren_setting = 0x03;
		} else if (DrvStren_ohm < 360) {
			Stren_setting = 0x02;
		} else if (DrvStren_ohm < 481) {
			Stren_setting = 0x01;
		} else {
			Stren_setting = 0x00; /* High-impedance */
		}
	} else if (TargetCSR == ODTStrenN_T) {
		/* DDR4 & LPDDR3 - N is high-Z */
		Stren_setting = 0x00; /* High-impedance */
	} else if ((TargetCSR == ADrvStrenP_T) || (TargetCSR == ADrvStrenN_T)) {
		if (DrvStren_ohm == 120) {
			Stren_setting = 0x00;
		} else if (DrvStren_ohm == 60) {
			Stren_setting = 0x01;
		} else if (DrvStren_ohm == 40) {
			Stren_setting = 0x03;
		} else if (DrvStren_ohm == 30) {
			Stren_setting = 0x07;
		} else if (DrvStren_ohm == 24) {
			Stren_setting = 0x0f;
		} else if (DrvStren_ohm == 20) {
			Stren_setting = 0x1f;
		} else {
			/* ERROR: invalid value */
			Stren_setting = 0x00;
		}
	} else {
		/* ERROR: invalid TargetCSR */
		Stren_setting = 0x00;
	}
	return Stren_setting;
}
