// Seed: 1991048311
module module_0 (
    output supply0 id_0,
    input  supply0 id_1
    , id_4,
    input  supply1 id_2
);
  supply1 id_5 = id_1;
  wire id_6;
  assign module_1.id_0 = 0;
  assign id_6 = id_4 ? 1 : 1 ? id_2 : 1;
  wire id_7;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output wor id_2,
    input supply1 id_3
);
  always @(posedge id_3 or posedge 1) begin : LABEL_0
    id_0 <= 1'h0;
  end
  tri0 id_5 = id_5 || |id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3
  );
  wire id_6, id_7;
endmodule
