<html>
<head>
<title>IP Core Generation Report for model</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<style type="text/css">
table {
	width: 100%;
	border: 1px solid black;
}

div {
	line-heigh: 90%;
}

h2.title {
	color: #000066;
	font-weight: bold;
}

h3.sectionHeading {
	color: #000066;
	font-weight: bold;
}

td.distinctCellColor {
	background-color: #eeeeff;
}

td.summaryTableSndColOddRow {
	background-color: #eeeeff;
	text-align: right;
}

td.summaryTableSndColEvenRow {
	text-align: right;
}

thead.reportTableHeader {
	background-color: #eeeeee;
	font-weight: bold;
}

</style>

</head>
<body>
<h2 class="title">IP Core Generation Report for model</h2>
<div>
<h3 class="sectionHeading">Summary</h3>
<table>
<tbody>
<tr>
<td class="distinctCellColor">IP core name
</td>
<td class="summaryTableSndColOddRow">axis_goertzel
</td>
</tr>
<tr>
<td>IP core version
</td>
<td class="summaryTableSndColEvenRow">1.0
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core folder
</td>
<td class="summaryTableSndColOddRow"><a href="matlab:uiopen('hdl_prj/ipcore/axis_goertzel_v1_0/*.*')">hdl_prj/ipcore/axis_goertzel_v1_0</a>
</td>
</tr>
<tr>
<td>IP core zip file name
</td>
<td class="summaryTableSndColEvenRow">axis_goertzel_v1_0.zip
</td>
</tr>
<tr>
<td class="distinctCellColor">IP repository
</td>
<td class="summaryTableSndColOddRow">/home/pablo/git/blog/matlab_libiio_axis/vivado/ip_repo
</td>
</tr>
<tr>
<td>Target platform
</td>
<td class="summaryTableSndColEvenRow">PicoZed 7015 SOM with FMC Carrier Card V2
</td>
</tr>
<tr>
<td class="distinctCellColor">Target tool
</td>
<td class="summaryTableSndColOddRow">Xilinx Vivado
</td>
</tr>
<tr>
<td>Target language
</td>
<td class="summaryTableSndColEvenRow">Verilog
</td>
</tr>
<tr>
<td class="distinctCellColor">Reference Design
</td>
<td class="summaryTableSndColOddRow">Default system with AXI4-Stream interface (32-bit)
</td>
</tr>
<tr>
<td>Model
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model')">model</a>
</td>
</tr>
<tr>
<td class="distinctCellColor">Model version
</td>
<td class="summaryTableSndColOddRow">1.25
</td>
</tr>
<tr>
<td>HDL Coder version
</td>
<td class="summaryTableSndColEvenRow">3.17
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core generated on
</td>
<td class="summaryTableSndColOddRow">13-Mar-2021 19:16:34
</td>
</tr>
<tr>
<td>IP core generated for
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model')">model</a>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Target Interface Configuration</h3>
You chose the following target interface configuration for 
<a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model')">model</a>
:
<br/><br/>
Processor/FPGA synchronization mode: 
<b>Free running</b>
<br/><br/>
Target platform interface table:
<br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Port Name
</td>
<td>Port Type
</td>
<td>Data Type
</td>
<td>Target Platform Interfaces
</td>
<td>Interface Mapping
</td>
<td>Interface Options
</td>
</tr>
</thead>
<tbody>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:77')">data_in</a>
</td>
<td>Inport
</td>
<td>sfix32_En31
</td>
<td>AXI4-Stream Slave
</td>
<td>Data
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:78')">cos_input</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">sfix32_En28
</td>
<td class="distinctCellColor">AXI4-Lite
</td>
<td class="distinctCellColor">x"100"
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:79')">wkn_re</a>
</td>
<td>Inport
</td>
<td>sfix32_En28
</td>
<td>AXI4-Lite
</td>
<td>x"104"
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:80')">wkn_im</a>
</td>
<td class="distinctCellColor">Inport
</td>
<td class="distinctCellColor">sfix32_En28
</td>
<td class="distinctCellColor">AXI4-Lite
</td>
<td class="distinctCellColor">x"108"
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:81')">in_data_valid</a>
</td>
<td>Inport
</td>
<td>boolean
</td>
<td>AXI4-Stream Slave
</td>
<td>Valid
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:82')">re_data_out</a>
</td>
<td class="distinctCellColor">Outport
</td>
<td class="distinctCellColor">sfix32_En31
</td>
<td class="distinctCellColor">AXI4-Stream Master
</td>
<td class="distinctCellColor">Data
</td>
<td class="distinctCellColor">
</td>
</tr>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('model:84')">re_data_valid</a>
</td>
<td>Outport
</td>
<td>boolean
</td>
<td>AXI4-Stream Master
</td>
<td>Valid
</td>
<td>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Register Address Mapping</h3>
The following AXI4-Lite bus accessible registers were generated for this IP core:
<br/><br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Register Name
</td>
<td>Address Offset
</td>
<td>Description
</td>
</tr>
</thead>
<tbody>
<tr>
<td>IPCore_Reset
</td>
<td>0x0
</td>
<td>write 0x1 to bit 0 to reset IP core
</td>
</tr>
<tr>
<td class="distinctCellColor">IPCore_Enable
</td>
<td class="distinctCellColor">0x4
</td>
<td class="distinctCellColor">enabled (by default) when bit 0 is 0x1
</td>
</tr>
<tr>
<td>IPCore_PacketSize_AXI4_Stream_Master
</td>
<td>0x8
</td>
<td>Packet size for AXI4-Stream Master interface, the default value is 1024. The TLAST output signal of the AXI4-Stream Master interface is generated based on the packet size.
</td>
</tr>
<tr>
<td class="distinctCellColor">IPCore_Timestamp
</td>
<td class="distinctCellColor">0xC
</td>
<td class="distinctCellColor">contains unique IP timestamp (yymmddHHMM): 2103131856: 2103131916
</td>
</tr>
<tr>
<td>cos_input_Data
</td>
<td>0x100
</td>
<td>data register for Inport cos_input
</td>
</tr>
<tr>
<td class="distinctCellColor">wkn_re_Data
</td>
<td class="distinctCellColor">0x104
</td>
<td class="distinctCellColor">data register for Inport wkn_re
</td>
</tr>
<tr>
<td>wkn_im_Data
</td>
<td>0x108
</td>
<td>data register for Inport wkn_im
</td>
</tr>
</tbody>
</table>
<br/>
The AXI4 slave write register readback is OFF for the IP core.
<br/>
The register address mapping is also in the following C header file for you to use when programming the processor:
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/include/axis_goertzel_addr.h')">include/axis_goertzel_addr.h</a>
<br/>
The IP core name is appended to the register names to avoid name conflicts.
</div>
<div>
<h3 class="sectionHeading">IP Core User Guide</h3>
<b>Theory of Operation</b>
<br/><br/>
This IP core is designed to be connected to an embedded processor with an 
<b>AXI4-Lite interface. </b>
The processor acts as master, and the IP core acts as slave. By accessing the generated registers via the AXI4-Lite interface, the processor can control the IP core, and read and write data from and to the IP core. 
<br/><br/>
For example, to reset the IP core, write 0x1 to the bit 0 of IPCore_Reset register. To enable or disable the IP core, write 0x1 or 0x0 to the IPCore_Enable register. To access the data ports of the MATLAB/Simulink algorithm, read or write to the associated data registers.
<br/><br/>
<img src="doc_arch_axi4_lite_stream.jpg"/>
<br/><br/>
This IP core also includes the AXI4-Stream interfaces 
<b>AXI4-Stream Master,  and AXI4-Stream Slave. </b>
The AXI4-Stream interfaces can be connected to the processor via a DMA controller, or they can be connected to other IP cores with AXI4-Stream interfaces. For example, the diagram above shows a design using AXI4-Stream interfaces as the data path, and using AXI4-Lite interface as the control path. 
<br/><br/>
The AXI4 Slave port to pipeline register ratio selected as 35 in task 3.2 for this model. The default delay to read AXI4 register is one clock cycle.
Depending on the selected ratio and IO connected to AXI4 interface, register pipelining is introduced in the read logic of AXI4 registers.
For your model AXI4 pipeline register ratio setting 35 is larger than all the readable AXI4 slave registers. Total readable AXI4 slave registers are 1, so no pipelining is added to the AXI4 register read back logic.
<br/><br/>
<b>Processor/FPGA Synchronization</b>
<br/><br/>
The 
<b>Free running </b>
mode means there is no explicit synchronization between embedded processor software execution (SW) and the IP core (HW). SW and HW runs independently. The data written from the processor to IP core takes effect immediately, and the data read from the IP core is the latest data available on the IP core output ports. 
<br/><br/>
<img src="free_running.jpg"/>
<br/><br/>
<b>Xilinx Vivado Environment Integration</b>
<br/><br/>
This IP Core is generated for the Xilinx Vivado environment. The following steps are an example showing how to integrate the generated IP core into Xilinx Vivado environment:
<br/><br/>
1. The generated IP core is a zip package file under the IP core folder. Please check the Summary section of this report for the IP zip file name and folder.
<br/>
2. In the Vivado project, go to Project Settings -> IP -> Repository Manager, add the folder containing the IP zip file as IP Repository.
<br/>
3. In Repository Manger, click the "Add IP" button to add IP zip file to the IP repository. This step adds the generated IP into the Vivado IP Catalog.
<br/>
4. In the Vivado project, find the generated IP core in the IP Catalog under category "HDL Coder Generated IP". In you have a Vivado block design open, you can add the generated IP into your block design.
<br/>
5. Connect the AXI4_Lite port of the IP core to the embedded processor's AXI master port.
<br/>
6. Connect the clock and reset ports of the IP core to the global clock and reset signals.
<br/>
7. Assign an Offset Address for the IP core in the Address Editor.
<br/>
8. Connect external ports and add FPGA pin assignment constraints to constraint file.
<br/>
9. Generate FPGA bitstream and download the bitstream to target device.
<br/><br/>
If you are targeting Xilinx Zynq hardwares supported by HDL Coder Support Package for Xilinx Zynq Platform, you can select the board you are using in the Target platform option in the Set Target > Set Target Device and Synthesis Tool task. You can then use Embedded System Integration tasks in HDL Workflow Advisor to help you integrate the generated IP core into Xilinx Vivado environment.
</div>
<div>
<h3 class="sectionHeading">IP Core File List</h3>
The IP core folder is located at:
<br/>
<a href="matlab:uiopen('hdl_prj/ipcore/axis_goertzel_v1_0/*.*')">hdl_prj/ipcore/axis_goertzel_v1_0</a>
<br/>
Following files are generated under this folder:
<br/><br/>
<b>IP core zip file</b>
<br/>
<a href="matlab:uiopen('hdl_prj/ipcore/axis_goertzel_v1_0/*.*')">axis_goertzel_v1_0.zip</a>
<br/><br/>
<b>IP core report</b>
<br/>
<a href="matlab:web('hdl_prj/ipcore/axis_goertzel_v1_0/doc/model_ip_core_report.html')">doc/model_ip_core_report.html</a>
<br/><br/>
<b>IP core HDL source files</b>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_src_goertzel.v')">hdl/verilog/axis_goertzel_src_goertzel.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_src_goertzel_system.v')">hdl/verilog/axis_goertzel_src_goertzel_system.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_src_model.v')">hdl/verilog/axis_goertzel_src_model.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_reset_sync.v')">hdl/verilog/axis_goertzel_reset_sync.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_dut.v')">hdl/verilog/axis_goertzel_dut.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_SimpleDualPortRAM_generic.v')">hdl/verilog/axis_goertzel_SimpleDualPortRAM_generic.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_fifo_data_OUT.v')">hdl/verilog/axis_goertzel_fifo_data_OUT.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_SimpleDualPortRAM_singlebit.v')">hdl/verilog/axis_goertzel_SimpleDualPortRAM_singlebit.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_fifo_TLAST_OUT.v')">hdl/verilog/axis_goertzel_fifo_TLAST_OUT.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_axi4_stream_master.v')">hdl/verilog/axis_goertzel_axi4_stream_master.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_fifo_data.v')">hdl/verilog/axis_goertzel_fifo_data.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_axi4_stream_slave.v')">hdl/verilog/axis_goertzel_axi4_stream_slave.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_addr_decoder.v')">hdl/verilog/axis_goertzel_addr_decoder.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_axi_lite_module.v')">hdl/verilog/axis_goertzel_axi_lite_module.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel_axi_lite.v')">hdl/verilog/axis_goertzel_axi_lite.v</a>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/hdl/verilog/axis_goertzel.v')">hdl/verilog/axis_goertzel.v</a>
<br/>
<br/>
<b>IP core C header file</b>
<br/>
<a href="matlab:edit('hdl_prj/ipcore/axis_goertzel_v1_0/include/axis_goertzel_addr.h')">include/axis_goertzel_addr.h</a>
</div>
</body>
</html>