/* This is a toy technology library.  It is created for teaching/learning purpose only
The timing, area, capacitance numbers do not correspond to any particular technology. */
library (toyLib) {

  delay_model             		: table_lookup;

 
  /* Definition  of Units */
  time_unit               		: "1ps";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,ff);

  /* Delay and Slew Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 10.00 ;
  slew_lower_threshold_pct_rise 	: 10.00 ;
  slew_upper_threshold_pct_fall 	: 90.00 ;
  slew_upper_threshold_pct_rise 	: 90.00 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;

  voltage_map (VDD,1.0);
  voltage_map (GND,0.0);


  lu_table_template (Constraint_template) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.1,100");
	index_2 ("0.1,100");
  }


  lu_table_template (Timing_Template) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.1,100.000000");
	index_2 ("0.1,100.000000");
  }
  
  power_lut_template (Power_Template) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.1,100.000000");
	index_2 ("0.1,100.000000");
  }

  cell (BUF) {
	area               	: 10;
	cell_leakage_power 	: 300;
	pg_pin(VDD) { voltage_name : VDD; pg_type      : primary_power; }
	pg_pin(GND) { voltage_name : GND; pg_type      : primary_ground; }

	pin (I) {
		direction		: input;
		capacitance		: 0.8;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (Z) {
		direction		: output;
		function		: "I";
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "I";
			timing_sense       : positive_unate;
			cell_fall(Timing_Template) { values ("3,80", "30,120"); }
                        cell_rise(Timing_Template) { values ("3,80", "30,120"); }
			fall_transition(Timing_Template) { values ("1,140", "10,150"); }
			rise_transition(Timing_Template) { values ("1,140", "10,150"); }
		}

		internal_power () {
			related_pin	         : "I";
			fall_power(Power_Template) { values ("2,5", "3,8"); }
			rise_power(Power_Template) { values ("3,6", "7,10"); }
		}

	}
  }

  cell (INV) {
	area               	: 5;
	cell_leakage_power 	: 150;
	pg_pin(VDD) { voltage_name : VDD; pg_type      : primary_power; }
	pg_pin(GND) { voltage_name : GND; pg_type      : primary_ground; }
	pin (I) {
		direction		: input;
		capacitance		: 0.8;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (ZN) {
		direction		: output;
		function		: "!I";
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "I";
			timing_sense       : negative_unate;
			cell_fall(Timing_Template) { values ("1,80", "4,200"); }
                        cell_rise(Timing_Template) { values ("1,80", "4,200"); }
			fall_transition(Timing_Template) { values ("1,150", "40,250"); }
			rise_transition(Timing_Template) { values ("1,150", "40,250"); }
		}
		internal_power () {
			related_pin	         : "I";
			fall_power(Power_Template) { values ("1,2", "3,4"); }
			rise_power(Power_Template) { values ("2,4", "6,10"); }
		}
	}
  }

cell (NAND2) {
	area               	: 12;
	cell_leakage_power 	: 500;
	pg_pin(VDD) { voltage_name : VDD; pg_type      : primary_power; }
	pg_pin(GND) { voltage_name : GND; pg_type      : primary_ground; }
	pin (A1) {
		direction		: input;
		capacitance		: 2.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (A2) {
		direction		: input;
		capacitance		: 2.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (ZN) {
		direction		: output;
		function		: "!(A1 & A2)";
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "A1";
			timing_sense       : negative_unate;
			cell_fall(Timing_Template) { values ("1,120", "2,250"); }
			cell_rise(Timing_Template) { values ("1,120", "2,250"); }
			fall_transition(Timing_Template) { values ("1,200", "30,300"); }
			rise_transition(Timing_Template) { values ("1,200", "30,300"); }
		}

		timing () {
			related_pin        : "A2";
			timing_sense       : negative_unate;
			cell_fall(Timing_Template) { values ("1,120", "2,250"); }
			cell_rise(Timing_Template) { values ("1,120", "2,250"); }
			fall_transition(Timing_Template) { values ("1,200", "30,300"); }
			rise_transition(Timing_Template) { values ("1,200", "30,300"); }
		}
		internal_power () {
			related_pin	         : "A1";
			fall_power(Power_Template) { values ("2,3", "4,5"); }
			rise_power(Power_Template) { values ("3,4", "5,10"); }
		}
		internal_power () {
			related_pin	         : "A2";
			fall_power(Power_Template) { values ("2,3", "4,5"); }
			rise_power(Power_Template) { values ("3,4", "5,10"); }
		}


	}
  }

  cell (MUX2) {
	area               	: 20;
	cell_leakage_power 	: 1000;
	pg_pin(VDD) { voltage_name : VDD; pg_type      : primary_power; }
	pg_pin(GND) { voltage_name : GND; pg_type      : primary_ground; }
	pin (I0) {
		direction		: input;
		capacitance		: 1.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (I1) {
		direction		: input;
		capacitance		: 1.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (S) {
		direction		: input;
		capacitance		: 2.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (Z) {
		direction		: output;
		function		: "((S & I1) | (!S & I0))";
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "I0";
			timing_sense       : positive_unate;
			cell_fall(Timing_Template) { values ("4,100", "10,150"); }
			cell_rise(Timing_Template) { values ("4,100", "10,150"); }
			fall_transition(Timing_Template) { values ("1,100", "7,150"); }
			rise_transition(Timing_Template) { values ("1,100", "7,150"); }
		}
		timing () {
			related_pin        : "I1";
			timing_sense       : positive_unate;
			cell_fall(Timing_Template) { values ("5,100", "40,150"); }
			cell_rise(Timing_Template) { values ("5,100", "40,150"); }
			fall_transition(Timing_Template) { values ("1,100", "10,150"); }
			rise_transition(Timing_Template) { values ("1,100", "10,150"); }
		}
		timing () {
			related_pin        : "S";
			cell_fall(Timing_Template) { values ("3,80", "30,120"); }
			cell_rise(Timing_Template) { values ("3,80", "30,120"); }
			fall_transition(Timing_Template) { values ("1,100", "10,150"); }
			rise_transition(Timing_Template) { values ("1,100", "10,150"); }
		}
		internal_power () {
			related_pin	         : "I0";
			fall_power(Power_Template) { values ("2,3", "4,5"); }
			rise_power(Power_Template) { values ("3,4", "5,10"); }
		}
		internal_power () {
			related_pin	         : "I1";
			fall_power(Power_Template) { values ("2,3", "4,5"); }
			rise_power(Power_Template) { values ("3,4", "5,10"); }
		}
		internal_power () {
			related_pin	         : "S";
			fall_power(Power_Template) { values ("3,4", "5,6"); }
			rise_power(Power_Template) { values ("4,5", "6,7"); }
		}


	}
  }

  cell (DFFRNQ) {
	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		clear              	: "!RN";
	}
	area               	: 50;
	cell_leakage_power 	: 2000;
	pg_pin(VDD) { voltage_name : VDD; pg_type      : primary_power; }
	pg_pin(GND) { voltage_name : GND; pg_type      : primary_ground; }
	pin (D) {
		direction		: input;
		nextstate_type		: data;
		capacitance		: 1.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Constraint_template) { values ("0.6,12", "50,70"); }
			rise_constraint(Constraint_template) { values ("0.6,12", "50,70"); }
		}
		timing () {
			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Constraint_template) { values ("7,12", "45,60"); }
                        rise_constraint(Constraint_template) { values ("7,12", "45,60"); }
		}
	}
	pin (RN) {
		direction		: input;
		capacitance		: 1.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (CLK) {
		direction		: input;
		clock   		: true;
		capacitance		: 1.0;
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
	}
	pin (Q) {
		direction		: output;
		function		: "IQ";
		related_power_pin	: "VDD";
		related_ground_pin	: "GND";
		timing () {
			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;
			cell_fall(Timing_Template) { values ("5,100", "10,150"); }
			cell_rise(Timing_Template) { values ("5,100", "10,150"); }
			fall_transition(Timing_Template) { values ("1,150", "3,160"); }
			rise_transition(Timing_Template) { values ("1,150", "3,160"); }
		}
		timing () {
			related_pin        : "RN";
			timing_type        : clear;
			timing_sense       : positive_unate;
			cell_fall(Timing_Template) { values ("5,90", "50,150"); }
			fall_transition(Timing_Template) { values ("2,150", "10,200"); }
		}
		internal_power () {
			related_pin	         : "Q";
			fall_power(Power_Template) { values ("6,7", "8,9"); }
			rise_power(Power_Template) { values ("6,7", "8,9"); }
		}
		internal_power () {
			related_pin	         : "RN";
			fall_power(Power_Template) { values ("5,6", "7,8"); }
			rise_power(Power_Template) { values ("5,6", "7,8"); }
		}

	}
  }
}
