;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SLT <10, @415
	MOV -406, 100
	MOV -406, 100
	SUB 12, @10
	JMN 10, <415
	DAT #12, <10
	SUB -4, 105
	SUB -6, 106
	SUB -6, 106
	SUB @127, 106
	MOV <-30, 9
	MOV <-30, 9
	ADD 270, 60
	ADD 270, 60
	MOV -494, 100
	SUB @121, 103
	SPL 0, <336
	SPL 0, <336
	JMP @270, #31
	SUB @0, @2
	SUB @0, @2
	JMN 10, <415
	SUB 100, -100
	SUB -7, 106
	MOV -7, <-20
	ADD 270, 60
	SUB -57, <-120
	DJN 0, 900
	SUB @0, @2
	SLT 1, 16
	SLT 1, 16
	MOV -407, 100
	SUB @127, 106
	ADD 130, 9
	SUB 12, @10
	SUB @127, 106
	SPL 0, <-2
	SPL 0, <-2
	SUB @121, 103
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-2
	MOV #72, @203
	MOV -1, <-20
	SUB #72, @200
	SUB #72, @200
