

================================================================
== Vivado HLS Report for 'obj_detector'
================================================================
* Date:           Sat Dec 03 21:40:34 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj3_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  38513|  38513|  38514|  38514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_obj_detector_convolve_fu_521  |obj_detector_convolve  |  1763|  1763|  1763|  1763|   none  |
        |grp_obj_detector_softmax_fu_532   |obj_detector_softmax   |   198|   198|   198|   198|   none  |
        |grp_obj_detector_flatten_fu_540   |obj_detector_flatten   |   434|   434|   434|   434|   none  |
        |grp_obj_detector_maxpool_fu_557   |obj_detector_maxpool   |   300|   300|   300|   300|   none  |
        |grp_obj_detector_ReLU_fu_578      |obj_detector_ReLU      |  2353|  2353|  2353|  2353|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memcpy..A                 |    785|    785|         3|          1|          1|   784|    yes   |
        |- memcpy..W0                |    151|    151|         3|          1|          1|   150|    yes   |
        |- memcpy..W1                |   1729|   1729|         3|          1|          1|  1728|    yes   |
        |- CONV                      |  10590|  10590|      1765|          -|          -|     6|    no    |
        |- ReLU                      |  14130|  14130|      2355|          -|          -|     6|    no    |
        |- Maxpool                   |   1812|   1812|       302|          -|          -|     6|    no    |
        |- FCL_label8                |   4324|   4324|        10|          5|          1|   864|    yes   |
        |- FCL_label8                |   4324|   4324|        10|          5|          1|   864|    yes   |
        |- memcpy.res.local_res.gep  |      2|      2|         2|          1|          1|     2|    yes   |
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     82|   37580|  42246|
|Memory           |       50|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    489|
|Register         |        -|      -|     637|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       50|     82|   38217|  42870|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       17|     37|      35|     80|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-------+-------+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-------+-------+
    |obj_detector_AXILiteS_s_axi_U                  |obj_detector_AXILiteS_s_axi                |        0|      0|    182|    296|
    |obj_detector_HP0_m_axi_U                       |obj_detector_HP0_m_axi                     |        0|      0|    548|    700|
    |obj_detector_HP1_m_axi_U                       |obj_detector_HP1_m_axi                     |        0|      0|    548|    700|
    |obj_detector_HP2_m_axi_U                       |obj_detector_HP2_m_axi                     |        0|      0|    548|    700|
    |obj_detector_HP3_m_axi_U                       |obj_detector_HP3_m_axi                     |        0|      0|    548|    700|
    |grp_obj_detector_ReLU_fu_578                   |obj_detector_ReLU                          |        0|      0|    229|    475|
    |obj_detector_control_s_axi_U                   |obj_detector_control_s_axi                 |        0|      0|     36|     40|
    |grp_obj_detector_convolve_fu_521               |obj_detector_convolve                      |        0|     46|  20908|  18899|
    |obj_detector_fadd_32ns_32ns_32_5_full_dsp_U73  |obj_detector_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|    205|    390|
    |grp_obj_detector_flatten_fu_540                |obj_detector_flatten                       |        0|      0|   4338|   3801|
    |obj_detector_fmul_32ns_32ns_32_4_max_dsp_U74   |obj_detector_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|    143|    321|
    |grp_obj_detector_maxpool_fu_557                |obj_detector_maxpool                       |        0|      0|   2256|   5234|
    |grp_obj_detector_softmax_fu_532                |obj_detector_softmax                       |        0|     31|   7091|   9990|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-------+-------+
    |Total                                          |                                           |        0|     82|  37580|  42246|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-------+-------+

    * Memory: 
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |local_A_U   |obj_detector_local_A   |        2|  0|   0|   784|   32|     1|        25088|
    |local_W0_U  |obj_detector_local_W0  |        2|  0|   0|   150|   32|     1|         4800|
    |local_W1_U  |obj_detector_local_W1  |        4|  0|   0|  1728|   32|     1|        55296|
    |s0_U        |obj_detector_s0        |        8|  0|   0|  3456|   32|     1|       110592|
    |s1_U        |obj_detector_s1        |        8|  0|   0|  3456|   32|     1|       110592|
    |s2_0_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_1_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_2_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_3_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_4_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_5_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_6_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_7_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_8_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_9_U      |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_10_U     |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s2_11_U     |obj_detector_s2_0      |        2|  0|   0|    72|   32|     1|         2304|
    |s3_U        |obj_detector_s3        |        2|  0|   0|   864|   32|     1|        27648|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                       |       50|  0|   0| 11302|  576|    18|       361664|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_742_p2                 |     +    |      0|  0|   3|           3|           1|
    |i_2_fu_754_p2                 |     +    |      0|  0|   3|           3|           1|
    |i_3_fu_766_p2                 |     +    |      0|  0|   3|           3|           1|
    |i_4_fu_778_p2                 |     +    |      0|  0|  10|          10|           1|
    |i_5_fu_796_p2                 |     +    |      0|  0|  10|          10|           1|
    |indvar_next1_fu_698_p2        |     +    |      0|  0|   8|           8|           1|
    |indvar_next2_fu_725_p2        |     +    |      0|  0|  11|          11|           1|
    |indvar_next3_fu_846_p2        |     +    |      0|  0|   2|           2|           1|
    |indvar_next_fu_671_p2         |     +    |      0|  0|  10|          10|           1|
    |p_addr7_fu_811_p2             |     +    |      0|  0|  11|          11|          10|
    |local_res_load_phi_fu_856_p3  |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_1595               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_1925               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_640                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_664                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_688                |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_748_p2           |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_736_p2           |   icmp   |      0|  0|   2|           3|           3|
    |exitcond3_fu_692_p2           |   icmp   |      0|  0|   3|           8|           8|
    |exitcond4_fu_665_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond5_fu_719_p2           |   icmp   |      0|  0|   4|          11|          10|
    |exitcond6_fu_840_p2           |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_760_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_i1_fu_790_p2         |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_i_fu_772_p2          |   icmp   |      0|  0|   4|          10|           9|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 135|         137|         113|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  78|         47|    1|         47|
    |ap_reg_ppiten_pp0_it2       |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2       |   1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it2       |   1|          2|    1|          2|
    |ap_sig_ioackin_HP0_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_HP1_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_HP2_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_HP3_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_HP3_WREADY   |   1|          2|    1|          2|
    |cost_0_reg_464              |  32|          2|   32|         64|
    |cost_1_reg_487              |  32|          2|   32|         64|
    |grp_fu_588_p0               |  32|          3|   32|         96|
    |i1_reg_440                  |   3|          2|    3|          6|
    |i2_reg_452                  |   3|          2|    3|          6|
    |i_i1_phi_fu_503_p4          |  10|          2|   10|         20|
    |i_i1_reg_499                |  10|          2|   10|         20|
    |i_i_phi_fu_480_p4           |  10|          2|   10|         20|
    |i_i_reg_476                 |  10|          2|   10|         20|
    |i_reg_428                   |   3|          2|    3|          6|
    |indvar1_phi_fu_408_p4       |   8|          2|    8|         16|
    |indvar1_reg_404             |   8|          2|    8|         16|
    |indvar2_phi_fu_420_p4       |  11|          2|   11|         22|
    |indvar2_reg_416             |  11|          2|   11|         22|
    |indvar3_reg_510             |   2|          2|    2|          4|
    |indvar_phi_fu_396_p4        |  10|          2|   10|         20|
    |indvar_reg_392              |  10|          2|   10|         20|
    |local_A_address0            |  10|          3|   10|         30|
    |local_A_ce0                 |   1|          3|    1|          3|
    |local_A_ce1                 |   1|          2|    1|          2|
    |local_W0_address0           |   8|          3|    8|         24|
    |local_W0_ce0                |   1|          3|    1|          3|
    |local_W0_ce1                |   1|          2|    1|          2|
    |local_W1_address0           |  11|          4|   11|         44|
    |s0_address0                 |  12|          3|   12|         36|
    |s0_ce0                      |   1|          3|    1|          3|
    |s0_ce1                      |   1|          2|    1|          2|
    |s0_we0                      |   1|          2|    1|          2|
    |s0_we1                      |   1|          2|    1|          2|
    |s1_address0                 |  12|          3|   12|         36|
    |s1_ce0                      |   1|          3|    1|          3|
    |s1_ce1                      |   1|          2|    1|          2|
    |s1_we0                      |   1|          2|    1|          2|
    |s2_0_address0               |   7|          3|    7|         21|
    |s2_0_ce0                    |   1|          3|    1|          3|
    |s2_0_ce1                    |   1|          2|    1|          2|
    |s2_0_we0                    |   1|          2|    1|          2|
    |s2_10_address0              |   7|          3|    7|         21|
    |s2_10_ce0                   |   1|          3|    1|          3|
    |s2_10_ce1                   |   1|          2|    1|          2|
    |s2_10_we0                   |   1|          2|    1|          2|
    |s2_11_address0              |   7|          3|    7|         21|
    |s2_11_ce0                   |   1|          3|    1|          3|
    |s2_11_ce1                   |   1|          2|    1|          2|
    |s2_11_we0                   |   1|          2|    1|          2|
    |s2_1_address0               |   7|          3|    7|         21|
    |s2_1_ce0                    |   1|          3|    1|          3|
    |s2_1_ce1                    |   1|          2|    1|          2|
    |s2_1_we0                    |   1|          2|    1|          2|
    |s2_2_address0               |   7|          3|    7|         21|
    |s2_2_ce0                    |   1|          3|    1|          3|
    |s2_2_ce1                    |   1|          2|    1|          2|
    |s2_2_we0                    |   1|          2|    1|          2|
    |s2_3_address0               |   7|          3|    7|         21|
    |s2_3_ce0                    |   1|          3|    1|          3|
    |s2_3_ce1                    |   1|          2|    1|          2|
    |s2_3_we0                    |   1|          2|    1|          2|
    |s2_4_address0               |   7|          3|    7|         21|
    |s2_4_ce0                    |   1|          3|    1|          3|
    |s2_4_ce1                    |   1|          2|    1|          2|
    |s2_4_we0                    |   1|          2|    1|          2|
    |s2_5_address0               |   7|          3|    7|         21|
    |s2_5_ce0                    |   1|          3|    1|          3|
    |s2_5_ce1                    |   1|          2|    1|          2|
    |s2_5_we0                    |   1|          2|    1|          2|
    |s2_6_address0               |   7|          3|    7|         21|
    |s2_6_ce0                    |   1|          3|    1|          3|
    |s2_6_ce1                    |   1|          2|    1|          2|
    |s2_6_we0                    |   1|          2|    1|          2|
    |s2_7_address0               |   7|          3|    7|         21|
    |s2_7_ce0                    |   1|          3|    1|          3|
    |s2_7_ce1                    |   1|          2|    1|          2|
    |s2_7_we0                    |   1|          2|    1|          2|
    |s2_8_address0               |   7|          3|    7|         21|
    |s2_8_ce0                    |   1|          3|    1|          3|
    |s2_8_ce1                    |   1|          2|    1|          2|
    |s2_8_we0                    |   1|          2|    1|          2|
    |s2_9_address0               |   7|          3|    7|         21|
    |s2_9_ce0                    |   1|          3|    1|          3|
    |s2_9_ce1                    |   1|          2|    1|          2|
    |s2_9_we0                    |   1|          2|    1|          2|
    |s3_address0                 |  10|          4|   10|         40|
    |s3_ce0                      |   1|          3|    1|          3|
    |s3_ce1                      |   1|          2|    1|          2|
    |s3_we0                      |   1|          2|    1|          2|
    |s3_we1                      |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 489|        273|  412|       1086|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |HP0_addr_read_reg_897                                   |  32|   0|   32|          0|
    |HP1_addr_read_reg_917                                   |  32|   0|   32|          0|
    |HP2_addr_read_reg_937                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                               |  46|   0|   46|          0|
    |ap_reg_ioackin_HP0_ARREADY                              |   1|   0|    1|          0|
    |ap_reg_ioackin_HP1_ARREADY                              |   1|   0|    1|          0|
    |ap_reg_ioackin_HP2_ARREADY                              |   1|   0|    1|          0|
    |ap_reg_ioackin_HP3_AWREADY                              |   1|   0|    1|          0|
    |ap_reg_ioackin_HP3_WREADY                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp5_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp5_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond3_reg_908_pp1_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_888_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond5_reg_928_pp2_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i1_reg_990_pp4_it1                |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i_reg_966_pp3_it1                 |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar1_reg_404_pp1_it1                    |   8|   0|    8|          0|
    |ap_reg_ppstg_indvar2_reg_416_pp2_it1                    |  11|   0|   11|          0|
    |ap_reg_ppstg_indvar_reg_392_pp0_it1                     |  10|   0|   10|          0|
    |cost_0_reg_464                                          |  32|   0|   32|          0|
    |cost_1_reg_487                                          |  32|   0|   32|          0|
    |exitcond3_reg_908                                       |   1|   0|    1|          0|
    |exitcond4_reg_888                                       |   1|   0|    1|          0|
    |exitcond5_reg_928                                       |   1|   0|    1|          0|
    |exitcond6_reg_1029                                      |   1|   0|    1|          0|
    |exitcond_i1_reg_990                                     |   1|   0|    1|          0|
    |exitcond_i_reg_966                                      |   1|   0|    1|          0|
    |grp_obj_detector_ReLU_fu_578_ap_start_ap_start_reg      |   1|   0|    1|          0|
    |grp_obj_detector_convolve_fu_521_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_obj_detector_flatten_fu_540_ap_start_ap_start_reg   |   1|   0|    1|          0|
    |grp_obj_detector_maxpool_fu_557_ap_start_ap_start_reg   |   1|   0|    1|          0|
    |grp_obj_detector_softmax_fu_532_ap_start_ap_start_reg   |   1|   0|    1|          0|
    |i1_reg_440                                              |   3|   0|    3|          0|
    |i2_reg_452                                              |   3|   0|    3|          0|
    |i_1_reg_945                                             |   3|   0|    3|          0|
    |i_2_reg_953                                             |   3|   0|    3|          0|
    |i_3_reg_961                                             |   3|   0|    3|          0|
    |i_4_reg_970                                             |  10|   0|   10|          0|
    |i_5_reg_994                                             |  10|   0|   10|          0|
    |i_i1_reg_499                                            |  10|   0|   10|          0|
    |i_i_reg_476                                             |  10|   0|   10|          0|
    |i_reg_428                                               |   3|   0|    3|          0|
    |indvar1_reg_404                                         |   8|   0|    8|          0|
    |indvar2_reg_416                                         |  11|   0|   11|          0|
    |indvar3_reg_510                                         |   2|   0|    2|          0|
    |indvar_next1_reg_912                                    |   8|   0|    8|          0|
    |indvar_next2_reg_932                                    |  11|   0|   11|          0|
    |indvar_next_reg_892                                     |  10|   0|   10|          0|
    |indvar_reg_392                                          |  10|   0|   10|          0|
    |local_res_0_reg_1014                                    |  32|   0|   32|          0|
    |local_res_1_reg_1019                                    |  32|   0|   32|          0|
    |local_res_load_phi_reg_1038                             |  32|   0|   32|          0|
    |reg_610                                                 |  32|   0|   32|          0|
    |tmp_36_reg_867                                          |  30|   0|   30|          0|
    |tmp_37_reg_872                                          |  30|   0|   30|          0|
    |tmp_38_reg_877                                          |  30|   0|   30|          0|
    |tmp_reg_862                                             |  30|   0|   30|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 637|   0|  637|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR    |  in |    5|    s_axi   |    control   |  return void |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR    |  in |    5|    s_axi   |    control   |  return void |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | obj_detector | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | obj_detector | return value |
|interrupt               | out |    1| ap_ctrl_hs | obj_detector | return value |
|m_axi_HP0_AWVALID       | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWREADY       |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWADDR        | out |   32|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWID          | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWLEN         | out |    8|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWSIZE        | out |    3|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWBURST       | out |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWLOCK        | out |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWCACHE       | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWPROT        | out |    3|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWQOS         | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWREGION      | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_AWUSER        | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WVALID        | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WREADY        |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WDATA         | out |   32|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WSTRB         | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WLAST         | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WID           | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_WUSER         | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARVALID       | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARREADY       |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARADDR        | out |   32|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARID          | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARLEN         | out |    8|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARSIZE        | out |    3|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARBURST       | out |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARLOCK        | out |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARCACHE       | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARPROT        | out |    3|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARQOS         | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARREGION      | out |    4|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_ARUSER        | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RVALID        |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RREADY        | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RDATA         |  in |   32|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RLAST         |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RID           |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RUSER         |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_RRESP         |  in |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_BVALID        |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_BREADY        | out |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_BRESP         |  in |    2|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_BID           |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP0_BUSER         |  in |    1|    m_axi   |      HP0     |    pointer   |
|m_axi_HP1_AWVALID       | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWREADY       |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWADDR        | out |   32|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWID          | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWLEN         | out |    8|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWSIZE        | out |    3|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWBURST       | out |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWLOCK        | out |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWCACHE       | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWPROT        | out |    3|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWQOS         | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWREGION      | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_AWUSER        | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WVALID        | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WREADY        |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WDATA         | out |   32|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WSTRB         | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WLAST         | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WID           | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_WUSER         | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARVALID       | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARREADY       |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARADDR        | out |   32|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARID          | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARLEN         | out |    8|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARSIZE        | out |    3|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARBURST       | out |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARLOCK        | out |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARCACHE       | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARPROT        | out |    3|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARQOS         | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARREGION      | out |    4|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_ARUSER        | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RVALID        |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RREADY        | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RDATA         |  in |   32|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RLAST         |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RID           |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RUSER         |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_RRESP         |  in |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_BVALID        |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_BREADY        | out |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_BRESP         |  in |    2|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_BID           |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP1_BUSER         |  in |    1|    m_axi   |      HP1     |    pointer   |
|m_axi_HP2_AWVALID       | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWREADY       |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWADDR        | out |   32|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWID          | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWLEN         | out |    8|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWSIZE        | out |    3|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWBURST       | out |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWLOCK        | out |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWCACHE       | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWPROT        | out |    3|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWQOS         | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWREGION      | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_AWUSER        | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WVALID        | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WREADY        |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WDATA         | out |   32|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WSTRB         | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WLAST         | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WID           | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_WUSER         | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARVALID       | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARREADY       |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARADDR        | out |   32|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARID          | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARLEN         | out |    8|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARSIZE        | out |    3|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARBURST       | out |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARLOCK        | out |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARCACHE       | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARPROT        | out |    3|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARQOS         | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARREGION      | out |    4|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_ARUSER        | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RVALID        |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RREADY        | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RDATA         |  in |   32|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RLAST         |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RID           |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RUSER         |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_RRESP         |  in |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_BVALID        |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_BREADY        | out |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_BRESP         |  in |    2|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_BID           |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP2_BUSER         |  in |    1|    m_axi   |      HP2     |    pointer   |
|m_axi_HP3_AWVALID       | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWREADY       |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWADDR        | out |   32|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWID          | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWLEN         | out |    8|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWSIZE        | out |    3|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWBURST       | out |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWLOCK        | out |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWCACHE       | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWPROT        | out |    3|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWQOS         | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWREGION      | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_AWUSER        | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WVALID        | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WREADY        |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WDATA         | out |   32|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WSTRB         | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WLAST         | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WID           | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_WUSER         | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARVALID       | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARREADY       |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARADDR        | out |   32|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARID          | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARLEN         | out |    8|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARSIZE        | out |    3|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARBURST       | out |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARLOCK        | out |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARCACHE       | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARPROT        | out |    3|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARQOS         | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARREGION      | out |    4|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_ARUSER        | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RVALID        |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RREADY        | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RDATA         |  in |   32|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RLAST         |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RID           |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RUSER         |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_RRESP         |  in |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_BVALID        |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_BREADY        | out |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_BRESP         |  in |    2|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_BID           |  in |    1|    m_axi   |      HP3     |    pointer   |
|m_axi_HP3_BUSER         |  in |    1|    m_axi   |      HP3     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

