{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "!pip install docling"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "g9A6rPt8NunE",
        "outputId": "808ecf77-b542-4513-e57f-5fd6086e8296"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Collecting docling\n",
            "  Downloading docling-2.28.4-py3-none-any.whl.metadata (10.0 kB)\n",
            "Requirement already satisfied: beautifulsoup4<5.0.0,>=4.12.3 in /usr/local/lib/python3.11/dist-packages (from docling) (4.13.3)\n",
            "Requirement already satisfied: certifi>=2024.7.4 in /usr/local/lib/python3.11/dist-packages (from docling) (2025.1.31)\n",
            "Collecting docling-core<3.0.0,>=2.24.1 (from docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading docling_core-2.25.0-py3-none-any.whl.metadata (5.8 kB)\n",
            "Collecting docling-ibm-models<4.0.0,>=3.4.0 (from docling)\n",
            "  Downloading docling_ibm_models-3.4.1-py3-none-any.whl.metadata (7.4 kB)\n",
            "Collecting docling-parse<5.0.0,>=4.0.0 (from docling)\n",
            "  Downloading docling_parse-4.0.0-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (9.6 kB)\n",
            "Collecting easyocr<2.0,>=1.7 (from docling)\n",
            "  Downloading easyocr-1.7.2-py3-none-any.whl.metadata (10 kB)\n",
            "Collecting filetype<2.0.0,>=1.2.0 (from docling)\n",
            "  Downloading filetype-1.2.0-py2.py3-none-any.whl.metadata (6.5 kB)\n",
            "Requirement already satisfied: huggingface_hub<1,>=0.23 in /usr/local/lib/python3.11/dist-packages (from docling) (0.29.3)\n",
            "Requirement already satisfied: lxml<6.0.0,>=4.0.0 in /usr/local/lib/python3.11/dist-packages (from docling) (5.3.1)\n",
            "Collecting marko<3.0.0,>=2.1.2 (from docling)\n",
            "  Downloading marko-2.1.2-py3-none-any.whl.metadata (4.5 kB)\n",
            "Requirement already satisfied: openpyxl<4.0.0,>=3.1.5 in /usr/local/lib/python3.11/dist-packages (from docling) (3.1.5)\n",
            "Requirement already satisfied: pandas<3.0.0,>=2.1.4 in /usr/local/lib/python3.11/dist-packages (from docling) (2.2.2)\n",
            "Requirement already satisfied: pillow<12.0.0,>=10.0.0 in /usr/local/lib/python3.11/dist-packages (from docling) (11.1.0)\n",
            "Requirement already satisfied: pluggy<2.0.0,>=1.0.0 in /usr/local/lib/python3.11/dist-packages (from docling) (1.5.0)\n",
            "Requirement already satisfied: pydantic<3.0.0,>=2.0.0 in /usr/local/lib/python3.11/dist-packages (from docling) (2.11.0)\n",
            "Collecting pydantic-settings<3.0.0,>=2.3.0 (from docling)\n",
            "  Downloading pydantic_settings-2.8.1-py3-none-any.whl.metadata (3.5 kB)\n",
            "Collecting pylatexenc<3.0,>=2.10 (from docling)\n",
            "  Downloading pylatexenc-2.10.tar.gz (162 kB)\n",
            "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m162.6/162.6 kB\u001b[0m \u001b[31m1.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25h  Preparing metadata (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "Collecting pypdfium2<5.0.0,>=4.30.0 (from docling)\n",
            "  Downloading pypdfium2-4.30.1-py3-none-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (48 kB)\n",
            "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m48.2/48.2 kB\u001b[0m \u001b[31m2.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hCollecting python-docx<2.0.0,>=1.1.2 (from docling)\n",
            "  Downloading python_docx-1.1.2-py3-none-any.whl.metadata (2.0 kB)\n",
            "Collecting python-pptx<2.0.0,>=1.0.2 (from docling)\n",
            "  Downloading python_pptx-1.0.2-py3-none-any.whl.metadata (2.5 kB)\n",
            "Requirement already satisfied: requests<3.0.0,>=2.32.2 in /usr/local/lib/python3.11/dist-packages (from docling) (2.32.3)\n",
            "Collecting rtree<2.0.0,>=1.3.0 (from docling)\n",
            "  Downloading rtree-1.4.0-py3-none-manylinux2014_x86_64.manylinux_2_17_x86_64.whl.metadata (2.1 kB)\n",
            "Requirement already satisfied: scipy<2.0.0,>=1.6.0 in /usr/local/lib/python3.11/dist-packages (from docling) (1.14.1)\n",
            "Requirement already satisfied: tqdm<5.0.0,>=4.65.0 in /usr/local/lib/python3.11/dist-packages (from docling) (4.67.1)\n",
            "Collecting typer<0.13.0,>=0.12.5 (from docling)\n",
            "  Downloading typer-0.12.5-py3-none-any.whl.metadata (15 kB)\n",
            "Requirement already satisfied: soupsieve>1.2 in /usr/local/lib/python3.11/dist-packages (from beautifulsoup4<5.0.0,>=4.12.3->docling) (2.6)\n",
            "Requirement already satisfied: typing-extensions>=4.0.0 in /usr/local/lib/python3.11/dist-packages (from beautifulsoup4<5.0.0,>=4.12.3->docling) (4.13.0)\n",
            "Collecting jsonref<2.0.0,>=1.1.0 (from docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading jsonref-1.1.0-py3-none-any.whl.metadata (2.7 kB)\n",
            "Requirement already satisfied: jsonschema<5.0.0,>=4.16.0 in /usr/local/lib/python3.11/dist-packages (from docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (4.23.0)\n",
            "Collecting latex2mathml<4.0.0,>=3.77.0 (from docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading latex2mathml-3.77.0-py3-none-any.whl.metadata (14 kB)\n",
            "Requirement already satisfied: pyyaml<7.0.0,>=5.1 in /usr/local/lib/python3.11/dist-packages (from docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (6.0.2)\n",
            "Requirement already satisfied: tabulate<0.10.0,>=0.9.0 in /usr/local/lib/python3.11/dist-packages (from docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (0.9.0)\n",
            "Collecting semchunk<3.0.0,>=2.2.0 (from docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading semchunk-2.2.2-py3-none-any.whl.metadata (10 kB)\n",
            "Requirement already satisfied: transformers<5.0.0,>=4.34.0 in /usr/local/lib/python3.11/dist-packages (from docling-core[chunking]<3.0.0,>=2.24.1->docling) (4.50.2)\n",
            "Collecting jsonlines<4.0.0,>=3.1.0 (from docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading jsonlines-3.1.0-py3-none-any.whl.metadata (1.7 kB)\n",
            "Requirement already satisfied: numpy<3.0.0,>=1.24.4 in /usr/local/lib/python3.11/dist-packages (from docling-ibm-models<4.0.0,>=3.4.0->docling) (2.0.2)\n",
            "Requirement already satisfied: opencv-python-headless<5.0.0.0,>=4.6.0.66 in /usr/local/lib/python3.11/dist-packages (from docling-ibm-models<4.0.0,>=3.4.0->docling) (4.11.0.86)\n",
            "Requirement already satisfied: safetensors<1,>=0.4.3 in /usr/local/lib/python3.11/dist-packages (from safetensors[torch]<1,>=0.4.3->docling-ibm-models<4.0.0,>=3.4.0->docling) (0.5.3)\n",
            "Requirement already satisfied: torch<3.0.0,>=2.2.2 in /usr/local/lib/python3.11/dist-packages (from docling-ibm-models<4.0.0,>=3.4.0->docling) (2.6.0+cu124)\n",
            "Requirement already satisfied: torchvision<1,>=0 in /usr/local/lib/python3.11/dist-packages (from docling-ibm-models<4.0.0,>=3.4.0->docling) (0.21.0+cu124)\n",
            "Requirement already satisfied: scikit-image in /usr/local/lib/python3.11/dist-packages (from easyocr<2.0,>=1.7->docling) (0.25.2)\n",
            "Collecting python-bidi (from easyocr<2.0,>=1.7->docling)\n",
            "  Downloading python_bidi-0.6.6-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (4.9 kB)\n",
            "Requirement already satisfied: Shapely in /usr/local/lib/python3.11/dist-packages (from easyocr<2.0,>=1.7->docling) (2.0.7)\n",
            "Collecting pyclipper (from easyocr<2.0,>=1.7->docling)\n",
            "  Downloading pyclipper-1.3.0.post6-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (9.0 kB)\n",
            "Collecting ninja (from easyocr<2.0,>=1.7->docling)\n",
            "  Downloading ninja-1.11.1.4-py3-none-manylinux_2_12_x86_64.manylinux2010_x86_64.whl.metadata (5.0 kB)\n",
            "Requirement already satisfied: filelock in /usr/local/lib/python3.11/dist-packages (from huggingface_hub<1,>=0.23->docling) (3.18.0)\n",
            "Requirement already satisfied: fsspec>=2023.5.0 in /usr/local/lib/python3.11/dist-packages (from huggingface_hub<1,>=0.23->docling) (2025.3.0)\n",
            "Requirement already satisfied: packaging>=20.9 in /usr/local/lib/python3.11/dist-packages (from huggingface_hub<1,>=0.23->docling) (24.2)\n",
            "Requirement already satisfied: et-xmlfile in /usr/local/lib/python3.11/dist-packages (from openpyxl<4.0.0,>=3.1.5->docling) (2.0.0)\n",
            "Requirement already satisfied: python-dateutil>=2.8.2 in /usr/local/lib/python3.11/dist-packages (from pandas<3.0.0,>=2.1.4->docling) (2.8.2)\n",
            "Requirement already satisfied: pytz>=2020.1 in /usr/local/lib/python3.11/dist-packages (from pandas<3.0.0,>=2.1.4->docling) (2025.2)\n",
            "Requirement already satisfied: tzdata>=2022.7 in /usr/local/lib/python3.11/dist-packages (from pandas<3.0.0,>=2.1.4->docling) (2025.2)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.11/dist-packages (from pydantic<3.0.0,>=2.0.0->docling) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.33.0 in /usr/local/lib/python3.11/dist-packages (from pydantic<3.0.0,>=2.0.0->docling) (2.33.0)\n",
            "Requirement already satisfied: typing-inspection>=0.4.0 in /usr/local/lib/python3.11/dist-packages (from pydantic<3.0.0,>=2.0.0->docling) (0.4.0)\n",
            "Collecting python-dotenv>=0.21.0 (from pydantic-settings<3.0.0,>=2.3.0->docling)\n",
            "  Downloading python_dotenv-1.1.0-py3-none-any.whl.metadata (24 kB)\n",
            "Collecting XlsxWriter>=0.5.7 (from python-pptx<2.0.0,>=1.0.2->docling)\n",
            "  Downloading XlsxWriter-3.2.2-py3-none-any.whl.metadata (2.8 kB)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.11/dist-packages (from requests<3.0.0,>=2.32.2->docling) (3.4.1)\n",
            "Requirement already satisfied: idna<4,>=2.5 in /usr/local/lib/python3.11/dist-packages (from requests<3.0.0,>=2.32.2->docling) (3.10)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in /usr/local/lib/python3.11/dist-packages (from requests<3.0.0,>=2.32.2->docling) (2.3.0)\n",
            "Requirement already satisfied: click>=8.0.0 in /usr/local/lib/python3.11/dist-packages (from typer<0.13.0,>=0.12.5->docling) (8.1.8)\n",
            "Requirement already satisfied: shellingham>=1.3.0 in /usr/local/lib/python3.11/dist-packages (from typer<0.13.0,>=0.12.5->docling) (1.5.4)\n",
            "Requirement already satisfied: rich>=10.11.0 in /usr/local/lib/python3.11/dist-packages (from typer<0.13.0,>=0.12.5->docling) (13.9.4)\n",
            "Requirement already satisfied: attrs>=19.2.0 in /usr/local/lib/python3.11/dist-packages (from jsonlines<4.0.0,>=3.1.0->docling-ibm-models<4.0.0,>=3.4.0->docling) (25.3.0)\n",
            "Requirement already satisfied: jsonschema-specifications>=2023.03.6 in /usr/local/lib/python3.11/dist-packages (from jsonschema<5.0.0,>=4.16.0->docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (2024.10.1)\n",
            "Requirement already satisfied: referencing>=0.28.4 in /usr/local/lib/python3.11/dist-packages (from jsonschema<5.0.0,>=4.16.0->docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (0.36.2)\n",
            "Requirement already satisfied: rpds-py>=0.7.1 in /usr/local/lib/python3.11/dist-packages (from jsonschema<5.0.0,>=4.16.0->docling-core<3.0.0,>=2.24.1->docling-core[chunking]<3.0.0,>=2.24.1->docling) (0.24.0)\n",
            "Requirement already satisfied: six>=1.5 in /usr/local/lib/python3.11/dist-packages (from python-dateutil>=2.8.2->pandas<3.0.0,>=2.1.4->docling) (1.17.0)\n",
            "Requirement already satisfied: markdown-it-py>=2.2.0 in /usr/local/lib/python3.11/dist-packages (from rich>=10.11.0->typer<0.13.0,>=0.12.5->docling) (3.0.0)\n",
            "Requirement already satisfied: pygments<3.0.0,>=2.13.0 in /usr/local/lib/python3.11/dist-packages (from rich>=10.11.0->typer<0.13.0,>=0.12.5->docling) (2.18.0)\n",
            "Collecting mpire[dill] (from semchunk<3.0.0,>=2.2.0->docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading mpire-2.10.2-py3-none-any.whl.metadata (14 kB)\n",
            "Requirement already satisfied: networkx in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (3.4.2)\n",
            "Requirement already satisfied: jinja2 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (3.1.6)\n",
            "Collecting nvidia-cuda-nvrtc-cu12==12.4.127 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cuda_nvrtc_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Collecting nvidia-cuda-runtime-cu12==12.4.127 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cuda_runtime_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Collecting nvidia-cuda-cupti-cu12==12.4.127 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cuda_cupti_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl.metadata (1.6 kB)\n",
            "Collecting nvidia-cudnn-cu12==9.1.0.70 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cudnn_cu12-9.1.0.70-py3-none-manylinux2014_x86_64.whl.metadata (1.6 kB)\n",
            "Collecting nvidia-cublas-cu12==12.4.5.8 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cublas_cu12-12.4.5.8-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Collecting nvidia-cufft-cu12==11.2.1.3 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cufft_cu12-11.2.1.3-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Collecting nvidia-curand-cu12==10.3.5.147 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_curand_cu12-10.3.5.147-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Collecting nvidia-cusolver-cu12==11.6.1.9 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cusolver_cu12-11.6.1.9-py3-none-manylinux2014_x86_64.whl.metadata (1.6 kB)\n",
            "Collecting nvidia-cusparse-cu12==12.3.1.170 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_cusparse_cu12-12.3.1.170-py3-none-manylinux2014_x86_64.whl.metadata (1.6 kB)\n",
            "Requirement already satisfied: nvidia-cusparselt-cu12==0.6.2 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (0.6.2)\n",
            "Requirement already satisfied: nvidia-nccl-cu12==2.21.5 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (2.21.5)\n",
            "Requirement already satisfied: nvidia-nvtx-cu12==12.4.127 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (12.4.127)\n",
            "Collecting nvidia-nvjitlink-cu12==12.4.127 (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling)\n",
            "  Downloading nvidia_nvjitlink_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
            "Requirement already satisfied: triton==3.2.0 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (3.2.0)\n",
            "Requirement already satisfied: sympy==1.13.1 in /usr/local/lib/python3.11/dist-packages (from torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (1.13.1)\n",
            "Requirement already satisfied: mpmath<1.4,>=1.1.0 in /usr/local/lib/python3.11/dist-packages (from sympy==1.13.1->torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (1.3.0)\n",
            "Requirement already satisfied: regex!=2019.12.17 in /usr/local/lib/python3.11/dist-packages (from transformers<5.0.0,>=4.34.0->docling-core[chunking]<3.0.0,>=2.24.1->docling) (2024.11.6)\n",
            "Requirement already satisfied: tokenizers<0.22,>=0.21 in /usr/local/lib/python3.11/dist-packages (from transformers<5.0.0,>=4.34.0->docling-core[chunking]<3.0.0,>=2.24.1->docling) (0.21.1)\n",
            "Requirement already satisfied: imageio!=2.35.0,>=2.33 in /usr/local/lib/python3.11/dist-packages (from scikit-image->easyocr<2.0,>=1.7->docling) (2.37.0)\n",
            "Requirement already satisfied: tifffile>=2022.8.12 in /usr/local/lib/python3.11/dist-packages (from scikit-image->easyocr<2.0,>=1.7->docling) (2025.3.13)\n",
            "Requirement already satisfied: lazy-loader>=0.4 in /usr/local/lib/python3.11/dist-packages (from scikit-image->easyocr<2.0,>=1.7->docling) (0.4)\n",
            "Requirement already satisfied: mdurl~=0.1 in /usr/local/lib/python3.11/dist-packages (from markdown-it-py>=2.2.0->rich>=10.11.0->typer<0.13.0,>=0.12.5->docling) (0.1.2)\n",
            "Requirement already satisfied: MarkupSafe>=2.0 in /usr/local/lib/python3.11/dist-packages (from jinja2->torch<3.0.0,>=2.2.2->docling-ibm-models<4.0.0,>=3.4.0->docling) (3.0.2)\n",
            "Collecting multiprocess>=0.70.15 (from mpire[dill]->semchunk<3.0.0,>=2.2.0->docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading multiprocess-0.70.17-py311-none-any.whl.metadata (7.2 kB)\n",
            "Collecting dill>=0.3.9 (from multiprocess>=0.70.15->mpire[dill]->semchunk<3.0.0,>=2.2.0->docling-core[chunking]<3.0.0,>=2.24.1->docling)\n",
            "  Downloading dill-0.3.9-py3-none-any.whl.metadata (10 kB)\n",
            "Downloading docling-2.28.4-py3-none-any.whl (160 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m160.4/160.4 kB\u001b[0m \u001b[31m11.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading docling_core-2.25.0-py3-none-any.whl (121 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m121.9/121.9 kB\u001b[0m \u001b[31m8.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading docling_ibm_models-3.4.1-py3-none-any.whl (80 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m80.9/80.9 kB\u001b[0m \u001b[31m6.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading docling_parse-4.0.0-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (15.1 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m15.1/15.1 MB\u001b[0m \u001b[31m62.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading easyocr-1.7.2-py3-none-any.whl (2.9 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.9/2.9 MB\u001b[0m \u001b[31m90.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading filetype-1.2.0-py2.py3-none-any.whl (19 kB)\n",
            "Downloading marko-2.1.2-py3-none-any.whl (42 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m42.1/42.1 kB\u001b[0m \u001b[31m3.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading pydantic_settings-2.8.1-py3-none-any.whl (30 kB)\n",
            "Downloading pypdfium2-4.30.1-py3-none-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (2.9 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.9/2.9 MB\u001b[0m \u001b[31m78.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading python_docx-1.1.2-py3-none-any.whl (244 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m244.3/244.3 kB\u001b[0m \u001b[31m19.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading python_pptx-1.0.2-py3-none-any.whl (472 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m472.8/472.8 kB\u001b[0m \u001b[31m32.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading rtree-1.4.0-py3-none-manylinux2014_x86_64.manylinux_2_17_x86_64.whl (541 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m541.1/541.1 kB\u001b[0m \u001b[31m36.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading typer-0.12.5-py3-none-any.whl (47 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m47.3/47.3 kB\u001b[0m \u001b[31m3.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading jsonlines-3.1.0-py3-none-any.whl (8.6 kB)\n",
            "Downloading jsonref-1.1.0-py3-none-any.whl (9.4 kB)\n",
            "Downloading latex2mathml-3.77.0-py3-none-any.whl (73 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m73.7/73.7 kB\u001b[0m \u001b[31m7.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading python_dotenv-1.1.0-py3-none-any.whl (20 kB)\n",
            "Downloading semchunk-2.2.2-py3-none-any.whl (10 kB)\n",
            "Downloading nvidia_cublas_cu12-12.4.5.8-py3-none-manylinux2014_x86_64.whl (363.4 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m363.4/363.4 MB\u001b[0m \u001b[31m4.3 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cuda_cupti_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl (13.8 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m13.8/13.8 MB\u001b[0m \u001b[31m61.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cuda_nvrtc_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl (24.6 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m24.6/24.6 MB\u001b[0m \u001b[31m51.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cuda_runtime_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl (883 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m883.7/883.7 kB\u001b[0m \u001b[31m34.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cudnn_cu12-9.1.0.70-py3-none-manylinux2014_x86_64.whl (664.8 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m664.8/664.8 MB\u001b[0m \u001b[31m2.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cufft_cu12-11.2.1.3-py3-none-manylinux2014_x86_64.whl (211.5 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m211.5/211.5 MB\u001b[0m \u001b[31m5.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_curand_cu12-10.3.5.147-py3-none-manylinux2014_x86_64.whl (56.3 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m56.3/56.3 MB\u001b[0m \u001b[31m12.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cusolver_cu12-11.6.1.9-py3-none-manylinux2014_x86_64.whl (127.9 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m127.9/127.9 MB\u001b[0m \u001b[31m7.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_cusparse_cu12-12.3.1.170-py3-none-manylinux2014_x86_64.whl (207.5 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m207.5/207.5 MB\u001b[0m \u001b[31m6.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading nvidia_nvjitlink_cu12-12.4.127-py3-none-manylinux2014_x86_64.whl (21.1 MB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m21.1/21.1 MB\u001b[0m \u001b[31m58.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading XlsxWriter-3.2.2-py3-none-any.whl (165 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m165.1/165.1 kB\u001b[0m \u001b[31m11.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading ninja-1.11.1.4-py3-none-manylinux_2_12_x86_64.manylinux2010_x86_64.whl (422 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m422.8/422.8 kB\u001b[0m \u001b[31m30.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading pyclipper-1.3.0.post6-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (969 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m969.6/969.6 kB\u001b[0m \u001b[31m46.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading python_bidi-0.6.6-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (292 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m292.9/292.9 kB\u001b[0m \u001b[31m23.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading multiprocess-0.70.17-py311-none-any.whl (144 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m144.3/144.3 kB\u001b[0m \u001b[31m13.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading mpire-2.10.2-py3-none-any.whl (272 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m272.8/272.8 kB\u001b[0m \u001b[31m23.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hDownloading dill-0.3.9-py3-none-any.whl (119 kB)\n",
            "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m119.4/119.4 kB\u001b[0m \u001b[31m10.7 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hBuilding wheels for collected packages: pylatexenc\n",
            "  Building wheel for pylatexenc (setup.py) ... \u001b[?25l\u001b[?25hdone\n",
            "  Created wheel for pylatexenc: filename=pylatexenc-2.10-py3-none-any.whl size=136817 sha256=ad99cb882b3f2aa05dc89ad43039ede18a22e0dd670d69dc951d6b7d483860c7\n",
            "  Stored in directory: /root/.cache/pip/wheels/b1/7a/33/9fdd892f784ed4afda62b685ae3703adf4c91aa0f524c28f03\n",
            "Successfully built pylatexenc\n",
            "Installing collected packages: python-bidi, pylatexenc, pyclipper, filetype, XlsxWriter, rtree, python-dotenv, python-docx, pypdfium2, nvidia-nvjitlink-cu12, nvidia-curand-cu12, nvidia-cufft-cu12, nvidia-cuda-runtime-cu12, nvidia-cuda-nvrtc-cu12, nvidia-cuda-cupti-cu12, nvidia-cublas-cu12, ninja, mpire, marko, latex2mathml, jsonref, jsonlines, dill, python-pptx, nvidia-cusparse-cu12, nvidia-cudnn-cu12, multiprocess, typer, pydantic-settings, nvidia-cusolver-cu12, semchunk, docling-core, docling-parse, easyocr, docling-ibm-models, docling\n",
            "  Attempting uninstall: nvidia-nvjitlink-cu12\n",
            "    Found existing installation: nvidia-nvjitlink-cu12 12.5.82\n",
            "    Uninstalling nvidia-nvjitlink-cu12-12.5.82:\n",
            "      Successfully uninstalled nvidia-nvjitlink-cu12-12.5.82\n",
            "  Attempting uninstall: nvidia-curand-cu12\n",
            "    Found existing installation: nvidia-curand-cu12 10.3.6.82\n",
            "    Uninstalling nvidia-curand-cu12-10.3.6.82:\n",
            "      Successfully uninstalled nvidia-curand-cu12-10.3.6.82\n",
            "  Attempting uninstall: nvidia-cufft-cu12\n",
            "    Found existing installation: nvidia-cufft-cu12 11.2.3.61\n",
            "    Uninstalling nvidia-cufft-cu12-11.2.3.61:\n",
            "      Successfully uninstalled nvidia-cufft-cu12-11.2.3.61\n",
            "  Attempting uninstall: nvidia-cuda-runtime-cu12\n",
            "    Found existing installation: nvidia-cuda-runtime-cu12 12.5.82\n",
            "    Uninstalling nvidia-cuda-runtime-cu12-12.5.82:\n",
            "      Successfully uninstalled nvidia-cuda-runtime-cu12-12.5.82\n",
            "  Attempting uninstall: nvidia-cuda-nvrtc-cu12\n",
            "    Found existing installation: nvidia-cuda-nvrtc-cu12 12.5.82\n",
            "    Uninstalling nvidia-cuda-nvrtc-cu12-12.5.82:\n",
            "      Successfully uninstalled nvidia-cuda-nvrtc-cu12-12.5.82\n",
            "  Attempting uninstall: nvidia-cuda-cupti-cu12\n",
            "    Found existing installation: nvidia-cuda-cupti-cu12 12.5.82\n",
            "    Uninstalling nvidia-cuda-cupti-cu12-12.5.82:\n",
            "      Successfully uninstalled nvidia-cuda-cupti-cu12-12.5.82\n",
            "  Attempting uninstall: nvidia-cublas-cu12\n",
            "    Found existing installation: nvidia-cublas-cu12 12.5.3.2\n",
            "    Uninstalling nvidia-cublas-cu12-12.5.3.2:\n",
            "      Successfully uninstalled nvidia-cublas-cu12-12.5.3.2\n",
            "  Attempting uninstall: nvidia-cusparse-cu12\n",
            "    Found existing installation: nvidia-cusparse-cu12 12.5.1.3\n",
            "    Uninstalling nvidia-cusparse-cu12-12.5.1.3:\n",
            "      Successfully uninstalled nvidia-cusparse-cu12-12.5.1.3\n",
            "  Attempting uninstall: nvidia-cudnn-cu12\n",
            "    Found existing installation: nvidia-cudnn-cu12 9.3.0.75\n",
            "    Uninstalling nvidia-cudnn-cu12-9.3.0.75:\n",
            "      Successfully uninstalled nvidia-cudnn-cu12-9.3.0.75\n",
            "  Attempting uninstall: typer\n",
            "    Found existing installation: typer 0.15.2\n",
            "    Uninstalling typer-0.15.2:\n",
            "      Successfully uninstalled typer-0.15.2\n",
            "  Attempting uninstall: nvidia-cusolver-cu12\n",
            "    Found existing installation: nvidia-cusolver-cu12 11.6.3.83\n",
            "    Uninstalling nvidia-cusolver-cu12-11.6.3.83:\n",
            "      Successfully uninstalled nvidia-cusolver-cu12-11.6.3.83\n",
            "Successfully installed XlsxWriter-3.2.2 dill-0.3.9 docling-2.28.4 docling-core-2.25.0 docling-ibm-models-3.4.1 docling-parse-4.0.0 easyocr-1.7.2 filetype-1.2.0 jsonlines-3.1.0 jsonref-1.1.0 latex2mathml-3.77.0 marko-2.1.2 mpire-2.10.2 multiprocess-0.70.17 ninja-1.11.1.4 nvidia-cublas-cu12-12.4.5.8 nvidia-cuda-cupti-cu12-12.4.127 nvidia-cuda-nvrtc-cu12-12.4.127 nvidia-cuda-runtime-cu12-12.4.127 nvidia-cudnn-cu12-9.1.0.70 nvidia-cufft-cu12-11.2.1.3 nvidia-curand-cu12-10.3.5.147 nvidia-cusolver-cu12-11.6.1.9 nvidia-cusparse-cu12-12.3.1.170 nvidia-nvjitlink-cu12-12.4.127 pyclipper-1.3.0.post6 pydantic-settings-2.8.1 pylatexenc-2.10 pypdfium2-4.30.1 python-bidi-0.6.6 python-docx-1.1.2 python-dotenv-1.1.0 python-pptx-1.0.2 rtree-1.4.0 semchunk-2.2.2 typer-0.12.5\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "6PBjElgmNT_t",
        "outputId": "8fead746-a7ff-4e77-8617-01e67c7374ff"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stderr",
          "text": [
            "WARNING:easyocr.easyocr:Downloading detection model, please wait. This may take several minutes depending upon your network connection.\n",
            "WARNING:easyocr.easyocr:Downloading recognition model, please wait. This may take several minutes depending upon your network connection.\n",
            "/usr/local/lib/python3.11/dist-packages/huggingface_hub/utils/_auth.py:94: UserWarning: \n",
            "The secret `HF_TOKEN` does not exist in your Colab secrets.\n",
            "To authenticate with the Hugging Face Hub, create a token in your settings tab (https://huggingface.co/settings/tokens), set it as secret in your Google Colab and restart your session.\n",
            "You will be able to reuse this secret in all of your notebooks.\n",
            "Please note that authentication is recommended but still optional to access public models or datasets.\n",
            "  warnings.warn(\n"
          ]
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Arrive Technologies Inc.\n",
            "\n",
            "## Guidelines\n",
            "\n",
            "## ATVN\n",
            "\n",
            "## Verilog Coding Standards\n",
            "\n",
            "Abstract: This  document  describes  the  Verilog  Programming  Style  to  be  used  in  the  logic development. A Set of conventions is described covering various constructs of the language. These conventions  are  intended  to  provide  a  high  level  of  uniformity  in  the  code  produced  by  different programmers thus achieving readability and maintainability.\n",
            "\n",
            "Revision:\n",
            "\n",
            "3.1\n",
            "\n",
            "Last Updated:\n",
            "\n",
            "03-Aug-06\n",
            "\n",
            "Author:\n",
            "\n",
            "- AT ASIC Design Group\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "This controlled document is the proprietary of Arrive Technologies Inc..\n",
            "\n",
            "Any duplication, reproduction, or transmission to unauthorized parties is prohibited.\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "## Document History\n",
            "\n",
            "|   Revision | Date      | Description                    |\n",
            "|------------|-----------|--------------------------------|\n",
            "|        1   | May 2001  | Initial Version                |\n",
            "|        2   | Jan 2003  | Changed for new RED-BLUE chips |\n",
            "|        3   | July 2003 | After a review on July-29-03   |\n",
            "|        3.1 | Aug 2006  | New Template updated           |\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "## Contents\n",
            "\n",
            "| 1.        | Abstract .................................................................................................................................... 1                                                                                                                      |\n",
            "|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\n",
            "| 2.        | Acronyms ................................................................................................................................. 1                                                                                                                         |\n",
            "| 3.        | Related Documents.................................................................................................................. 1                                                                                                                                |\n",
            "| 4.        | Requirements........................................................................................................................... 1                                                                                                                            |\n",
            "| 5.        | Revision Changes.................................................................................................................... 1                                                                                                                               |\n",
            "| 6.        | Verilog Programming Conventions ........................................................................................ 1 Layout Conventions................................................................................................................ 1      |\n",
            "| 6.1.      | 6.1.1. Source File Layout .......................................................................................................... 1                                                                                                                               |\n",
            "| 6.1.2.    | Testbench File Layout ..................................................................................................... 2                                                                                                                                        |\n",
            "| 6.1.3.    | Testcase File Layout ....................................................................................................... 3                                                                                                                                       |\n",
            "| 6.1.4.    | Function Layout............................................................................................................... 3                                                                                                                                     |\n",
            "| 6.1.5.    | Code Layout.................................................................................................................... 3                                                                                                                                    |\n",
            "| 6.1.5.1.  | Vertical Spacing ....................................................................................................... 3 6.1.5.2. Horizontal Spacing ................................................................................................... 4         |\n",
            "| 6.1.5.3.  | Indentation ............................................................................................................... 4                                                                                                                                        |\n",
            "| 6.1.5.4.  | Comments................................................................................................................                                                                                                                                             |\n",
            "| 6.2.      | Naming Conventions ..............................................................................................................                                                                                                                                    |\n",
            "| 6.2.1.    | Source, Testbench, and Testcase File Names................................................................ 6                                                                                                                                                         |\n",
            "|           | 5 6                                                                                                                                                                                                                                                                  |\n",
            "| 6.2.2.    | Reset Signal Name ......................................................................................................... 7 7                                                                                                                                      |\n",
            "| 6.2.3.    | Clock Tree Signal Name..................................................................................................                                                                                                                                             |\n",
            "| 6.2.4.    | Constant Names.............................................................................................................. 7                                                                                                                                       |\n",
            "|           | Wire and Register Names ............................................................................................... 7                                                                                                                                            |\n",
            "| 6.2.6.    |                                                                                                                                                                                                                                                                      |\n",
            "| 6.2.7.    | Active Low Variable Names............................................................................................. 7                                                                                                                                             |\n",
            "| 6.3.      | Complex Conditionals............................................................................................................. 8                                                                                                                                  |\n",
            "| 6.4.      | RTL Mandatory....................................................................................................................... 8                                                                                                                               |\n",
            "| 6.5. 6.6. | Project Hierarchy.................................................................................................................... 9 Other Important Considerations.............................................................................................. |\n",
            "| 7.        | 9 About This Document.............................................................................................................. 9                                                                                                                                |\n",
            "\n",
            "## Figures\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "## 1. Abstract\n",
            "\n",
            "The purpose of this document is to define one style of programming in Verilog.  All non-optional rules and recommendations provided in this document are followed when developing Arrive Technologies logic level. These rules and recommendations are intended to encourage higher quality code in terms of uniformity, readability, robustness, reliability and maintainability. It also allows programmers to work on code written by others with fewer overheads in adjusting to stylistic differences.\n",
            "\n",
            "## 2. Acronyms\n",
            "\n",
            "Empty section.\n",
            "\n",
            "## 3. Related Documents\n",
            "\n",
            "Empty section.\n",
            "\n",
            "## 4. Requirements\n",
            "\n",
            "Empty section.\n",
            "\n",
            "## 5. Revision Changes\n",
            "\n",
            "| Revision   | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |\n",
            "|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\n",
            "| 3.1        | 1. New Template Updated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |\n",
            "| 3.0        | 1. Changed source code header (6.1.1) 2. Changed the way to name inputs and outputs: removing prefix i for input, prefix o for output (6.2.3). 3. Changed the way to name wires and registers: removing prefix w for wire, prefix r for register 4. Changed the way to name active low signal: adding suffix _ (underscore) for active low signal 5. Removed the Style 1 in Project Hierarchy section (6.5) 6. Changed directory TEST to RSIM in Project Hierarchy section (6.5) 7. Added RTL Mandatory section (6.4) 1. Added Revision Changes section (5.). 2. Changed source code file layout and header (6.1.1). 3. Changed the way to name inputs and outputs: adding prefix i for input, prefix o for output (6.2.3). 4. Changed the way to name wires and registers: adding prefix w for wire, prefix r for register (6.2.4). 5. |\n",
            "|            | (6.2.4).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |\n",
            "|            | (6.2.5).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |\n",
            "| 2.0        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |\n",
            "|            | Changed the way to name active low signal: adding suffix x for active low signal (6.2.5).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |\n",
            "|            | 6. Added testcase files (6.1.3).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |\n",
            "|            | 7. Added the Style 2 in Project Hierarchy section (6.4.2).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |\n",
            "|            | 8. Minor corrections                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |\n",
            "\n",
            "## 6. Verilog Programming Conventions\n",
            "\n",
            "## 6.1. Layout Conventions\n",
            "\n",
            "## 6.1.1. Source File Layout\n",
            "\n",
            "Every  file  containing  Verilog  source  code,  denoted  by .v extension,  must  contain  a  standard  file heading  in  the  beginning  followed  by  the  module  body  (i.e.  a  set  of  functions).  The  file  heading consists of the blocks described below. Note that blocks are separated by one or two blank lines.\n",
            "\n",
            "-  Copyright: This consists of a single-line Verilog comment containing the appropriate copyright information.\n",
            "-  Title: The title consists of a one-line Verilog comment indicating the file name followed by a short description. The name must be the same as the file name.\n",
            "-  Description: This  consists  of  a  paragraph  of  Verilog  comment  (with  a  proper  border  as shown below) summarizing the purpose of the source file.\n",
            "-  Author: This author consists of a one-line Verilog comment indicating author's e-mail address.\n",
            "-  Created: This consists of a one-line Verilog comment indicating the first day when source file was created.\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "-  History: This consists of a one-line Verilog comment indicating the last day when source file have changed, by whom and why.\n",
            "\n",
            "The format of these blocks is shown in the following example:\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars\n",
            "\n",
            "//\n",
            "\n",
            "//  Arrive Technologies\n",
            "\n",
            "```\n",
            "// // Filename        : ds_sm.v (Downstream Data Path State Machine) // Description     : This module implements the downstream data path state machine // // Author          : authorname@hostname.com.vn // Created On      : Mon Jul 28 19:29:44 2002 // History (Date, Changed By) // Jul 31 2002, authorname, added framesyn. // Jul 30 2002, authorname, fixed downstream counter. // //\n",
            "```\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars\n",
            "\n",
            "## module ds\\_sm\n",
            "\n",
            "```\n",
            "( rst_, clk38, clk19, signal1, // connects to Module 1 signal2, signal3, signal7, // connects to Module 2, // synchronized with clk19 signal8 // connects to Module 3 );\n",
            "```\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Port declarations input\n",
            "\n",
            "rst\\_;\n",
            "\n",
            "// underscore suffix for active low signal input\n",
            "\n",
            "input clk38;\n",
            "\n",
            "clk19;\n",
            "\n",
            "input\n",
            "\n",
            "[6:0] signal1;\n",
            "\n",
            "output  [12:0]  signal2;\n",
            "\n",
            "input\n",
            "\n",
            "[7:0]\n",
            "\n",
            "signal3;\n",
            "\n",
            "input signal7;\n",
            "\n",
            "output signal8;\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Output declarations reg\n",
            "\n",
            "[12:0]  signal2;\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Parameter declarations parameter PARA1 = 2'b11; // using uppercase for parameter names\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Local signal declarations\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Logic instantiation\n",
            "\n",
            "## 6.1.2. Testbench File Layout\n",
            "\n",
            "Testbench  files,  denoted  by  a .vt extension,  must  contain  a  standard  file  heading  as  Source  File heading.\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "## 6.1.3. Testcase File Layout\n",
            "\n",
            "Testcase  files,  denoted  by  a .vc extension,  must  contain  a  standard  file  heading  as  Source  File heading.\n",
            "\n",
            "## 6.1.4. Function Layout\n",
            "\n",
            "Every function must be preceded by a function heading with a proper border of Verilog comment. The heading consists of the blocks described below. The blocks are separated by single blank lines and may contain blank lines within the block.\n",
            "\n",
            "-  Title: One line containing the function name followed by a short description. The name in the title must be the same as the declared name.\n",
            "-  Description: One or more paragraph(s) describing in detail the functionality implemented by the function.\n",
            "\n",
            "Immediately following the function heading should be the function declaration.  The format of these blocks is shown in the following example:\n",
            "\n",
            "////////////////////////////////////////////////////////////////////////////////&lt;-80 chars // Comments for the following logic\n",
            "\n",
            "```\n",
            "wire   signal1; assign signal1 = ^signal2;\n",
            "```\n",
            "\n",
            "```\n",
            "reg [12:0] signal3; always @( posedge clk19 or negedge rst_ ) begin if (!rst_) begin signal3 <= 13'b0; end else begin if (|signal3) begin signal3[2] <= signal4; end : : end end\n",
            "```\n",
            "\n",
            "## 6.1.5. Code Layout\n",
            "\n",
            "This section describes the conventions for the graphic layout of Verilog code. The main goal behind the  following  recommendations  is  readability.    Programmers  are  encouraged  not  to  use  multi-line cryptic expressions and statements.\n",
            "\n",
            "## 6.1.5.1. Vertical Spacing\n",
            "\n",
            "-  Use blank lines to make code more readable and to group logically related sections of code together. Put one blank line before and after comment lines.\n",
            "-  Do not use more than 2 blank lines for vertical separation.\n",
            "-  Do not put more than one declaration on a line. Each variable and function argument must be declared on a separate line. Do not use comma-separated lists to declare multiple identifiers.\n",
            "-  Do not put more than one statement on a line. The only exception is the for statement, where the initial, conditional, and loop statements may be written on a single line:\n",
            "\n",
            "```\n",
            "for (reg = 0; reg < count; reg = req + 1) begin end\n",
            "```\n",
            "\n",
            "The if statement which has a simple structure is also an exception, as shown below:\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "```\n",
            "if (reg > count) reg <= count;\n",
            "```\n",
            "\n",
            "## 6.1.5.2. Horizontal Spacing\n",
            "\n",
            "-  All lines should display in 80 columns, with tab size set to 4.\n",
            "-  Put spaces around binary operators and after commas. Do not put spaces before and after open brackets and parenthesis.\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "modulename instantiatename (.signal1(signal1),  .signal2(signal2)); -ormodulename instantiatename ( .signal1(signal1), .signal2(signal2) );\n",
            "```\n",
            "\n",
            "- · Continuation lines should line up with the part of the preceding line they continue:\n",
            "\n",
            "```\n",
            "reg_ex = (val1 | val2) & (val3 | val4); if ((reg == 8'hfa) && val1 == 2'b01)) begin end assign wire1 = (code == 2'b01) ? (true_expression_1) : (code == 2'b10) ? (true_expression_2) : (code == 2'b11) ? (true_expression_3) : (false_expression);\n",
            "```\n",
            "\n",
            "## 6.1.5.3. Indentation\n",
            "\n",
            "-  Indentation levels are every four characters (i.e. columns 1, 5, 9, 13, etc.).\n",
            "-  All the layout headings described earlier and function declarations start in column one.\n",
            "-  The else of a conditional has the same indentation as the corresponding if . Thus the form of the conditional is:\n",
            "\n",
            "```\n",
            "if (condition) statement // in case of there is one statement only. else statement\n",
            "```\n",
            "\n",
            "```\n",
            "-orif (condition) // in case of there are many statements. begin statement(s) statement(s) end else begin statement(s) statement(s) end\n",
            "```\n",
            "\n",
            "The form of the conditional statement with an else if is:\n",
            "\n",
            "```\n",
            "if (condition) begin statement(s) end else if (Condition) begin statement(s) end else begin statement(s) end\n",
            "```\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "-  The format for the case statement is:\n",
            "-  The format for the always and initial statements is:\n",
            "-  The format for module instantiation is:\n",
            "-  Comments must have the same indentation level as the section of code to which they refer.\n",
            "-  Begin and End have the same indentation as the code they enclose.\n",
            "\n",
            "```\n",
            "case (signal3) pvalue1: begin end pvalue2, pvalue3, pvalue4: begin end default: begin end endcase\n",
            "```\n",
            "\n",
            "```\n",
            "always @( posedge clk19 or negedge rst_ ) begin if (!rst_) begin end else begin if () begin end end end initial begin ... end\n",
            "```\n",
            "\n",
            "```\n",
            "core icore // in case of instantiating a user-defined module ( // or a long-list macro .signal1(signal1), .signal2(signal2), .signal3(signal3) ); -or// it is acceptable if instantiating\n",
            "```\n",
            "\n",
            "```\n",
            "macro imacro (signal1, signal2, signal3); // a short-list macro\n",
            "```\n",
            "\n",
            "## 6.1.5.4. Comments\n",
            "\n",
            "-  Comments within the code should precede the section of code to which they refer and have the same level of indentation. In most cases, they should be separated from the code by single blank line.\n",
            "- 1. Single-line comments should begin with the open-comment and end with the close-comment as shown below:\n",
            "\n",
            "```\n",
            "// This is the correct format for a single-line comment assign code = pvalue; -orassign code = pvalue;  // This is the correct format for a single-line comment\n",
            "```\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "- 2. Multiline  comments  should  begin  and  end  with  the  open-comment  and  close-comment  on separate lines.  Some examples are shown below.  The same format should be used for all multiline comments within a module.\n",
            "\n",
            "```\n",
            "/* This is one of the correct formats for a multiline comment in a section of code. */ assign code = pvalue;\n",
            "```\n",
            "\n",
            "It is also acceptable to line up each part of the multiline comment as shown.\n",
            "\n",
            "```\n",
            "// This is the correct format for a multiline // comment in a section of code /* This is the correct format for a multiline comment a section of code. */ assign code = pvalue;\n",
            "```\n",
            "\n",
            "## It is even acceptable to do either of the following:\n",
            "\n",
            "```\n",
            "/* It is okay to indent the comment From the open-comment and close-comment */ /* * It is acceptable to line up all the stars * as such */\n",
            "```\n",
            "\n",
            "## 6.2. Naming Conventions\n",
            "\n",
            "-  When creating names, remember that the code will be written once or twice, but read many times. Make names meaningful and readable, and avoid obscure abbreviations. In general, the following guidelines must be followed.\n",
            "-  In  general,  names  should  be lowercase and  be  composed  of  words,  abbreviations,  and acronyms combined together with underscores (as rarely as possible) . The composed word should form a close description of the object named.  The name should be long enough for the reader to be able to determine what the object is for. Besides, the name should be shorter than 10 characters for good synthesis procedure.\n",
            "-  Minimize the use of abbreviations.\n",
            "-  Use abbreviations consistently.\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "input prs; // it means processor write strobe input [4:0] framecnt; // it means frame count, do not use frame_count // because frame_count is so long. input t_run; // it means time run, do not use trun // because trun is easily misunderstanding .\n",
            "```\n",
            "\n",
            "## 6.2.1. Source, Testbench, and Testcase File Names\n",
            "\n",
            "The prevailing theory on naming is that the name be meaningful .    Commonly this means that each module name in a subsystem has a short prefix (two to five characters) which implies the subsystem. Only lower case letters should be used when naming source and header files. The file name should be exactly the same as the module name in the file.\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "tcmain.v - Telephony Controller main module tcprov.v - Telephony Controller provisioning module\n",
            "```\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "tctb.vt - Telephony Controller TestBench\n",
            "\n",
            "```\n",
            "tctb.vc - Telephony Controller TestCase\n",
            "```\n",
            "\n",
            "## 6.2.2. Reset Signal Name\n",
            "\n",
            "Names of reset signal must contain a string rst and must be active low .\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "input rst_;\n",
            "```\n",
            "\n",
            "## 6.2.3. Clock Tree Signal Name\n",
            "\n",
            "Names of clock tree signal must contain a string clk .\n",
            "\n",
            "## For example:\n",
            "\n",
            "input\n",
            "\n",
            "sysclk;\n",
            "\n",
            "## 6.2.4. Constant Names\n",
            "\n",
            "Names of constant  (defined via `define or parameter ) must be uppercase .\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "'define CMAX 8'd5 parameter CMIN =  4'd1;\n",
            "```\n",
            "\n",
            "## 6.2.5. Input and Output Names\n",
            "\n",
            "-  Names of input and output must have a comment, which indicates this signal changed at which clock domain, positive edge or negative edge, static or synchronous, active high or active low.\n",
            "-  Default  thought  is  that  input  and  output  signals  are  synchronized  with  a  main  input  clock.  If synchronized with other input clocks, comments must be described.\n",
            "-  Input and output signals should be active high .\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "input signal1name; // static output  signal2name;\n",
            "```\n",
            "\n",
            "// @-clk38 (changed at negative edge of clock 38)\n",
            "\n",
            "## 6.2.6. Wire and Register Names\n",
            "\n",
            "-  Names  of  wire  and  register  must  have  a  comment,  which  indicates  this  signal  changed  at which  clock  domain,  positive  edge  or  negative  edge,  static  or  synchronous,  active  high  or active low.\n",
            "-  Wires and registers should be active high.\n",
            "\n",
            "## For example:\n",
            "\n",
            "```\n",
            "wire signal1name; // static reg signal2name; // @-clk38 (changed at negative edge of clock 38) wire signal3name_;  // active low\n",
            "```\n",
            "\n",
            "## 6.2.7. Active Low Variable Names\n",
            "\n",
            "Active low variable names must have an \\_ (underscore) suffix respectively. For example:\n",
            "\n",
            "```\n",
            "wire activelow_;\n",
            "```\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "## 6.3. Complex Conditionals\n",
            "\n",
            "-  Complex  conditional  statements  can  be  cryptic  and  hard  to  comprehend  but  inevitable sometimes. Proper indentation can improve this difficult situation quite a bit as shown below.\n",
            "\n",
            "```\n",
            "- before if  ((((signal1 == 2'b10) && (signal2 != c_value1)) || (signal3 == 2'b10)) && (signal4 == p_value2)) begin ... end if(((signal1 == 2'b10) && (signal2 != c_value1))\n",
            "```\n",
            "\n",
            "```\n",
            "- after ||(signal3 == 2'b10) ) &&(signal4 == p_value2) ) begin ... end - or if  ((((signal1 == 2'b10) && (signal2 != c_value1)) || (signal3 == 2'b10)) && (signal4 == p_value2)) begin ... end\n",
            "```\n",
            "\n",
            "Better yet, the complexity of the above conditional should be avoided whenever possible!\n",
            "\n",
            "-  The conditional statement is allowed as long as it does not extend beyond so many lines.\n",
            "\n",
            "```\n",
            "// in case of one line conditional statement assign wire1 = (code == 2'b01) ? (true_expression) : (false_expression); // in case of multiple line conditional statement assign wire1 = (code == 2'b01) ? (true_expression_1) : (code == 2'b10) ? (true_expression_2) : (code == 2'b11) ? (true_expression_3) : (false_expression);\n",
            "```\n",
            "\n",
            "## 6.4. RTL Mandatory\n",
            "\n",
            "Because of synthesis reasons, there are obligatory avoidances as follows in RTL coding.\n",
            "\n",
            "-  All comment in all Verilog files has to be in English.\n",
            "-  Do not use the include statement in RTL source code. The include statement is replaced by forcing a simulator to search included verilog files.\n",
            "-  Do not use the display statement in RTL source code.\n",
            "-  Do not assign one Register in two different always blocks.\n",
            "-  Do not duplicate a conditional expression more than one place. For example:\n",
            "\n",
            "```\n",
            "assign cond_true = request1 | request2 | request3; // using cond_true in the 1 st  always statement always @ (posedge clk or negedge rst_) begin if (!rst_) begin end else begin statement(s) if ( cond_true ) reg1 <= 2'b10; // DO NOT duplicate like 'if (request1| ..)\"\n",
            "```\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "end end\n",
            "\n",
            "// using cond\\_true in the 2 nd  condition statement assign wire3 = cond\\_true ? regtrue : regfalse;\n",
            "\n",
            "// DO NOT duplicate // like '= (request1| ..) ?'\n",
            "\n",
            "## 6.5. Project Hierarchy\n",
            "\n",
            "The project hierarchy is shown as follows. The test benches can be reused in convenience. Besides, the test cases are simpler that will shorten simulation time so much.\n",
            "\n",
            "<!-- image -->\n",
            "\n",
            "Module1\n",
            "\n",
            "Module2 Module3 Module4\n",
            "\n",
            "## The project directory hierarchy consists of:\n",
            "\n",
            "ProjectName\n",
            "\n",
            "+-- v\n",
            "\n",
            "(for rtl source codes)\n",
            "\n",
            "+-- lib\n",
            "\n",
            "(for simulation libraries)\n",
            "\n",
            "+-- vc\n",
            "\n",
            "(for testcases)\n",
            "\n",
            "+-- vt\n",
            "\n",
            "(for testbenches)\n",
            "\n",
            "+-- rsim\n",
            "\n",
            "(for simulation scripts and simulation shortcuts)\n",
            "\n",
            "## 6.6. Other Important Considerations\n",
            "\n",
            "Empty section.\n",
            "\n",
            "## 7. About This Document\n",
            "\n",
            "The rules and recommendations presented in this document are by no means exhaustive, but should provide  a  solid  foundation  to  continue  development  in  Verilog.  Suggestions  for  improvements  and additions are welcome.\n"
          ]
        }
      ],
      "source": [
        "from docling.document_converter import DocumentConverter\n",
        "\n",
        "source = \"/content/code.pdf\"  # document per local path or URL\n",
        "converter = DocumentConverter()\n",
        "result = converter.convert(source)\n",
        "print(result.document.export_to_markdown())"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# print(result.document.export_to_element_tree())"
      ],
      "metadata": {
        "id": "CzFqgzZ8OheT"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "print(result.document.export_to_doctags())"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "WJCBflWQQGVF",
        "outputId": "8559bf09-de89-4a03-ae19-b95c7efae8a3"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "<doctag><text><loc_199><loc_19><loc_324><loc_26>Arrive Technologies Inc.</text>\n",
            "<section_header_level_1><loc_219><loc_33><loc_305><loc_42>Guidelines</section_header_level_1>\n",
            "<section_header_level_1><loc_232><loc_109><loc_297><loc_123>ATVN</section_header_level_1>\n",
            "<section_header_level_1><loc_175><loc_133><loc_352><loc_143>Verilog Coding Standards</section_header_level_1>\n",
            "<text><loc_86><loc_195><loc_434><loc_221>Abstract: This  document  describes  the  Verilog  Programming  Style  to  be  used  in  the  logic development. A Set of conventions is described covering various constructs of the language. These conventions  are  intended  to  provide  a  high  level  of  uniformity  in  the  code  produced  by  different programmers thus achieving readability and maintainability.</text>\n",
            "<text><loc_86><loc_238><loc_125><loc_243>Revision:</text>\n",
            "<text><loc_163><loc_238><loc_178><loc_243>3.1</text>\n",
            "<text><loc_86><loc_248><loc_142><loc_253>Last Updated:</text>\n",
            "<text><loc_163><loc_248><loc_205><loc_253>03-Aug-06</text>\n",
            "<text><loc_86><loc_258><loc_118><loc_263>Author:</text>\n",
            "<text><loc_108><loc_266><loc_204><loc_273>- AT ASIC Design Group</text>\n",
            "<picture><loc_199><loc_404><loc_322><loc_433></picture>\n",
            "<text><loc_121><loc_445><loc_403><loc_450>This controlled document is the proprietary of Arrive Technologies Inc..</text>\n",
            "<text><loc_97><loc_454><loc_427><loc_459>Any duplication, reproduction, or transmission to unauthorized parties is prohibited.</text>\n",
            "<page_footer><loc_225><loc_462><loc_296><loc_469>Copyright © 2006</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<section_header_level_1><loc_76><loc_35><loc_172><loc_42>Document History</section_header_level_1>\n",
            "<otsl><loc_76><loc_48><loc_426><loc_103><ched>Revision<ched>Date<ched>Description<nl><fcel>1.0<fcel>May 2001<fcel>Initial Version<nl><fcel>2.0<fcel>Jan 2003<fcel>Changed for new RED-BLUE chips<nl><fcel>3.0<fcel>July 2003<fcel>After a review on July-29-03<nl><fcel>3.1<fcel>Aug 2006<fcel>New Template updated<nl></otsl>\n",
            "<page_footer><loc_76><loc_458><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_400><loc_459><loc_421><loc_463>Page i</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<section_header_level_1><loc_76><loc_40><loc_125><loc_46>Contents</section_header_level_1>\n",
            "<otsl><loc_76><loc_55><loc_424><loc_285><fcel>1.<fcel>Abstract .................................................................................................................................... 1<nl><fcel>2.<fcel>Acronyms ................................................................................................................................. 1<nl><fcel>3.<fcel>Related Documents.................................................................................................................. 1<nl><fcel>4.<fcel>Requirements........................................................................................................................... 1<nl><fcel>5.<fcel>Revision Changes.................................................................................................................... 1<nl><fcel>6.<fcel>Verilog Programming Conventions ........................................................................................ 1 Layout Conventions................................................................................................................ 1<nl><fcel>6.1.<fcel>6.1.1. Source File Layout .......................................................................................................... 1<nl><fcel>6.1.2.<fcel>Testbench File Layout ..................................................................................................... 2<nl><fcel>6.1.3.<fcel>Testcase File Layout ....................................................................................................... 3<nl><fcel>6.1.4.<fcel>Function Layout............................................................................................................... 3<nl><fcel>6.1.5.<fcel>Code Layout.................................................................................................................... 3<nl><fcel>6.1.5.1.<fcel>Vertical Spacing ....................................................................................................... 3 6.1.5.2. Horizontal Spacing ................................................................................................... 4<nl><fcel>6.1.5.3.<fcel>Indentation ............................................................................................................... 4<nl><fcel>6.1.5.4.<fcel>Comments................................................................................................................<nl><fcel>6.2.<fcel>Naming Conventions ..............................................................................................................<nl><fcel>6.2.1.<fcel>Source, Testbench, and Testcase File Names................................................................ 6<nl><ecel><fcel>5 6<nl><fcel>6.2.2.<fcel>Reset Signal Name ......................................................................................................... 7 7<nl><fcel>6.2.3.<fcel>Clock Tree Signal Name..................................................................................................<nl><fcel>6.2.4.<fcel>Constant Names.............................................................................................................. 7<nl><ecel><fcel>Wire and Register Names ............................................................................................... 7<nl><fcel>6.2.6.<ecel><nl><fcel>6.2.7.<fcel>Active Low Variable Names............................................................................................. 7<nl><fcel>6.3.<fcel>Complex Conditionals............................................................................................................. 8<nl><fcel>6.4.<fcel>RTL Mandatory....................................................................................................................... 8<nl><fcel>6.5. 6.6.<fcel>Project Hierarchy.................................................................................................................... 9 Other Important Considerations..............................................................................................<nl><fcel>7.<fcel>9 About This Document.............................................................................................................. 9<nl></otsl>\n",
            "<section_header_level_1><loc_76><loc_306><loc_117><loc_312>Figures</section_header_level_1>\n",
            "<otsl><loc_75><loc_320><loc_424><loc_327><fcel>Figure 1: Four-phase Handshaking........................................................ Error! Bookmark not defined.<nl></otsl>\n",
            "<page_footer><loc_76><loc_458><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_399><loc_459><loc_421><loc_463>Page ii</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<section_header_level_1><loc_76><loc_36><loc_141><loc_43>1. Abstract</section_header_level_1>\n",
            "<text><loc_76><loc_49><loc_427><loc_82>The purpose of this document is to define one style of programming in Verilog.  All non-optional rules and recommendations provided in this document are followed when developing Arrive Technologies logic level. These rules and recommendations are intended to encourage higher quality code in terms of uniformity, readability, robustness, reliability and maintainability. It also allows programmers to work on code written by others with fewer overheads in adjusting to stylistic differences.</text>\n",
            "<section_header_level_1><loc_76><loc_91><loc_149><loc_98>2. Acronyms</section_header_level_1>\n",
            "<text><loc_76><loc_104><loc_128><loc_110>Empty section.</text>\n",
            "<section_header_level_1><loc_76><loc_119><loc_194><loc_125>3. Related Documents</section_header_level_1>\n",
            "<text><loc_76><loc_132><loc_128><loc_137>Empty section.</text>\n",
            "<section_header_level_1><loc_76><loc_146><loc_167><loc_153>4. Requirements</section_header_level_1>\n",
            "<text><loc_76><loc_159><loc_128><loc_165>Empty section.</text>\n",
            "<section_header_level_1><loc_76><loc_174><loc_187><loc_181>5. Revision Changes</section_header_level_1>\n",
            "<otsl><loc_75><loc_186><loc_424><loc_293><ched>Revision<ched>Changes<nl><fcel>3.1<fcel>1. New Template Updated<nl><fcel>3.0<fcel>1. Changed source code header (6.1.1) 2. Changed the way to name inputs and outputs: removing prefix i for input, prefix o for output (6.2.3). 3. Changed the way to name wires and registers: removing prefix w for wire, prefix r for register 4. Changed the way to name active low signal: adding suffix _ (underscore) for active low signal 5. Removed the Style 1 in Project Hierarchy section (6.5) 6. Changed directory TEST to RSIM in Project Hierarchy section (6.5) 7. Added RTL Mandatory section (6.4) 1. Added Revision Changes section (5.). 2. Changed source code file layout and header (6.1.1). 3. Changed the way to name inputs and outputs: adding prefix i for input, prefix o for output (6.2.3). 4. Changed the way to name wires and registers: adding prefix w for wire, prefix r for register (6.2.4). 5.<nl><ecel><fcel>(6.2.4).<nl><ecel><fcel>(6.2.5).<nl><fcel>2.0<ecel><nl><ecel><fcel>Changed the way to name active low signal: adding suffix x for active low signal (6.2.5).<nl><ecel><fcel>6. Added testcase files (6.1.3).<nl><ecel><fcel>7. Added the Style 2 in Project Hierarchy section (6.4.2).<nl><ecel><fcel>8. Minor corrections<nl></otsl>\n",
            "<section_header_level_1><loc_76><loc_301><loc_265><loc_308>6. Verilog Programming Conventions</section_header_level_1>\n",
            "<section_header_level_1><loc_76><loc_317><loc_200><loc_324>6.1. Layout Conventions</section_header_level_1>\n",
            "<section_header_level_1><loc_76><loc_343><loc_204><loc_349>6.1.1. Source File Layout</section_header_level_1>\n",
            "<text><loc_76><loc_355><loc_426><loc_374>Every  file  containing  Verilog  source  code,  denoted  by .v extension,  must  contain  a  standard  file heading  in  the  beginning  followed  by  the  module  body  (i.e.  a  set  of  functions).  The  file  heading consists of the blocks described below. Note that blocks are separated by one or two blank lines.</text>\n",
            "<unordered_list><list_item><loc_87><loc_379><loc_427><loc_392> Copyright: This consists of a single-line Verilog comment containing the appropriate copyright information.</list_item>\n",
            "<list_item><loc_87><loc_395><loc_426><loc_408> Title: The title consists of a one-line Verilog comment indicating the file name followed by a short description. The name must be the same as the file name.</list_item>\n",
            "<list_item><loc_87><loc_411><loc_427><loc_424> Description: This  consists  of  a  paragraph  of  Verilog  comment  (with  a  proper  border  as shown below) summarizing the purpose of the source file.</list_item>\n",
            "<list_item><loc_87><loc_427><loc_426><loc_433> Author: This author consists of a one-line Verilog comment indicating author's e-mail address.</list_item>\n",
            "<list_item><loc_87><loc_436><loc_426><loc_449> Created: This consists of a one-line Verilog comment indicating the first day when source file was created.</list_item>\n",
            "</unordered_list>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 1</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_12>Verilog Coding Standards</page_header>\n",
            "<page_header><loc_408><loc_15><loc_429><loc_19>ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<unordered_list><list_item><loc_87><loc_31><loc_427><loc_44> History: This consists of a one-line Verilog comment indicating the last day when source file have changed, by whom and why.</list_item>\n",
            "</unordered_list>\n",
            "<text><loc_76><loc_49><loc_287><loc_55>The format of these blocks is shown in the following example:</text>\n",
            "<text><loc_76><loc_60><loc_411><loc_64>////////////////////////////////////////////////////////////////////////////////<-80 chars</text>\n",
            "<text><loc_76><loc_65><loc_87><loc_69>//</text>\n",
            "<text><loc_76><loc_71><loc_164><loc_74>//  Arrive Technologies</text>\n",
            "<code><loc_76><loc_76><loc_382><loc_134><_unknown_>// // Filename        : ds_sm.v (Downstream Data Path State Machine) // Description     : This module implements the downstream data path state machine // // Author          : authorname@hostname.com.vn // Created On      : Mon Jul 28 19:29:44 2002 // History (Date, Changed By) // Jul 31 2002, authorname, added framesyn. // Jul 30 2002, authorname, fixed downstream counter. // //</code>\n",
            "<text><loc_76><loc_135><loc_411><loc_139>////////////////////////////////////////////////////////////////////////////////<-80 chars</text>\n",
            "<section_header_level_1><loc_76><loc_146><loc_124><loc_150>module ds_sm</section_header_level_1>\n",
            "<code><loc_76><loc_151><loc_231><loc_220><_unknown_>( rst_, clk38, clk19, signal1, // connects to Module 1 signal2, signal3, signal7, // connects to Module 2, // synchronized with clk19 signal8 // connects to Module 3 );</code>\n",
            "<text><loc_76><loc_227><loc_411><loc_236><loc_76><loc_227><loc_411><loc_236>////////////////////////////////////////////////////////////////////////////////<-80 chars // Port declarations input</text>\n",
            "<text><loc_131><loc_243><loc_153><loc_247>rst_;</text>\n",
            "<text><loc_214><loc_243><loc_373><loc_247><loc_214><loc_243><loc_373><loc_247>// underscore suffix for active low signal input</text>\n",
            "<text><loc_76><loc_254><loc_98><loc_257><loc_76><loc_254><loc_98><loc_257>input clk38;</text>\n",
            "<text><loc_131><loc_254><loc_157><loc_257>clk19;</text>\n",
            "<text><loc_76><loc_264><loc_98><loc_268>input</text>\n",
            "<text><loc_103><loc_264><loc_164><loc_268>[6:0] signal1;</text>\n",
            "<text><loc_76><loc_270><loc_168><loc_274>output  [12:0]  signal2;</text>\n",
            "<text><loc_76><loc_275><loc_98><loc_279>input</text>\n",
            "<text><loc_103><loc_275><loc_126><loc_279>[7:0]</text>\n",
            "<text><loc_131><loc_275><loc_164><loc_279>signal3;</text>\n",
            "<text><loc_76><loc_286><loc_98><loc_290><loc_76><loc_286><loc_98><loc_290>input signal7;</text>\n",
            "<text><loc_76><loc_297><loc_107><loc_300><loc_76><loc_297><loc_107><loc_300>output signal8;</text>\n",
            "<text><loc_76><loc_308><loc_411><loc_317><loc_76><loc_308><loc_411><loc_317>////////////////////////////////////////////////////////////////////////////////<-80 chars // Output declarations reg</text>\n",
            "<text><loc_131><loc_324><loc_192><loc_327>[12:0]  signal2;</text>\n",
            "<text><loc_76><loc_334><loc_411><loc_344><loc_76><loc_334><loc_411><loc_344>////////////////////////////////////////////////////////////////////////////////<-80 chars // Parameter declarations parameter PARA1 = 2'b11; // using uppercase for parameter names</text>\n",
            "<text><loc_76><loc_361><loc_411><loc_370>////////////////////////////////////////////////////////////////////////////////<-80 chars // Local signal declarations</text>\n",
            "<text><loc_76><loc_383><loc_411><loc_392>////////////////////////////////////////////////////////////////////////////////<-80 chars // Logic instantiation</text>\n",
            "<section_header_level_1><loc_76><loc_412><loc_219><loc_418>6.1.2. Testbench File Layout</section_header_level_1>\n",
            "<text><loc_76><loc_424><loc_426><loc_436>Testbench  files,  denoted  by  a .vt extension,  must  contain  a  standard  file  heading  as  Source  File heading.</text>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 2</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<section_header_level_1><loc_76><loc_32><loc_213><loc_39>6.1.3. Testcase File Layout</section_header_level_1>\n",
            "<text><loc_76><loc_45><loc_426><loc_57>Testcase  files,  denoted  by  a .vc extension,  must  contain  a  standard  file  heading  as  Source  File heading.</text>\n",
            "<section_header_level_1><loc_76><loc_75><loc_194><loc_82>6.1.4. Function Layout</section_header_level_1>\n",
            "<text><loc_76><loc_88><loc_426><loc_107>Every function must be preceded by a function heading with a proper border of Verilog comment. The heading consists of the blocks described below. The blocks are separated by single blank lines and may contain blank lines within the block.</text>\n",
            "<unordered_list><list_item><loc_87><loc_111><loc_427><loc_124> Title: One line containing the function name followed by a short description. The name in the title must be the same as the declared name.</list_item>\n",
            "<list_item><loc_87><loc_127><loc_426><loc_140> Description: One or more paragraph(s) describing in detail the functionality implemented by the function.</list_item>\n",
            "</unordered_list>\n",
            "<text><loc_76><loc_145><loc_426><loc_157>Immediately following the function heading should be the function declaration.  The format of these blocks is shown in the following example:</text>\n",
            "<text><loc_76><loc_162><loc_411><loc_172>////////////////////////////////////////////////////////////////////////////////<-80 chars // Comments for the following logic</text>\n",
            "<code><loc_76><loc_179><loc_175><loc_188><_unknown_>wire   signal1; assign signal1 = ^signal2;</code>\n",
            "<code><loc_76><loc_195><loc_231><loc_285><_unknown_>reg [12:0] signal3; always @( posedge clk19 or negedge rst_ ) begin if (!rst_) begin signal3 <= 13'b0; end else begin if (|signal3) begin signal3[2] <= signal4; end : : end end</code>\n",
            "<section_header_level_1><loc_76><loc_304><loc_178><loc_310>6.1.5. Code Layout</section_header_level_1>\n",
            "<text><loc_76><loc_317><loc_426><loc_336>This section describes the conventions for the graphic layout of Verilog code. The main goal behind the  following  recommendations  is  readability.    Programmers  are  encouraged  not  to  use  multi-line cryptic expressions and statements.</text>\n",
            "<section_header_level_1><loc_76><loc_344><loc_198><loc_350>6.1.5.1. Vertical Spacing</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_356><loc_426><loc_369> Use blank lines to make code more readable and to group logically related sections of code together. Put one blank line before and after comment lines.</list_item>\n",
            "<list_item><loc_87><loc_372><loc_299><loc_378> Do not use more than 2 blank lines for vertical separation.</list_item>\n",
            "<list_item><loc_87><loc_381><loc_426><loc_394> Do not put more than one declaration on a line. Each variable and function argument must be declared on a separate line. Do not use comma-separated lists to declare multiple identifiers.</list_item>\n",
            "<list_item><loc_87><loc_397><loc_426><loc_410> Do not put more than one statement on a line. The only exception is the for statement, where the initial, conditional, and loop statements may be written on a single line:</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_103><loc_414><loc_258><loc_428><_unknown_>for (reg = 0; reg < count; reg = req + 1) begin end</code>\n",
            "<text><loc_90><loc_439><loc_378><loc_444>The if statement which has a simple structure is also an exception, as shown below:</text>\n",
            "<page_footer><loc_108><loc_459><loc_113><loc_465>©</page_footer>\n",
            "<page_footer><loc_76><loc_460><loc_212><loc_470>Copyright 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 3</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<code><loc_103><loc_32><loc_218><loc_36><_unknown_>if (reg > count) reg <= count;</code>\n",
            "<section_header_level_1><loc_76><loc_45><loc_209><loc_51>6.1.5.2. Horizontal Spacing</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_56><loc_306><loc_63> All lines should display in 80 columns, with tab size set to 4.</list_item>\n",
            "<list_item><loc_87><loc_65><loc_427><loc_78> Put spaces around binary operators and after commas. Do not put spaces before and after open brackets and parenthesis.</list_item>\n",
            "</unordered_list>\n",
            "<section_header_level_1><loc_76><loc_83><loc_123><loc_89>For example:</section_header_level_1>\n",
            "<code><loc_76><loc_94><loc_354><loc_139><_unknown_>modulename instantiatename (.signal1(signal1),  .signal2(signal2)); -ormodulename instantiatename ( .signal1(signal1), .signal2(signal2) );</code>\n",
            "<unordered_list><list_item><loc_76><loc_142><loc_368><loc_150>· Continuation lines should line up with the part of the preceding line they continue:</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_76><loc_155><loc_366><loc_212><_unknown_>reg_ex = (val1 | val2) & (val3 | val4); if ((reg == 8'hfa) && val1 == 2'b01)) begin end assign wire1 = (code == 2'b01) ? (true_expression_1) : (code == 2'b10) ? (true_expression_2) : (code == 2'b11) ? (true_expression_3) : (false_expression);</code>\n",
            "<section_header_level_1><loc_76><loc_226><loc_178><loc_232>6.1.5.3. Indentation</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_238><loc_356><loc_244> Indentation levels are every four characters (i.e. columns 1, 5, 9, 13, etc.).</list_item>\n",
            "<list_item><loc_87><loc_247><loc_396><loc_253> All the layout headings described earlier and function declarations start in column one.</list_item>\n",
            "<list_item><loc_87><loc_256><loc_427><loc_269> The else of a conditional has the same indentation as the corresponding if . Thus the form of the conditional is:</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_90><loc_273><loc_373><loc_282><_unknown_>if (condition) statement // in case of there is one statement only. else statement</code>\n",
            "<code><loc_76><loc_293><loc_421><loc_355><_unknown_>-orif (condition) // in case of there are many statements. begin statement(s) statement(s) end else begin statement(s) statement(s) end</code>\n",
            "<text><loc_76><loc_373><loc_265><loc_378>The form of the conditional statement with an else if is:</text>\n",
            "<code><loc_103><loc_384><loc_177><loc_447><_unknown_>if (condition) begin statement(s) end else if (Condition) begin statement(s) end else begin statement(s) end</code>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 4</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<unordered_list><list_item><loc_87><loc_43><loc_229><loc_49> The format for the case statement is:</list_item>\n",
            "<list_item><loc_87><loc_149><loc_280><loc_156> The format for the always and initial statements is:</list_item>\n",
            "<list_item><loc_87><loc_258><loc_231><loc_264> The format for module instantiation is:</list_item>\n",
            "<list_item><loc_87><loc_337><loc_413><loc_343> Comments must have the same indentation level as the section of code to which they refer.</list_item>\n",
            "<list_item><loc_87><loc_346><loc_335><loc_353> Begin and End have the same indentation as the code they enclose.</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_103><loc_67><loc_159><loc_135><_unknown_>case (signal3) pvalue1: begin end pvalue2, pvalue3, pvalue4: begin end default: begin end endcase</code>\n",
            "<code><loc_76><loc_159><loc_231><loc_249><_unknown_>always @( posedge clk19 or negedge rst_ ) begin if (!rst_) begin end else begin if () begin end end end initial begin ... end</code>\n",
            "<code><loc_76><loc_268><loc_378><loc_323><_unknown_>core icore // in case of instantiating a user-defined module ( // or a long-list macro .signal1(signal1), .signal2(signal2), .signal3(signal3) ); -or// it is acceptable if instantiating</code>\n",
            "<code><loc_76><loc_319><loc_327><loc_329><_unknown_>macro imacro (signal1, signal2, signal3); // a short-list macro</code>\n",
            "<section_header_level_1><loc_76><loc_361><loc_176><loc_367>6.1.5.4. Comments</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_373><loc_427><loc_392> Comments within the code should precede the section of code to which they refer and have the same level of indentation. In most cases, they should be separated from the code by single blank line.</list_item>\n",
            "<list_item><loc_90><loc_397><loc_426><loc_409>1. Single-line comments should begin with the open-comment and end with the close-comment as shown below:</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_76><loc_415><loc_393><loc_449><_unknown_>// This is the correct format for a single-line comment assign code = pvalue; -orassign code = pvalue;  // This is the correct format for a single-line comment</code>\n",
            "<page_footer><loc_108><loc_459><loc_113><loc_465>©</page_footer>\n",
            "<page_footer><loc_76><loc_460><loc_212><loc_470>Copyright 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 5</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<unordered_list><list_item><loc_90><loc_41><loc_426><loc_60>2. Multiline  comments  should  begin  and  end  with  the  open-comment  and  close-comment  on separate lines.  Some examples are shown below.  The same format should be used for all multiline comments within a module.</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_131><loc_65><loc_356><loc_91><_unknown_>/* This is one of the correct formats for a multiline comment in a section of code. */ assign code = pvalue;</code>\n",
            "<text><loc_131><loc_101><loc_390><loc_106>It is also acceptable to line up each part of the multiline comment as shown.</text>\n",
            "<code><loc_131><loc_112><loc_323><loc_153><_unknown_>// This is the correct format for a multiline // comment in a section of code /* This is the correct format for a multiline comment a section of code. */ assign code = pvalue;</code>\n",
            "<section_header_level_1><loc_131><loc_163><loc_300><loc_169>It is even acceptable to do either of the following:</section_header_level_1>\n",
            "<code><loc_131><loc_174><loc_306><loc_221><_unknown_>/* It is okay to indent the comment From the open-comment and close-comment */ /* * It is acceptable to line up all the stars * as such */</code>\n",
            "<section_header_level_1><loc_76><loc_235><loc_203><loc_241>6.2. Naming Conventions</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_247><loc_427><loc_267> When creating names, remember that the code will be written once or twice, but read many times. Make names meaningful and readable, and avoid obscure abbreviations. In general, the following guidelines must be followed.</list_item>\n",
            "<list_item><loc_87><loc_270><loc_426><loc_303> In  general,  names  should  be lowercase and  be  composed  of  words,  abbreviations,  and acronyms combined together with underscores (as rarely as possible) . The composed word should form a close description of the object named.  The name should be long enough for the reader to be able to determine what the object is for. Besides, the name should be shorter than 10 characters for good synthesis procedure.</list_item>\n",
            "<list_item><loc_87><loc_306><loc_219><loc_313> Minimize the use of abbreviations.</list_item>\n",
            "<list_item><loc_87><loc_316><loc_209><loc_322> Use abbreviations consistently.</list_item>\n",
            "</unordered_list>\n",
            "<section_header_level_1><loc_76><loc_328><loc_126><loc_333>For example:</section_header_level_1>\n",
            "<code><loc_90><loc_340><loc_391><loc_365><_unknown_>input prs; // it means processor write strobe input [4:0] framecnt; // it means frame count, do not use frame_count // because frame_count is so long. input t_run; // it means time run, do not use trun // because trun is easily misunderstanding .</code>\n",
            "<section_header_level_1><loc_76><loc_379><loc_319><loc_386>6.2.1. Source, Testbench, and Testcase File Names</section_header_level_1>\n",
            "<text><loc_76><loc_392><loc_429><loc_418>The prevailing theory on naming is that the name be meaningful .    Commonly this means that each module name in a subsystem has a short prefix (two to five characters) which implies the subsystem. Only lower case letters should be used when naming source and header files. The file name should be exactly the same as the module name in the file.</text>\n",
            "<section_header_level_1><loc_76><loc_423><loc_123><loc_428>For example:</section_header_level_1>\n",
            "<code><loc_103><loc_434><loc_339><loc_449><_unknown_>tcmain.v - Telephony Controller main module tcprov.v - Telephony Controller provisioning module</code>\n",
            "<page_footer><loc_76><loc_459><loc_113><loc_465>Copyright ©</page_footer>\n",
            "<page_footer><loc_76><loc_460><loc_212><loc_470>2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 6</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<text><loc_103><loc_33><loc_292><loc_37>tctb.vt - Telephony Controller TestBench</text>\n",
            "<code><loc_103><loc_43><loc_283><loc_48><_unknown_>tctb.vc - Telephony Controller TestCase</code>\n",
            "<section_header_level_1><loc_76><loc_57><loc_205><loc_63>6.2.2. Reset Signal Name</section_header_level_1>\n",
            "<text><loc_76><loc_69><loc_323><loc_75>Names of reset signal must contain a string rst and must be active low .</text>\n",
            "<section_header_level_1><loc_76><loc_81><loc_126><loc_86>For example:</section_header_level_1>\n",
            "<code><loc_90><loc_93><loc_153><loc_96><_unknown_>input rst_;</code>\n",
            "<section_header_level_1><loc_76><loc_111><loc_227><loc_117>6.2.3. Clock Tree Signal Name</section_header_level_1>\n",
            "<text><loc_76><loc_123><loc_256><loc_129>Names of clock tree signal must contain a string clk .</text>\n",
            "<section_header_level_1><loc_76><loc_135><loc_126><loc_140>For example:</section_header_level_1>\n",
            "<text><loc_76><loc_147><loc_113><loc_150>input</text>\n",
            "<text><loc_131><loc_147><loc_161><loc_150>sysclk;</text>\n",
            "<section_header_level_1><loc_76><loc_165><loc_195><loc_171>6.2.4. Constant Names</section_header_level_1>\n",
            "<text><loc_76><loc_177><loc_336><loc_183>Names of constant  (defined via `define or parameter ) must be uppercase .</text>\n",
            "<section_header_level_1><loc_76><loc_189><loc_126><loc_194>For example:</section_header_level_1>\n",
            "<code><loc_103><loc_201><loc_209><loc_210><_unknown_>'define CMAX 8'd5 parameter CMIN =  4'd1;</code>\n",
            "<section_header_level_1><loc_76><loc_224><loc_229><loc_230>6.2.5. Input and Output Names</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_236><loc_427><loc_249> Names of input and output must have a comment, which indicates this signal changed at which clock domain, positive edge or negative edge, static or synchronous, active high or active low.</list_item>\n",
            "<list_item><loc_87><loc_252><loc_426><loc_265> Default  thought  is  that  input  and  output  signals  are  synchronized  with  a  main  input  clock.  If synchronized with other input clocks, comments must be described.</list_item>\n",
            "<list_item><loc_87><loc_268><loc_264><loc_274> Input and output signals should be active high .</list_item>\n",
            "</unordered_list>\n",
            "<section_header_level_1><loc_76><loc_280><loc_126><loc_286>For example:</section_header_level_1>\n",
            "<code><loc_103><loc_292><loc_223><loc_301><_unknown_>input signal1name; // static output  signal2name;</code>\n",
            "<text><loc_186><loc_297><loc_371><loc_301>// @-clk38 (changed at negative edge of clock 38)</text>\n",
            "<section_header_level_1><loc_76><loc_316><loc_233><loc_322>6.2.6. Wire and Register Names</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_327><loc_426><loc_347> Names  of  wire  and  register  must  have  a  comment,  which  indicates  this  signal  changed  at which  clock  domain,  positive  edge  or  negative  edge,  static  or  synchronous,  active  high  or active low.</list_item>\n",
            "<list_item><loc_87><loc_350><loc_245><loc_357> Wires and registers should be active high.</list_item>\n",
            "</unordered_list>\n",
            "<section_header_level_1><loc_76><loc_363><loc_126><loc_368>For example:</section_header_level_1>\n",
            "<code><loc_103><loc_374><loc_371><loc_389><_unknown_>wire signal1name; // static reg signal2name; // @-clk38 (changed at negative edge of clock 38) wire signal3name_;  // active low</code>\n",
            "<section_header_level_1><loc_76><loc_403><loc_242><loc_409>6.2.7. Active Low Variable Names</section_header_level_1>\n",
            "<text><loc_76><loc_416><loc_383><loc_421>Active low variable names must have an _ (underscore) suffix respectively. For example:</text>\n",
            "<code><loc_103><loc_426><loc_175><loc_430><_unknown_>wire activelow_;</code>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 7</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<section_header_level_1><loc_76><loc_32><loc_208><loc_39>6.3. Complex Conditionals</section_header_level_1>\n",
            "<unordered_list><list_item><loc_87><loc_44><loc_426><loc_57> Complex  conditional  statements  can  be  cryptic  and  hard  to  comprehend  but  inevitable sometimes. Proper indentation can improve this difficult situation quite a bit as shown below.</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_90><loc_62><loc_279><loc_134><_unknown_>- before if  ((((signal1 == 2'b10) && (signal2 != c_value1)) || (signal3 == 2'b10)) && (signal4 == p_value2)) begin ... end if(((signal1 == 2'b10) && (signal2 != c_value1))</code>\n",
            "<code><loc_90><loc_119><loc_214><loc_228><_unknown_>- after ||(signal3 == 2'b10) ) &&(signal4 == p_value2) ) begin ... end - or if  ((((signal1 == 2'b10) && (signal2 != c_value1)) || (signal3 == 2'b10)) && (signal4 == p_value2)) begin ... end</code>\n",
            "<text><loc_103><loc_239><loc_408><loc_244>Better yet, the complexity of the above conditional should be avoided whenever possible!</text>\n",
            "<unordered_list><list_item><loc_87><loc_248><loc_405><loc_255> The conditional statement is allowed as long as it does not extend beyond so many lines.</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_90><loc_259><loc_367><loc_295><_unknown_>// in case of one line conditional statement assign wire1 = (code == 2'b01) ? (true_expression) : (false_expression); // in case of multiple line conditional statement assign wire1 = (code == 2'b01) ? (true_expression_1) : (code == 2'b10) ? (true_expression_2) : (code == 2'b11) ? (true_expression_3) : (false_expression);</code>\n",
            "<section_header_level_1><loc_76><loc_309><loc_178><loc_315>6.4. RTL Mandatory</section_header_level_1>\n",
            "<text><loc_76><loc_322><loc_379><loc_327>Because of synthesis reasons, there are obligatory avoidances as follows in RTL coding.</text>\n",
            "<unordered_list><list_item><loc_87><loc_331><loc_276><loc_337> All comment in all Verilog files has to be in English.</list_item>\n",
            "<list_item><loc_87><loc_340><loc_426><loc_353> Do not use the include statement in RTL source code. The include statement is replaced by forcing a simulator to search included verilog files.</list_item>\n",
            "<list_item><loc_87><loc_356><loc_288><loc_363> Do not use the display statement in RTL source code.</list_item>\n",
            "<list_item><loc_87><loc_366><loc_299><loc_372> Do not assign one Register in two different always blocks.</list_item>\n",
            "<list_item><loc_87><loc_375><loc_364><loc_381> Do not duplicate a conditional expression more than one place. For example:</list_item>\n",
            "</unordered_list>\n",
            "<code><loc_90><loc_385><loc_408><loc_448><_unknown_>assign cond_true = request1 | request2 | request3; // using cond_true in the 1 st  always statement always @ (posedge clk or negedge rst_) begin if (!rst_) begin end else begin statement(s) if ( cond_true ) reg1 <= 2'b10; // DO NOT duplicate like 'if (request1| ..)\"</code>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 8</page_footer>\n",
            "<page_break>\n",
            "<page_header><loc_346><loc_8><loc_429><loc_19>Verilog Coding Standards ATVN</page_header>\n",
            "<picture><loc_77><loc_7><loc_116><loc_16></picture>\n",
            "<text><loc_103><loc_32><loc_133><loc_36><loc_103><loc_32><loc_133><loc_36>end end</text>\n",
            "<text><loc_90><loc_48><loc_271><loc_52><loc_90><loc_48><loc_271><loc_52>// using cond_true in the 2 nd  condition statement assign wire3 = cond_true ? regtrue : regfalse;</text>\n",
            "<text><loc_297><loc_54><loc_404><loc_63>// DO NOT duplicate // like '= (request1| ..) ?'</text>\n",
            "<section_header_level_1><loc_76><loc_72><loc_187><loc_78>6.5. Project Hierarchy</section_header_level_1>\n",
            "<text><loc_76><loc_85><loc_426><loc_97>The project hierarchy is shown as follows. The test benches can be reused in convenience. Besides, the test cases are simpler that will shorten simulation time so much.</text>\n",
            "<picture><loc_108><loc_112><loc_417><loc_179></picture>\n",
            "<text><loc_380><loc_177><loc_421><loc_181>Module1</text>\n",
            "<text><loc_76><loc_182><loc_164><loc_186>Module2 Module3 Module4</text>\n",
            "<section_header_level_1><loc_76><loc_197><loc_222><loc_202>The project directory hierarchy consists of:</section_header_level_1>\n",
            "<text><loc_76><loc_207><loc_120><loc_211>ProjectName</text>\n",
            "<text><loc_131><loc_207><loc_162><loc_211>+-- v</text>\n",
            "<text><loc_186><loc_207><loc_271><loc_211>(for rtl source codes)</text>\n",
            "<text><loc_131><loc_212><loc_164><loc_216>+-- lib</text>\n",
            "<text><loc_186><loc_212><loc_286><loc_216>(for simulation libraries)</text>\n",
            "<text><loc_131><loc_218><loc_162><loc_221>+-- vc</text>\n",
            "<text><loc_186><loc_218><loc_245><loc_221>(for testcases)</text>\n",
            "<text><loc_131><loc_223><loc_162><loc_227>+-- vt</text>\n",
            "<text><loc_186><loc_223><loc_253><loc_227>(for testbenches)</text>\n",
            "<text><loc_131><loc_229><loc_168><loc_232>+-- rsim</text>\n",
            "<text><loc_186><loc_229><loc_371><loc_232>(for simulation scripts and simulation shortcuts)</text>\n",
            "<section_header_level_1><loc_76><loc_247><loc_250><loc_253>6.6. Other Important Considerations</section_header_level_1>\n",
            "<text><loc_76><loc_259><loc_128><loc_265>Empty section.</text>\n",
            "<section_header_level_1><loc_76><loc_274><loc_204><loc_280>7. About This Document</section_header_level_1>\n",
            "<text><loc_76><loc_287><loc_426><loc_306>The rules and recommendations presented in this document are by no means exhaustive, but should provide  a  solid  foundation  to  continue  development  in  Verilog.  Suggestions  for  improvements  and additions are welcome.</text>\n",
            "<page_footer><loc_76><loc_459><loc_212><loc_470>Copyright © 2006. Arrive Technologies Inc. Internal Doc. Subject to Change</page_footer>\n",
            "<page_footer><loc_395><loc_460><loc_418><loc_464>Page 9</page_footer>\n",
            "</doctag>\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Kiểm tra xem tiêu đề có dạng 6.1, 6.1.1, ... nếu không thì đổi tag thành <text>\n",
        "def convert_section_tags(text):\n",
        "    def replace_tag(match):\n",
        "        tag, locs, title = match.groups()\n",
        "        if re.match(r'\\d+\\.\\d*', title.strip()):\n",
        "            return match.group(0)  # Giữ nguyên nếu tiêu đề bắt đầu bằng số và dấu chấm\n",
        "        return f'<text>{locs}{title}</text>'  # Thay thế bằng <text>\n",
        "\n",
        "    pattern = re.compile(r'(<section_header_level_\\d+>)(<.*?>)?([^<>]+)</section_header_level_\\d+>', re.DOTALL)\n",
        "    return pattern.sub(replace_tag, text)\n"
      ],
      "metadata": {
        "id": "7RbuP2RESxOr"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import re\n",
        "\n",
        "# Tách sections\n",
        "def extract_sections(text):\n",
        "    sections = []\n",
        "    current_section = None\n",
        "    current_content = \"\"\n",
        "    first_section = True  # Đánh dấu nếu chưa gặp tiêu đề nào\n",
        "\n",
        "    lines = text.splitlines()\n",
        "\n",
        "    for line in lines:\n",
        "        # Xóa các thẻ <loc_*> khỏi dòng\n",
        "        line = re.sub(r\"<loc_\\d+>\", \"\", line).strip()\n",
        "\n",
        "        # Nếu gặp tiêu đề mới\n",
        "        if line.startswith(\"<section_header_level_1>\"):\n",
        "            # Nếu trước khi gặp tiêu đề đầu tiên đã có nội dung, lưu lại nó\n",
        "            if first_section and current_content.strip():\n",
        "                sections.append(f\"{current_content.strip()}\")\n",
        "                current_content = \"\"\n",
        "\n",
        "            first_section = False  # Đã gặp một tiêu đề\n",
        "\n",
        "            # Lưu lại nội dung của section trước nếu có\n",
        "            if current_section is not None:\n",
        "                sections.append(f\"{current_section}\\n{current_content.strip()}\")\n",
        "\n",
        "            # Lấy tiêu đề mới và reset nội dung\n",
        "            current_section = re.sub(r\"<.*?>\", \"\", line)\n",
        "            current_content = \"\"\n",
        "\n",
        "        else:\n",
        "            # Nếu không phải là tiêu đề, nội dung được cộng dồn\n",
        "            if line.startswith(\"<otsl>\"):\n",
        "                current_content += \"\\n\" + line.strip()\n",
        "            elif line.startswith(\"<page_footer>\") or line.startswith(\"<page_header>\"):\n",
        "                continue\n",
        "            else:\n",
        "                current_content += \"\\n\" + re.sub(r\"</?[^<>]+>\", \"\", line).strip()\n",
        "\n",
        "    # Lưu lại phần nội dung cuối cùng (nếu có)\n",
        "    if current_content.strip():\n",
        "        if current_section:\n",
        "            sections.append(f\"{current_section}\\n{current_content.strip()}\")\n",
        "        else:\n",
        "            sections.append(f\"{current_content.strip()}\")  # Nội dung không có tiêu đề nào\n",
        "\n",
        "    return sections"
      ],
      "metadata": {
        "id": "7Sn7_mDjLa5P"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "data = result.document.export_to_doctags()\n",
        "process_data = convert_section_tags(data)\n",
        "# print(process_data)\n",
        "sections = extract_sections(process_data)"
      ],
      "metadata": {
        "id": "ZabmVBTkRn8L"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "df = pd.DataFrame({'text': sections})\n"
      ],
      "metadata": {
        "id": "EmB2wfaZiLH_"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "df.to_csv(\"code.csv\", index=False, encoding=\"utf-8\")"
      ],
      "metadata": {
        "id": "ufJUdKTW9etO"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "df"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 2381
        },
        "id": "jXCpqKuTwSpX",
        "outputId": "1cf21cf1-392c-427a-dff2-08305193e8f5"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "                                                 text\n",
              "0   Arrive Technologies Inc.\\nGuidelines\\nATVN\\nVe...\n",
              "1   1. Abstract\\nThe purpose of this document is t...\n",
              "2                         2. Acronyms\\nEmpty section.\n",
              "3                3. Related Documents\\nEmpty section.\n",
              "4                     4. Requirements\\nEmpty section.\n",
              "5   5. Revision Changes\\n<otsl><ched>Revision<ched...\n",
              "6                6. Verilog Programming Conventions\\n\n",
              "7                           6.1. Layout Conventions\\n\n",
              "8   6.1.1. Source File Layout\\nEvery  file  contai...\n",
              "9   6.1.2. Testbench File Layout\\nTestbench  files...\n",
              "10  6.1.3. Testcase File Layout\\nTestcase  files, ...\n",
              "11  6.1.4. Function Layout\\nEvery function must be...\n",
              "12  6.1.5. Code Layout\\nThis section describes the...\n",
              "13  6.1.5.1. Vertical Spacing\\n Use blank lines t...\n",
              "14  6.1.5.2. Horizontal Spacing\\n All lines shoul...\n",
              "15  6.1.5.3. Indentation\\n Indentation levels are...\n",
              "16  6.1.5.4. Comments\\n Comments within the code ...\n",
              "17  6.2. Naming Conventions\\n When creating names...\n",
              "18  6.2.1. Source, Testbench, and Testcase File Na...\n",
              "19  6.2.2. Reset Signal Name\\nNames of reset signa...\n",
              "20  6.2.3. Clock Tree Signal Name\\nNames of clock ...\n",
              "21  6.2.4. Constant Names\\nNames of constant  (def...\n",
              "22  6.2.5. Input and Output Names\\n Names of inpu...\n",
              "23  6.2.6. Wire and Register Names\\n Names  of  w...\n",
              "24  6.2.7. Active Low Variable Names\\nActive low v...\n",
              "25  6.3. Complex Conditionals\\n Complex  conditio...\n",
              "26  6.4. RTL Mandatory\\nBecause of synthesis reaso...\n",
              "27  6.5. Project Hierarchy\\nThe project hierarchy ...\n",
              "28  6.6. Other Important Considerations\\nEmpty sec...\n",
              "29  7. About This Document\\nThe rules and recommen..."
            ],
            "text/html": [
              "\n",
              "  <div id=\"df-fbb6d66f-cd40-441b-98f0-04b8ba49a83f\" class=\"colab-df-container\">\n",
              "    <div>\n",
              "<style scoped>\n",
              "    .dataframe tbody tr th:only-of-type {\n",
              "        vertical-align: middle;\n",
              "    }\n",
              "\n",
              "    .dataframe tbody tr th {\n",
              "        vertical-align: top;\n",
              "    }\n",
              "\n",
              "    .dataframe thead th {\n",
              "        text-align: right;\n",
              "    }\n",
              "</style>\n",
              "<table border=\"1\" class=\"dataframe\">\n",
              "  <thead>\n",
              "    <tr style=\"text-align: right;\">\n",
              "      <th></th>\n",
              "      <th>text</th>\n",
              "    </tr>\n",
              "  </thead>\n",
              "  <tbody>\n",
              "    <tr>\n",
              "      <th>0</th>\n",
              "      <td>Arrive Technologies Inc.\\nGuidelines\\nATVN\\nVe...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>1</th>\n",
              "      <td>1. Abstract\\nThe purpose of this document is t...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>2</th>\n",
              "      <td>2. Acronyms\\nEmpty section.</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>3</th>\n",
              "      <td>3. Related Documents\\nEmpty section.</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>4</th>\n",
              "      <td>4. Requirements\\nEmpty section.</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>5</th>\n",
              "      <td>5. Revision Changes\\n&lt;otsl&gt;&lt;ched&gt;Revision&lt;ched...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>6</th>\n",
              "      <td>6. Verilog Programming Conventions\\n</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>7</th>\n",
              "      <td>6.1. Layout Conventions\\n</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>8</th>\n",
              "      <td>6.1.1. Source File Layout\\nEvery  file  contai...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>9</th>\n",
              "      <td>6.1.2. Testbench File Layout\\nTestbench  files...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>10</th>\n",
              "      <td>6.1.3. Testcase File Layout\\nTestcase  files, ...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>11</th>\n",
              "      <td>6.1.4. Function Layout\\nEvery function must be...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>12</th>\n",
              "      <td>6.1.5. Code Layout\\nThis section describes the...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>13</th>\n",
              "      <td>6.1.5.1. Vertical Spacing\\n Use blank lines t...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>14</th>\n",
              "      <td>6.1.5.2. Horizontal Spacing\\n All lines shoul...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>15</th>\n",
              "      <td>6.1.5.3. Indentation\\n Indentation levels are...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>16</th>\n",
              "      <td>6.1.5.4. Comments\\n Comments within the code ...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>17</th>\n",
              "      <td>6.2. Naming Conventions\\n When creating names...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>18</th>\n",
              "      <td>6.2.1. Source, Testbench, and Testcase File Na...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>19</th>\n",
              "      <td>6.2.2. Reset Signal Name\\nNames of reset signa...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>20</th>\n",
              "      <td>6.2.3. Clock Tree Signal Name\\nNames of clock ...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>21</th>\n",
              "      <td>6.2.4. Constant Names\\nNames of constant  (def...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>22</th>\n",
              "      <td>6.2.5. Input and Output Names\\n Names of inpu...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>23</th>\n",
              "      <td>6.2.6. Wire and Register Names\\n Names  of  w...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>24</th>\n",
              "      <td>6.2.7. Active Low Variable Names\\nActive low v...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>25</th>\n",
              "      <td>6.3. Complex Conditionals\\n Complex  conditio...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>26</th>\n",
              "      <td>6.4. RTL Mandatory\\nBecause of synthesis reaso...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>27</th>\n",
              "      <td>6.5. Project Hierarchy\\nThe project hierarchy ...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>28</th>\n",
              "      <td>6.6. Other Important Considerations\\nEmpty sec...</td>\n",
              "    </tr>\n",
              "    <tr>\n",
              "      <th>29</th>\n",
              "      <td>7. About This Document\\nThe rules and recommen...</td>\n",
              "    </tr>\n",
              "  </tbody>\n",
              "</table>\n",
              "</div>\n",
              "    <div class=\"colab-df-buttons\">\n",
              "\n",
              "  <div class=\"colab-df-container\">\n",
              "    <button class=\"colab-df-convert\" onclick=\"convertToInteractive('df-fbb6d66f-cd40-441b-98f0-04b8ba49a83f')\"\n",
              "            title=\"Convert this dataframe to an interactive table.\"\n",
              "            style=\"display:none;\">\n",
              "\n",
              "  <svg xmlns=\"http://www.w3.org/2000/svg\" height=\"24px\" viewBox=\"0 -960 960 960\">\n",
              "    <path d=\"M120-120v-720h720v720H120Zm60-500h600v-160H180v160Zm220 220h160v-160H400v160Zm0 220h160v-160H400v160ZM180-400h160v-160H180v160Zm440 0h160v-160H620v160ZM180-180h160v-160H180v160Zm440 0h160v-160H620v160Z\"/>\n",
              "  </svg>\n",
              "    </button>\n",
              "\n",
              "  <style>\n",
              "    .colab-df-container {\n",
              "      display:flex;\n",
              "      gap: 12px;\n",
              "    }\n",
              "\n",
              "    .colab-df-convert {\n",
              "      background-color: #E8F0FE;\n",
              "      border: none;\n",
              "      border-radius: 50%;\n",
              "      cursor: pointer;\n",
              "      display: none;\n",
              "      fill: #1967D2;\n",
              "      height: 32px;\n",
              "      padding: 0 0 0 0;\n",
              "      width: 32px;\n",
              "    }\n",
              "\n",
              "    .colab-df-convert:hover {\n",
              "      background-color: #E2EBFA;\n",
              "      box-shadow: 0px 1px 2px rgba(60, 64, 67, 0.3), 0px 1px 3px 1px rgba(60, 64, 67, 0.15);\n",
              "      fill: #174EA6;\n",
              "    }\n",
              "\n",
              "    .colab-df-buttons div {\n",
              "      margin-bottom: 4px;\n",
              "    }\n",
              "\n",
              "    [theme=dark] .colab-df-convert {\n",
              "      background-color: #3B4455;\n",
              "      fill: #D2E3FC;\n",
              "    }\n",
              "\n",
              "    [theme=dark] .colab-df-convert:hover {\n",
              "      background-color: #434B5C;\n",
              "      box-shadow: 0px 1px 3px 1px rgba(0, 0, 0, 0.15);\n",
              "      filter: drop-shadow(0px 1px 2px rgba(0, 0, 0, 0.3));\n",
              "      fill: #FFFFFF;\n",
              "    }\n",
              "  </style>\n",
              "\n",
              "    <script>\n",
              "      const buttonEl =\n",
              "        document.querySelector('#df-fbb6d66f-cd40-441b-98f0-04b8ba49a83f button.colab-df-convert');\n",
              "      buttonEl.style.display =\n",
              "        google.colab.kernel.accessAllowed ? 'block' : 'none';\n",
              "\n",
              "      async function convertToInteractive(key) {\n",
              "        const element = document.querySelector('#df-fbb6d66f-cd40-441b-98f0-04b8ba49a83f');\n",
              "        const dataTable =\n",
              "          await google.colab.kernel.invokeFunction('convertToInteractive',\n",
              "                                                    [key], {});\n",
              "        if (!dataTable) return;\n",
              "\n",
              "        const docLinkHtml = 'Like what you see? Visit the ' +\n",
              "          '<a target=\"_blank\" href=https://colab.research.google.com/notebooks/data_table.ipynb>data table notebook</a>'\n",
              "          + ' to learn more about interactive tables.';\n",
              "        element.innerHTML = '';\n",
              "        dataTable['output_type'] = 'display_data';\n",
              "        await google.colab.output.renderOutput(dataTable, element);\n",
              "        const docLink = document.createElement('div');\n",
              "        docLink.innerHTML = docLinkHtml;\n",
              "        element.appendChild(docLink);\n",
              "      }\n",
              "    </script>\n",
              "  </div>\n",
              "\n",
              "\n",
              "<div id=\"df-07089902-8f0a-453c-8133-a9a914630762\">\n",
              "  <button class=\"colab-df-quickchart\" onclick=\"quickchart('df-07089902-8f0a-453c-8133-a9a914630762')\"\n",
              "            title=\"Suggest charts\"\n",
              "            style=\"display:none;\">\n",
              "\n",
              "<svg xmlns=\"http://www.w3.org/2000/svg\" height=\"24px\"viewBox=\"0 0 24 24\"\n",
              "     width=\"24px\">\n",
              "    <g>\n",
              "        <path d=\"M19 3H5c-1.1 0-2 .9-2 2v14c0 1.1.9 2 2 2h14c1.1 0 2-.9 2-2V5c0-1.1-.9-2-2-2zM9 17H7v-7h2v7zm4 0h-2V7h2v10zm4 0h-2v-4h2v4z\"/>\n",
              "    </g>\n",
              "</svg>\n",
              "  </button>\n",
              "\n",
              "<style>\n",
              "  .colab-df-quickchart {\n",
              "      --bg-color: #E8F0FE;\n",
              "      --fill-color: #1967D2;\n",
              "      --hover-bg-color: #E2EBFA;\n",
              "      --hover-fill-color: #174EA6;\n",
              "      --disabled-fill-color: #AAA;\n",
              "      --disabled-bg-color: #DDD;\n",
              "  }\n",
              "\n",
              "  [theme=dark] .colab-df-quickchart {\n",
              "      --bg-color: #3B4455;\n",
              "      --fill-color: #D2E3FC;\n",
              "      --hover-bg-color: #434B5C;\n",
              "      --hover-fill-color: #FFFFFF;\n",
              "      --disabled-bg-color: #3B4455;\n",
              "      --disabled-fill-color: #666;\n",
              "  }\n",
              "\n",
              "  .colab-df-quickchart {\n",
              "    background-color: var(--bg-color);\n",
              "    border: none;\n",
              "    border-radius: 50%;\n",
              "    cursor: pointer;\n",
              "    display: none;\n",
              "    fill: var(--fill-color);\n",
              "    height: 32px;\n",
              "    padding: 0;\n",
              "    width: 32px;\n",
              "  }\n",
              "\n",
              "  .colab-df-quickchart:hover {\n",
              "    background-color: var(--hover-bg-color);\n",
              "    box-shadow: 0 1px 2px rgba(60, 64, 67, 0.3), 0 1px 3px 1px rgba(60, 64, 67, 0.15);\n",
              "    fill: var(--button-hover-fill-color);\n",
              "  }\n",
              "\n",
              "  .colab-df-quickchart-complete:disabled,\n",
              "  .colab-df-quickchart-complete:disabled:hover {\n",
              "    background-color: var(--disabled-bg-color);\n",
              "    fill: var(--disabled-fill-color);\n",
              "    box-shadow: none;\n",
              "  }\n",
              "\n",
              "  .colab-df-spinner {\n",
              "    border: 2px solid var(--fill-color);\n",
              "    border-color: transparent;\n",
              "    border-bottom-color: var(--fill-color);\n",
              "    animation:\n",
              "      spin 1s steps(1) infinite;\n",
              "  }\n",
              "\n",
              "  @keyframes spin {\n",
              "    0% {\n",
              "      border-color: transparent;\n",
              "      border-bottom-color: var(--fill-color);\n",
              "      border-left-color: var(--fill-color);\n",
              "    }\n",
              "    20% {\n",
              "      border-color: transparent;\n",
              "      border-left-color: var(--fill-color);\n",
              "      border-top-color: var(--fill-color);\n",
              "    }\n",
              "    30% {\n",
              "      border-color: transparent;\n",
              "      border-left-color: var(--fill-color);\n",
              "      border-top-color: var(--fill-color);\n",
              "      border-right-color: var(--fill-color);\n",
              "    }\n",
              "    40% {\n",
              "      border-color: transparent;\n",
              "      border-right-color: var(--fill-color);\n",
              "      border-top-color: var(--fill-color);\n",
              "    }\n",
              "    60% {\n",
              "      border-color: transparent;\n",
              "      border-right-color: var(--fill-color);\n",
              "    }\n",
              "    80% {\n",
              "      border-color: transparent;\n",
              "      border-right-color: var(--fill-color);\n",
              "      border-bottom-color: var(--fill-color);\n",
              "    }\n",
              "    90% {\n",
              "      border-color: transparent;\n",
              "      border-bottom-color: var(--fill-color);\n",
              "    }\n",
              "  }\n",
              "</style>\n",
              "\n",
              "  <script>\n",
              "    async function quickchart(key) {\n",
              "      const quickchartButtonEl =\n",
              "        document.querySelector('#' + key + ' button');\n",
              "      quickchartButtonEl.disabled = true;  // To prevent multiple clicks.\n",
              "      quickchartButtonEl.classList.add('colab-df-spinner');\n",
              "      try {\n",
              "        const charts = await google.colab.kernel.invokeFunction(\n",
              "            'suggestCharts', [key], {});\n",
              "      } catch (error) {\n",
              "        console.error('Error during call to suggestCharts:', error);\n",
              "      }\n",
              "      quickchartButtonEl.classList.remove('colab-df-spinner');\n",
              "      quickchartButtonEl.classList.add('colab-df-quickchart-complete');\n",
              "    }\n",
              "    (() => {\n",
              "      let quickchartButtonEl =\n",
              "        document.querySelector('#df-07089902-8f0a-453c-8133-a9a914630762 button');\n",
              "      quickchartButtonEl.style.display =\n",
              "        google.colab.kernel.accessAllowed ? 'block' : 'none';\n",
              "    })();\n",
              "  </script>\n",
              "</div>\n",
              "\n",
              "  <div id=\"id_3b32d109-7a91-4fe8-a52b-8e786bb6de37\">\n",
              "    <style>\n",
              "      .colab-df-generate {\n",
              "        background-color: #E8F0FE;\n",
              "        border: none;\n",
              "        border-radius: 50%;\n",
              "        cursor: pointer;\n",
              "        display: none;\n",
              "        fill: #1967D2;\n",
              "        height: 32px;\n",
              "        padding: 0 0 0 0;\n",
              "        width: 32px;\n",
              "      }\n",
              "\n",
              "      .colab-df-generate:hover {\n",
              "        background-color: #E2EBFA;\n",
              "        box-shadow: 0px 1px 2px rgba(60, 64, 67, 0.3), 0px 1px 3px 1px rgba(60, 64, 67, 0.15);\n",
              "        fill: #174EA6;\n",
              "      }\n",
              "\n",
              "      [theme=dark] .colab-df-generate {\n",
              "        background-color: #3B4455;\n",
              "        fill: #D2E3FC;\n",
              "      }\n",
              "\n",
              "      [theme=dark] .colab-df-generate:hover {\n",
              "        background-color: #434B5C;\n",
              "        box-shadow: 0px 1px 3px 1px rgba(0, 0, 0, 0.15);\n",
              "        filter: drop-shadow(0px 1px 2px rgba(0, 0, 0, 0.3));\n",
              "        fill: #FFFFFF;\n",
              "      }\n",
              "    </style>\n",
              "    <button class=\"colab-df-generate\" onclick=\"generateWithVariable('df')\"\n",
              "            title=\"Generate code using this dataframe.\"\n",
              "            style=\"display:none;\">\n",
              "\n",
              "  <svg xmlns=\"http://www.w3.org/2000/svg\" height=\"24px\"viewBox=\"0 0 24 24\"\n",
              "       width=\"24px\">\n",
              "    <path d=\"M7,19H8.4L18.45,9,17,7.55,7,17.6ZM5,21V16.75L18.45,3.32a2,2,0,0,1,2.83,0l1.4,1.43a1.91,1.91,0,0,1,.58,1.4,1.91,1.91,0,0,1-.58,1.4L9.25,21ZM18.45,9,17,7.55Zm-12,3A5.31,5.31,0,0,0,4.9,8.1,5.31,5.31,0,0,0,1,6.5,5.31,5.31,0,0,0,4.9,4.9,5.31,5.31,0,0,0,6.5,1,5.31,5.31,0,0,0,8.1,4.9,5.31,5.31,0,0,0,12,6.5,5.46,5.46,0,0,0,6.5,12Z\"/>\n",
              "  </svg>\n",
              "    </button>\n",
              "    <script>\n",
              "      (() => {\n",
              "      const buttonEl =\n",
              "        document.querySelector('#id_3b32d109-7a91-4fe8-a52b-8e786bb6de37 button.colab-df-generate');\n",
              "      buttonEl.style.display =\n",
              "        google.colab.kernel.accessAllowed ? 'block' : 'none';\n",
              "\n",
              "      buttonEl.onclick = () => {\n",
              "        google.colab.notebook.generateWithVariable('df');\n",
              "      }\n",
              "      })();\n",
              "    </script>\n",
              "  </div>\n",
              "\n",
              "    </div>\n",
              "  </div>\n"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "dataframe",
              "variable_name": "df",
              "summary": "{\n  \"name\": \"df\",\n  \"rows\": 30,\n  \"fields\": [\n    {\n      \"column\": \"text\",\n      \"properties\": {\n        \"dtype\": \"string\",\n        \"num_unique_values\": 30,\n        \"samples\": [\n          \"6.5. Project Hierarchy\\nThe project hierarchy is shown as follows. The test benches can be reused in convenience. Besides, the test cases are simpler that will shorten simulation time so much.\\n\\nModule1\\nModule2 Module3 Module4\\nThe project directory hierarchy consists of:\\nProjectName\\n+-- v\\n(for rtl source codes)\\n+-- lib\\n(for simulation libraries)\\n+-- vc\\n(for testcases)\\n+-- vt\\n(for testbenches)\\n+-- rsim\\n(for simulation scripts and simulation shortcuts)\",\n          \"6.1.5.3. Indentation\\n\\u0083 Indentation levels are every four characters (i.e. columns 1, 5, 9, 13, etc.).\\n\\u0083 All the layout headings described earlier and function declarations start in column one.\\n\\u0083 The else of a conditional has the same indentation as the corresponding if . Thus the form of the conditional is:\\n\\nif (condition) statement // in case of there is one statement only. else statement\\n-orif (condition) // in case of there are many statements. begin statement(s) statement(s) end else begin statement(s) statement(s) end\\nThe form of the conditional statement with an else if is:\\nif (condition) begin statement(s) end else if (Condition) begin statement(s) end else begin statement(s) end\\n\\n\\n\\u0083 The format for the case statement is:\\n\\u0083 The format for the always and initial statements is:\\n\\u0083 The format for module instantiation is:\\n\\u0083 Comments must have the same indentation level as the section of code to which they refer.\\n\\u0083 Begin and End have the same indentation as the code they enclose.\\n\\ncase (signal3) pvalue1: begin end pvalue2, pvalue3, pvalue4: begin end default: begin end endcase\\nalways @( posedge clk19 or negedge rst_ ) begin if (!rst_) begin end else begin if () begin end end end initial begin ... end\\ncore icore // in case of instantiating a user-defined module ( // or a long-list macro .signal1(signal1), .signal2(signal2), .signal3(signal3) ); -or// it is acceptable if instantiating\\nmacro imacro (signal1, signal2, signal3); // a short-list macro\",\n          \"6.2.6. Wire and Register Names\\n\\u0083 Names  of  wire  and  register  must  have  a  comment,  which  indicates  this  signal  changed  at which  clock  domain,  positive  edge  or  negative  edge,  static  or  synchronous,  active  high  or active low.\\n\\u0083 Wires and registers should be active high.\\n\\nFor example:\\nwire signal1name; // static reg signal2name; // @-clk38 (changed at negative edge of clock 38) wire signal3name_;  // active low\"\n        ],\n        \"semantic_type\": \"\",\n        \"description\": \"\"\n      }\n    }\n  ]\n}"
            }
          },
          "metadata": {},
          "execution_count": 9
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "df[\"text\"][10]"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 157
        },
        "id": "P2twGofFKiAg",
        "outputId": "fea4b05f-3212-4186-8b79-f51b4e818dca"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'1. Documents\\nThe ScanFront can scan documents in a range of sizes from business cards to A4/LTR.\\nIt is possible to feed documents of the following sizes and thicknesses depending on the feeding method used.\\n❏ Plain Paper\\nSize\\nWidth: 1.97\" to 8 1/2\" (50 mm to 216 mm) Length: 2.13\" to 14.02\" (54 mm to 356 mm) (up to 120\" (3,048 mm) in Long Document mode)\\nThickness for Page Separation ON 7.2 lb to 57 lb bond (27 g/m  to 209 g/m 2 2 )\\nThickness for Page Separation OFF 7.2 lb to 68 lb bond (27 g/m  to 255 g/m 2 2 )\\nLoading capacity\\nA4 size or smaller: 60 sheets (21 lb bond (80 g/m 2 )) Larger than A4 size: 40 sheets (21 lb bond (80 g/m )) 2 Make sure stacks do not exceed 10 mm in height (including curls) for either of the above.\\n\\nIMPORTANT\\nA document must meet the following criteria to be scannable:\\nGLYPH When scanning a multipage document, pages must be grouped together so that they have the same size, thickness, and weight. Scanning different types of paper at one time can cause the scanner to jam.\\nGLYPH Always make sure that the ink on a document is dry before scanning it. Scanning documents with the ink still wet may soil the rollers or scanning glass, cause lines or smudges to appear on images, or dirty other documents.\\nGLYPH Always clean the rollers or scanning glass after scanning a document written in pencil. Scanning documents with pencil written on them may soil the rollers or scanning glass, cause stripes to appear in images, or dirty other documents.\\nGLYPH When scanning a two-sided document that is printed on thin paper, the image on the opposite side of each page may show through. Adjust the brightness in the scanning conditions before scanning the document.\\nGLYPH When scanning thin paper documents, feed errors may occur depending on the paper type, and the documents may be scanned and ejected out of order.\\nGLYPH Laminated documents may not be scanned correctly, depending on the document.\\nGLYPH Note that scanning the following types of documents can cause a paper jam or malfunction. To scan such a document, scan a photocopy of the document or use an optional carrier sheet.\\n\\n\\nWrinkled or creased documents\\nCarbon paper\\n\\n\\n\\n\\nCurled documents\\nTorn documents\\nDocuments with paper clips or staples\\n\\n\\n\\nCoated paper\\nExtremely thin, translucent paper Documents with excessive paper particles\\n41\\n\\nChapter 3   Handling\\n❏ Business Card\\nSize\\nWidth: 1.97\" (50 mm) and above\\nLength: 3.35\" (85 mm) and above\\nThickness\\n101.33 lb Cover (380 g/m ) and below 2\\n\\nIMPORTANT\\nGLYPH We recommend placing business cards horizontally. Vertically placed business cards may not feed properly depending on their size.\\nGLYPH If the stack of business cards that you placed is not fed properly, reduce the number business cards.\\nGLYPH Business cards may sometimes be stacked in the wrong order when they are ejected, depending on the size and thickness of the business cards, and the orientation that they are loaded.\\n\\n❏ Card (plastic)\\nSize\\n2.12\" × 3.37\" (54 mm × 86 mm) (ISO standard)\\nCard thickness\\n0.055\" (1.4 mm) or smaller\\nOrientation\\nHorizontal feeding only\\nEmbossed cards\\nEmbossed cards can be scanned.\\nLoading capacity\\n10 cards (non-embossed), 1 card (embossed)\\n\\nCAUTION\\nGLYPH When scanning cards, place them to be fed horizontally. If you place cards to be fed vertically, they may not be ejected properly, and cards that get jammed may be damaged when you remove them.\\nGLYPH Embossed cards may not be able to be scanned correctly, depending on the type of embossment.\\nGLYPH When scanning cards, set [Double feed detection by Ultrasonic] to [OFF] in the Detailed Settings screen. (See p. 88.)\\n\\n❏ Passport\\nSize\\n3.46\" × 4.92\" (88 mm × 125 mm) (ISO standard) Insert the passport into an optional carrier sheet (passport type) in an opened state.\\nThickness\\n0.236\" (6 mm) or less (including carrier sheet)\\n42\\n\\nChapter 3   Handling'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 40
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "yny_njdI5HaS"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}