Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_stream_engine_0_wrapper_xst.prj"
Verilog Include Directory          : {"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/" "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed_lib/edk/pcores/" "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_stream_engine_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_stream_engine_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffare.v" into library stream_engine_v1_00_a
Parsing module <dffare>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffarre.v" into library stream_engine_v1_00_a
Parsing module <dffarre>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/instruction_fetch.v" into library stream_engine_v1_00_a
Parsing module <instruction_fetch>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/decode.v" into library stream_engine_v1_00_a
Parsing verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_defines.v" included at line 7.
Parsing module <decode>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/alu.v" into library stream_engine_v1_00_a
Parsing verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_defines.v" included at line 7.
Parsing module <alu>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/regfile.v" into library stream_engine_v1_00_a
Parsing module <regfile>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_cpu.v" into library stream_engine_v1_00_a
Parsing module <mips_cpu>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/userlogic.v" into library stream_engine_v1_00_a
Parsing module <userlogic>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/ipif_reg.v" into library stream_engine_v1_00_a
Parsing module <ipif_reg>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v" into library stream_engine_v1_00_a
Parsing module <encoder>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" into library stream_engine_v1_00_a
Parsing module <axis_addr>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram.v" into library stream_engine_v1_00_a
Parsing module <dataram>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v" into library stream_engine_v1_00_a
Parsing module <dataram2>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram3.v" into library stream_engine_v1_00_a
Parsing module <dataram3>.
Analyzing Verilog file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" into library stream_engine_v1_00_a
Parsing module <pipelogic>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" into library stream_engine_v1_00_a
Parsing entity <stream_engine>.
Parsing architecture <IMP> of entity <stream_engine>.
Parsing VHDL file "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/hdl/system_stream_engine_0_wrapper.vhd" into library work
Parsing entity <system_stream_engine_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_stream_engine_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_stream_engine_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <stream_engine> (architecture <IMP>) with generics from library <stream_engine_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module pipelogic

Elaborating module <pipelogic(IPIF_NUM_REG=7,IPIF_DWIDTH=32,AXIS_DWIDTH=32)>.

Elaborating module <axis_addr(ADDR_WIDTH=15)>.
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" Line 36: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" Line 37: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <dataram2(SIZE=16384,AWIDTH=14,DWIDTH=32)>.

Elaborating module <dataram2(SIZE=32768,AWIDTH=15,DWIDTH=32'sb010000)>.

Elaborating module <dataram3(ADDR_WIDTH=15,COL_WIDTH=32'sb01000,N_COLS=32'sb010)>.

Elaborating module <userlogic(BUF_SIZE=32768,ADDR_WIDTH=15,AXIS_DWIDTH=32)>.

Elaborating module <mips_cpu>.

Elaborating module <instruction_fetch>.

Elaborating module <dffare(WIDTH=32)>.

Elaborating module <dffare(WIDTH=1)>.

Elaborating module <decode>.

Elaborating module <dffarre>.

Elaborating module <dffarre(WIDTH=32)>.

Elaborating module <dffarre(WIDTH=4)>.

Elaborating module <dffarre(WIDTH=5)>.

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_cpu.v" Line 152: Assignment to alu_overflow ignored, since the identifier is never used

Elaborating module <dffare>.

Elaborating module <dffare(WIDTH=5)>.

Elaborating module <regfile>.

Elaborating module <dataram3(ADDR_WIDTH=12,COL_WIDTH=8,N_COLS=4)>.
WARNING:HDLCompiler:1127 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 195: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 196: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 197: Result of 32-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 198: Result of 32-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 199: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <ipif_reg(WIDTH=32)>.

Elaborating module <encoder(OH_WIDTH=7,B_WIDTH=3)>.
WARNING:HDLCompiler:413 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v" Line 15: Result of 4-bit expression is truncated to fit in 3-bit target.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_stream_engine_0_wrapper>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/hdl/system_stream_engine_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_stream_engine_0_wrapper> synthesized.

Synthesizing Unit <stream_engine>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "10111111110000000000000000000000"
        C_HIGHADDR = "10111111110000001111111111111111"
        C_FAMILY = "zynq"
        C_NUM_REG = 2
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Clk> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Resetn> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stream_engine> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pipelogic>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v".
        IPIF_NUM_REG = 7
        IPIF_DWIDTH = 32
        AXIS_DWIDTH = 32
    Found 1-bit register for signal <set_packet_size_d>.
    Found 32-bit 7-to-1 multiplexer for signal <ipif_data_out> created at line 244.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <pipelogic> synthesized.

Synthesizing Unit <axis_addr>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v".
        ADDR_WIDTH = 15
    Found 1-bit register for signal <transfer_on>.
    Found 16-bit register for signal <output_count>.
    Found 16-bit register for signal <output_remaining>.
    Found 16-bit register for signal <input_count>.
    Found 16-bit subtractor for signal <output_remaining[15]_GND_25_o_sub_19_OUT> created at line 70.
    Found 16-bit adder for signal <n0056> created at line 36.
    Found 16-bit adder for signal <n0030> created at line 36.
    Found 16-bit adder for signal <n0031> created at line 37.
    Found 16-bit adder for signal <input_count[15]_GND_25_o_add_6_OUT> created at line 44.
    Found 16-bit adder for signal <output_count[15]_GND_25_o_add_12_OUT> created at line 61.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axis_addr> synthesized.

Synthesizing Unit <dataram2_1>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v".
        SIZE = 16384
        AWIDTH = 14
        DWIDTH = 32
    Found 16384x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dataram2_1> synthesized.

Synthesizing Unit <dataram2_2>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v".
        SIZE = 32768
        AWIDTH = 15
        DWIDTH = 16
    Found 32768x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <dataram2_2> synthesized.

Synthesizing Unit <dataram3_1>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram3.v".
        ADDR_WIDTH = 15
        COL_WIDTH = 8
        N_COLS = 2
    Found 32768x16-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <dout<6>>.
    Found 1-bit register for signal <dout<5>>.
    Found 1-bit register for signal <dout<4>>.
    Found 1-bit register for signal <dout<3>>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<0>>.
    Found 1-bit register for signal <dout<15>>.
    Found 1-bit register for signal <dout<14>>.
    Found 1-bit register for signal <dout<13>>.
    Found 1-bit register for signal <dout<12>>.
    Found 1-bit register for signal <dout<11>>.
    Found 1-bit register for signal <dout<10>>.
    Found 1-bit register for signal <dout<9>>.
    Found 1-bit register for signal <dout<8>>.
    Found 1-bit register for signal <dout<7>>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <dataram3_1> synthesized.

Synthesizing Unit <userlogic>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/userlogic.v".
        BUF_SIZE = 32768
        ADDR_WIDTH = 15
        AXIS_DWIDTH = 32
    Found 32-bit register for signal <test_reg>.
    Found 1-bit register for signal <read_cmd_d>.
    Found 1-bit register for signal <read_iobuf_d>.
    Found 32-bit register for signal <cmd_d>.
    Found 32-bit register for signal <status_reg>.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <userlogic> synthesized.

Synthesizing Unit <mips_cpu>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_cpu.v".
INFO:Xst:3210 - "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/mips_cpu.v" line 145: Output port <alu_overflow> of the instance <x_stage> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <mem_read_data_byte_select> created at line 43.
    Summary:
	inferred  29 Multiplexer(s).
Unit <mips_cpu> synthesized.

Synthesizing Unit <instruction_fetch>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/instruction_fetch.v".
    Found 32-bit adder for signal <pc_id_p4> created at line 22.
    Found 32-bit adder for signal <b_addr> created at line 24.
    Found 32-bit adder for signal <pc[31]_GND_31_o_add_3_OUT> created at line 29.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <instruction_fetch> synthesized.

Synthesizing Unit <dffare_1>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffare.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffare_1> synthesized.

Synthesizing Unit <dffare_2>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffare.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffare_2> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/decode.v".
    Found 32-bit adder for signal <pc[31]_GND_34_o_add_135_OUT> created at line 214.
    Found 5-bit comparator equal for signal <rs_addr[4]_reg_write_addr_mem[4]_equal_96_o> created at line 175
    Found 5-bit comparator equal for signal <reg_write_addr_ex[4]_rs_addr[4]_equal_98_o> created at line 176
    Found 5-bit comparator equal for signal <rt_addr[4]_reg_write_addr_mem[4]_equal_104_o> created at line 178
    Found 5-bit comparator equal for signal <reg_write_addr_ex[4]_rt_addr[4]_equal_106_o> created at line 179
    Found 32-bit comparator equal for signal <isEqual> created at line 248
    Found 32-bit comparator greater for signal <gtz> created at line 249
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <dffarre>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffarre.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffarre> synthesized.

Synthesizing Unit <dffarre_1>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffarre.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffarre_1> synthesized.

Synthesizing Unit <dffarre_2>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffarre.v".
        WIDTH = 4
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffarre_2> synthesized.

Synthesizing Unit <dffarre_3>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffarre.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dffarre_3> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/alu.v".
    Found 32-bit subtractor for signal <alu_op_x[31]_alu_op_y[31]_sub_12_OUT> created at line 40.
    Found 32-bit adder for signal <alu_op_x[31]_alu_op_y[31]_add_4_OUT> created at line 34.
    Found 32x32-bit multiplier for signal <n0040> created at line 32.
    Found 32-bit shifter logical right for signal <alu_op_y[31]_alu_op_x[4]_shift_right_15_OUT> created at line 44
    Found 32-bit shifter logical left for signal <alu_op_y[31]_alu_op_x[4]_shift_left_16_OUT> created at line 45
    Found 32-bit shifter arithmetic right for signal <alu_op_y_signed[31]_alu_op_x[4]_shift_right_17_OUT> created at line 46
    Found 32-bit 16-to-1 multiplexer for signal <alu_result> created at line 30.
    Found 32-bit comparator greater for signal <alu_op_x[31]_alu_op_y[31]_LessThan_14_o> created at line 42
    Found 32-bit comparator greater for signal <alu_op_y_signed[31]_alu_op_x_signed[31]_LessThan_15_o> created at line 43
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <dffare>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffare.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffare> synthesized.

Synthesizing Unit <dffare_3>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/lib/dffare.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffare_3> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/mips/regfile.v".
    Found 32x32-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 5-bit comparator equal for signal <rs_addr[4]_reg_write_addr[4]_equal_2_o> created at line 27
    Found 5-bit comparator equal for signal <rt_addr[4]_reg_write_addr[4]_equal_7_o> created at line 34
    Summary:
	inferred   2 RAM(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <dataram3_2>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram3.v".
        ADDR_WIDTH = 12
        COL_WIDTH = 8
        N_COLS = 4
    Found 4096x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <dout<6>>.
    Found 1-bit register for signal <dout<5>>.
    Found 1-bit register for signal <dout<4>>.
    Found 1-bit register for signal <dout<3>>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<0>>.
    Found 1-bit register for signal <dout<15>>.
    Found 1-bit register for signal <dout<14>>.
    Found 1-bit register for signal <dout<13>>.
    Found 1-bit register for signal <dout<12>>.
    Found 1-bit register for signal <dout<11>>.
    Found 1-bit register for signal <dout<10>>.
    Found 1-bit register for signal <dout<9>>.
    Found 1-bit register for signal <dout<8>>.
    Found 1-bit register for signal <dout<23>>.
    Found 1-bit register for signal <dout<22>>.
    Found 1-bit register for signal <dout<21>>.
    Found 1-bit register for signal <dout<20>>.
    Found 1-bit register for signal <dout<19>>.
    Found 1-bit register for signal <dout<18>>.
    Found 1-bit register for signal <dout<17>>.
    Found 1-bit register for signal <dout<16>>.
    Found 1-bit register for signal <dout<31>>.
    Found 1-bit register for signal <dout<30>>.
    Found 1-bit register for signal <dout<29>>.
    Found 1-bit register for signal <dout<28>>.
    Found 1-bit register for signal <dout<27>>.
    Found 1-bit register for signal <dout<26>>.
    Found 1-bit register for signal <dout<25>>.
    Found 1-bit register for signal <dout<24>>.
    Found 1-bit register for signal <dout<7>>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <dataram3_2> synthesized.

Synthesizing Unit <ipif_reg>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/ipif_reg.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <ipif_reg> synthesized.

Synthesizing Unit <encoder>.
    Related source file is "/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v".
        OH_WIDTH = 7
        B_WIDTH = 3
WARNING:Xst:737 - Found 1-bit latch for signal <binary<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <binary<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <binary<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred  14 Multiplexer(s).
Unit <encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16384x32-bit single-port RAM                          : 1
 32768x16-bit single-port RAM                          : 4
 32x32-bit dual-port RAM                               : 2
 4096x32-bit single-port RAM                           : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 5
 16-bit subtractor                                     : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 66
 1-bit register                                        : 31
 16-bit register                                       : 7
 2-bit register                                        : 2
 32-bit register                                       : 21
 4-bit register                                        : 2
 5-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 396
 1-bit 2-to-1 multiplexer                              : 345
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axis_addr>.
The following registers are absorbed into counter <output_remaining>: 1 register on signal <output_remaining>.
The following registers are absorbed into counter <output_count>: 1 register on signal <output_count>.
The following registers are absorbed into counter <input_count>: 1 register on signal <input_count>.
Unit <axis_addr> synthesized (advanced).

Synthesizing (advanced) Unit <dataram2_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram2_1> synthesized (advanced).

Synthesizing (advanced) Unit <dataram2_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram2_2> synthesized (advanced).

Synthesizing (advanced) Unit <dataram3_1>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA<3>         | connected to signal <we<1>>         | high     |
    |     weA<2>         | connected to signal <we<0>>         | high     |
    |     weA<1>         | connected to signal <we<1>>         | high     |
    |     weA<0>         | connected to signal <we<0>>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram3_1> synthesized (advanced).

Synthesizing (advanced) Unit <dataram3_2>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA<3>         | connected to signal <we<3>>         | high     |
    |     weA<2>         | connected to signal <we<2>>         | high     |
    |     weA<1>         | connected to signal <we<1>>         | high     |
    |     weA<0>         | connected to signal <we<0>>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram3_2> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_we>        | high     |
    |     addrA          | connected to signal <reg_write_addr> |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_we>        | high     |
    |     addrA          | connected to signal <reg_write_addr> |          |
    |     diA            | connected to signal <reg_write_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rt_addr>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16384x32-bit single-port block RAM                    : 1
 32768x16-bit single-port block RAM                    : 4
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 15-bit adder                                          : 1
 15-bit adder carry in                                 : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
# Counters                                             : 4
 16-bit down counter                                   : 1
 16-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 662
 Flip-Flops                                            : 662
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 306
 1-bit 2-to-1 multiplexer                              : 265
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:2677 - Node <Mmult_n00403> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <output_count_15> of sequential type is unconnected in block <axis_addr>.
WARNING:Xst:2677 - Node <input_count_15> of sequential type is unconnected in block <axis_addr>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Zynq asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    binary_2 in unit <encoder>
    binary_0 in unit <encoder>
    binary_1 in unit <encoder>


Optimizing unit <system_stream_engine_0_wrapper> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <pipelogic> ...

Optimizing unit <encoder> ...

Optimizing unit <axis_addr> ...

Optimizing unit <userlogic> ...

Optimizing unit <mips_cpu> ...

Optimizing unit <dffare_1> ...

Optimizing unit <instruction_fetch> ...

Optimizing unit <dffarre_1> ...

Optimizing unit <regfile> ...

Optimizing unit <decode> ...

Optimizing unit <alu> ...
WARNING:Xst:1293 - FF/Latch <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_stream_engine_0_wrapper, actual ratio is 4.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/cpu/atomic/q_0> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
FlipFlop stream_engine_0/stream_engine_i/ul/cpu/alu_op_x_id2ex/q_0 has been replicated 1 time(s)
FlipFlop stream_engine_0/stream_engine_i/ul/cpu/alu_op_x_id2ex/q_1 has been replicated 1 time(s)
FlipFlop stream_engine_0/stream_engine_i/ul/cpu/alu_op_x_id2ex/q_2 has been replicated 1 time(s)
FlipFlop stream_engine_0/stream_engine_i/ul/cpu/alu_op_x_id2ex/q_3 has been replicated 1 time(s)
FlipFlop stream_engine_0/stream_engine_i/ul/cpu/alu_op_x_id2ex/q_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 723
 Flip-Flops                                            : 723

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_stream_engine_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2510
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 71
#      LUT2                        : 160
#      LUT3                        : 269
#      LUT4                        : 167
#      LUT5                        : 385
#      LUT6                        : 799
#      MUXCY                       : 267
#      MUXF7                       : 123
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 229
# FlipFlops/Latches                : 726
#      FD                          : 11
#      FDC                         : 230
#      FDCE                        : 64
#      FDE                         : 1
#      FDR                         : 12
#      FDRE                        : 405
#      LD                          : 3
# RAMS                             : 98
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAMB36E1                    : 84
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             726  out of  106400     0%  
 Number of Slice LUTs:                 1905  out of  53200     3%  
    Number used as Logic:              1857  out of  53200     3%  
    Number used as Memory:               48  out of  17400     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2273
   Number with an unused Flip Flop:    1547  out of   2273    68%  
   Number with an unused LUT:           368  out of   2273    16%  
   Number of fully used LUT-FF pairs:   358  out of   2273    15%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                         222
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               84  out of    140    60%  
    Number using Block RAM only:         84
 Number of DSP48E1s:                      3  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
ACLK                               | NONE(stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 821   |
M_AXIS_TKEEP<0>                    | NONE(stream_engine_0/stream_engine_i/reg_read_sel_enc/binary_2)        | 3     |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 13.126ns (Maximum Frequency: 76.184MHz)
   Minimum input arrival time before clock: 1.923ns
   Maximum output required time after clock: 2.254ns
   Maximum combinational path delay: 0.289ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 13.126ns (frequency: 76.184MHz)
  Total number of paths / destination ports: 6275493050 / 2167
-------------------------------------------------------------------------
Delay:               13.126ns (Levels of Logic = 40)
  Source:            stream_engine_0/stream_engine_i/ul/cpu/alu_op_y_id2ex/q_12 (FF)
  Destination:       stream_engine_0/stream_engine_i/ul/cpu/if_stage/pc_reg/q_31 (FF)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: stream_engine_0/stream_engine_i/ul/cpu/alu_op_y_id2ex/q_12 to stream_engine_0/stream_engine_i/ul/cpu/if_stage/pc_reg/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.282   0.529  stream_engine_0/stream_engine_i/ul/cpu/alu_op_y_id2ex/q_12 (stream_engine_0/stream_engine_i/ul/cpu/alu_op_y_id2ex/q_12)
     DSP48E1:A12->PCOUT47    1   4.036   0.000  stream_engine_0/stream_engine_i/ul/cpu/x_stage/Mmult_n0040 (stream_engine_0/stream_engine_i/ul/cpu/x_stage/Mmult_n0040_PCOUT_to_Mmult_n00401_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  stream_engine_0/stream_engine_i/ul/cpu/x_stage/Mmult_n00401 (stream_engine_0/stream_engine_i/ul/cpu/x_stage/Mmult_n00401_PCOUT_to_Mmult_n00402_PCIN_47)
     DSP48E1:PCIN47->P1    5   1.518   0.440  stream_engine_0/stream_engine_i/ul/cpu/x_stage/Mmult_n00402 (stream_engine_0/stream_engine_i/ul/cpu/x_stage/n0040<18>)
     LUT5:I4->O            5   0.053   0.752  stream_engine_0/stream_engine_i/ul/cpu/d_stage/Mmux_rs_data10 (stream_engine_0/stream_engine_i/ul/cpu/jr_pc_id<18>)
     LUT5:I0->O            1   0.053   0.485  stream_engine_0/stream_engine_i/ul/cpu/d_stage/equalZero<31>6_SW0 (N363)
     LUT6:I4->O            2   0.053   0.491  stream_engine_0/stream_engine_i/ul/cpu/d_stage/equalZero<31>7 (stream_engine_0/stream_engine_i/ul/cpu/d_stage/equalZero)
     LUT5:I3->O            1   0.053   0.485  stream_engine_0/stream_engine_i/ul/cpu/d_stage/out94 (stream_engine_0/stream_engine_i/ul/cpu/d_stage/out95)
     LUT6:I4->O           48   0.053   0.569  stream_engine_0/stream_engine_i/ul/cpu/d_stage/out95 (stream_engine_0/stream_engine_i/ul/cpu/jump_branch_id)
     LUT6:I5->O            1   0.053   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_lut<2> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_lut<2>)
     MUXCY:S->O            1   0.291   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<2> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<3> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<4> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<5> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<6> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<7> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<8> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<9> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<10> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<11> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<12> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<13> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<14> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<15> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<16> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<17> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<18> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<19> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<20> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<21> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<22> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<23> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<24> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<25> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<26> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<27> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<28> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<29> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<30> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.320   0.413  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc[31]_b_addr[31]_mux_5_OUT_rs_xor<31> (stream_engine_0/stream_engine_i/ul/cpu/if_stage/pc[31]_b_addr[31]_mux_5_OUT<31>)
     LUT6:I5->O            1   0.053   0.000  stream_engine_0/stream_engine_i/ul/cpu/if_stage/Mmux_pc_next251 (stream_engine_0/stream_engine_i/ul/cpu/if_stage/pc_next<31>)
     FDCE:D                    0.011          stream_engine_0/stream_engine_i/ul/cpu/if_stage/pc_reg/q_31
    ----------------------------------------
    Total                     13.126ns (8.962ns logic, 4.164ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 726 / 611
-------------------------------------------------------------------------
Offset:              1.923ns (Levels of Logic = 17)
  Source:            M_AXIS_TREADY (PAD)
  Destination:       stream_engine_0/stream_engine_i/inst_LPM_FF1_0 (FF)
  Destination Clock: ACLK rising

  Data Path: M_AXIS_TREADY to stream_engine_0/stream_engine_i/inst_LPM_FF1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.053   0.399  stream_engine_0/stream_engine_i/axis_addr/valid_out11 (M_AXIS_TVALID)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<0> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<1> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<2> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<3> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<4> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<5> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<6> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<7> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<8> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<9> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<10> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<11> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<12> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<12>)
     MUXCY:CI->O           0   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<13> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<13>)
     XORCY:CI->O           2   0.320   0.641  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_xor<14> (stream_engine_0/stream_engine_i/read_addr<14>)
     LUT4:I0->O            1   0.053   0.000  stream_engine_0/stream_engine_i/Mmux_n005861 (stream_engine_0/stream_engine_i/n0058<14>)
     FD:D                      0.011          stream_engine_0/stream_engine_i/inst_LPM_FF1_0
    ----------------------------------------
    Total                      1.923ns (0.883ns logic, 1.040ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 447 / 71
-------------------------------------------------------------------------
Offset:              2.254ns (Levels of Logic = 3)
  Source:            stream_engine_0/stream_engine_i/axis_addr/output_remaining_13 (FF)
  Destination:       M_AXIS_TVALID (PAD)
  Source Clock:      ACLK rising

  Data Path: stream_engine_0/stream_engine_i/axis_addr/output_remaining_13 to M_AXIS_TVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.282   0.745  stream_engine_0/stream_engine_i/axis_addr/output_remaining_13 (stream_engine_0/stream_engine_i/axis_addr/output_remaining_13)
     LUT6:I0->O            2   0.053   0.641  stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_43_o31 (stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_43_o3)
     LUT4:I0->O            3   0.053   0.427  stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_43_o33 (stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_43_o_bdd2)
     LUT4:I3->O            1   0.053   0.000  stream_engine_0/stream_engine_i/axis_addr/valid_out11 (M_AXIS_TVALID)
    ----------------------------------------
    Total                      2.254ns (0.441ns logic, 1.813ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.289ns (Levels of Logic = 1)
  Source:            M_AXIS_TREADY (PAD)
  Destination:       M_AXIS_TVALID (PAD)

  Data Path: M_AXIS_TREADY to M_AXIS_TVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.053   0.000  stream_engine_0/stream_engine_i/axis_addr/valid_out11 (M_AXIS_TVALID)
    ----------------------------------------
    Total                      0.289ns (0.289ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |   13.126|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 40.53 secs
 
--> 


Total memory usage is 244236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   15 (   0 filtered)

