// Seed: 945579197
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output wor  id_2
);
  supply0 id_4 = id_0;
  id_5(
      1'b0, 1, id_0, id_5, 1, id_5, 1 == 1, id_4, id_5 == 1
  );
  logic [7:0][1] id_6;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11
);
  wire id_13;
  assign id_9  = 1;
  assign id_13 = !1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_3
  );
  assign modCall_1.type_8 = 0;
endmodule
