Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 72e03e944737448da79b367beb7622b7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_test_behav xil_defaultlib.datapath_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.datapath_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_test_behav
