<profile>

<section name = "Vitis HLS Report for 'load_tile_mm'" level="0">
<item name = "Date">Tue Oct 21 14:52:39 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">162, 71307, 1.620 us, 0.713 ms, 162, 71307, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102">load_tile_mm_Pipeline_InputTileHread_InputTileWread, 157, 71302, 1.570 us, 0.713 ms, 157, 71302, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 133, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 554, 805, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 91, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102">load_tile_mm_Pipeline_InputTileHread_InputTileWread, 0, 1, 554, 805, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_8ns_4ns_9ns_17_4_1_U245">am_addmul_8ns_4ns_9ns_17_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_fu_191_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln55_fu_240_p2">+, 0, 0, 17, 10, 4</column>
<column name="add_ln67_2_fu_230_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln754_fu_127_p2">+, 0, 0, 16, 9, 5</column>
<column name="add_ln757_fu_159_p2">+, 0, 0, 16, 9, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln67_1_fu_214_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln67_2_fu_222_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln67_fu_205_p3">select, 0, 0, 4, 1, 4</column>
<column name="th_eff_fu_151_p3">select, 0, 0, 8, 1, 8</column>
<column name="tw_eff_fu_179_p3">select, 0, 0, 8, 1, 8</column>
<column name="xor_ln754_fu_145_p2">xor, 0, 0, 8, 8, 2</column>
<column name="xor_ln757_fu_173_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 9, 18</column>
<column name="ap_return_1">9, 2, 8, 16</column>
<column name="ap_return_2">9, 2, 1, 2</column>
<column name="m_axi_gmem_in_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_in_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln50_reg_287">9, 0, 9, 0</column>
<column name="add_ln55_reg_322">10, 0, 10, 0</column>
<column name="add_ln67_2_reg_317">6, 0, 9, 3</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">9, 0, 9, 0</column>
<column name="ap_return_1_preg">8, 0, 9, 1</column>
<column name="ap_return_2_preg">1, 0, 1, 0</column>
<column name="grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln50_reg_297">17, 0, 17, 0</column>
<column name="select_ln67_reg_312">1, 0, 3, 2</column>
<column name="w0_cast2_reg_282">8, 0, 9, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_return_0">out, 9, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_return_1">out, 9, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="ap_return_2">out, 1, ap_ctrl_hs, load_tile_mm, return value</column>
<column name="m_axi_gmem_in_AWVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WDATA">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WSTRB">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WLAST">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RDATA">in, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RLAST">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RFIFONUM">in, 9, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="h0">in, 9, ap_none, h0, scalar</column>
<column name="w0">in, 8, ap_none, w0, scalar</column>
<column name="phase">in, 1, ap_none, phase, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
</table>
</item>
</section>
</profile>
