<stg><name>TrotterUnitFinal</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %logRandNumber_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandNumber

]]></Node>
<StgValue><ssdm name="logRandNumber_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %dHTunnel_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dHTunnel

]]></Node>
<StgValue><ssdm name="dHTunnel_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %Beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Beta

]]></Node>
<StgValue><ssdm name="Beta_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %downSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin

]]></Node>
<StgValue><ssdm name="downSpin_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %upSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin

]]></Node>
<StgValue><ssdm name="upSpin_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %dH_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH

]]></Node>
<StgValue><ssdm name="dH_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %iSpin_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %iSpin

]]></Node>
<StgValue><ssdm name="iSpin_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %iPack_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %iPack

]]></Node>
<StgValue><ssdm name="iPack_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8 %stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage

]]></Node>
<StgValue><ssdm name="stage_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9 %t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset

]]></Node>
<StgValue><ssdm name="t_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
:10 %iSpin_cast = zext i9 %iSpin_read

]]></Node>
<StgValue><ssdm name="iSpin_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="2">
<![CDATA[
:11 %t_offset_cast = zext i2 %t_offset_read

]]></Node>
<StgValue><ssdm name="t_offset_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trotters, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13 %icmp_ln110 = icmp_ult  i13 %stage_read, i13 %t_offset_cast

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %xor_ln110 = xor i1 %icmp_ln110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:15 %or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:16 %icmp_ln110_1 = icmp_ugt  i13 %or_ln, i13 %stage_read

]]></Node>
<StgValue><ssdm name="icmp_ln110_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %inside = and i1 %xor_ln110, i1 %icmp_ln110_1

]]></Node>
<StgValue><ssdm name="inside"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln111 = br i1 %inside, void %._crit_edge, void %branch1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:4 %xor_ln1049 = xor i1 %upSpin_read, i1 %downSpin_read

]]></Node>
<StgValue><ssdm name="xor_ln1049"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:5 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:6 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:7 %xor_ln1049_1 = xor i1 %xor_ln1049, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1049_1"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:8 %and_ln121 = and i1 %upSpin_read, i1 %xor_ln1049_1

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:9 %select_ln121 = select i1 %and_ln121, i32 %sub, i32 %add4

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:10 %select_ln1049 = select i1 %xor_ln1049, i32 %dH_read, i32 %select_ln121

]]></Node>
<StgValue><ssdm name="select_ln1049"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:11 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:11 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
branch1_ifconv:0 %zext_ln117 = zext i3 %iPack_read

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:1 %trotters_addr = getelementptr i512 %trotters, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="trotters_addr"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="3">
<![CDATA[
branch1_ifconv:2 %p_Val2_s = load i3 %trotters_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:11 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:16 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="3">
<![CDATA[
branch1_ifconv:2 %p_Val2_s = load i3 %trotters_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
branch1_ifconv:3 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %p_Val2_s, i32 %iSpin_cast

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:11 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:12 %bitcast_ln131 = bitcast i32 %dHTmp

]]></Node>
<StgValue><ssdm name="bitcast_ln131"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:13 %xor_ln131 = xor i32 %bitcast_ln131, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln131"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:14 %bitcast_ln131_1 = bitcast i32 %xor_ln131

]]></Node>
<StgValue><ssdm name="bitcast_ln131_1"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:15 %dHTmp_1 = select i1 %p_Result_1, i32 %bitcast_ln131_1, i32 %dHTmp

]]></Node>
<StgValue><ssdm name="dHTmp_1"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:17 %bitcast_ln135 = bitcast i32 %dHTmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln135"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1_ifconv:18 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln135, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="32">
<![CDATA[
branch1_ifconv:19 %trunc_ln135 = trunc i32 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:20 %bitcast_ln135_1 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln135_1"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1_ifconv:21 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln135_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="32">
<![CDATA[
branch1_ifconv:22 %trunc_ln135_1 = trunc i32 %bitcast_ln135_1

]]></Node>
<StgValue><ssdm name="trunc_ln135_1"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1_ifconv:23 %icmp_ln135 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch1_ifconv:24 %icmp_ln135_1 = icmp_eq  i23 %trunc_ln135, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_1"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1_ifconv:26 %icmp_ln135_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln135_2"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch1_ifconv:27 %icmp_ln135_3 = icmp_eq  i23 %trunc_ln135_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_3"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:30 %tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:25 %or_ln135 = or i1 %icmp_ln135_1, i1 %icmp_ln135

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:28 %or_ln135_1 = or i1 %icmp_ln135_3, i1 %icmp_ln135_2

]]></Node>
<StgValue><ssdm name="or_ln135_1"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:29 %and_ln135 = and i1 %or_ln135, i1 %or_ln135_1

]]></Node>
<StgValue><ssdm name="and_ln135"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:30 %tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:31 %and_ln135_1 = and i1 %and_ln135, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln135_1"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1_ifconv:32 %br_ln135 = br i1 %and_ln135_1, void %._crit_edge, void %branch0

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:0 %p_Repl2_s = xor i1 %p_Result_1, i1 1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch0:1 %p_Result_s = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %p_Val2_s, i32 %iSpin_cast, i1 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="99" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="512" op_1_bw="3" op_2_bw="0">
<![CDATA[
branch0:2 %store_ln838 = store i512 %p_Result_s, i3 %trotters_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch0:3 %br_ln137 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln138 = ret

]]></Node>
<StgValue><ssdm name="ret_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
