Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 13:21:42 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_animation_timing_summary_routed.rpt -pb led_animation_timing_summary_routed.pb -rpx led_animation_timing_summary_routed.rpx -warn_on_violation
| Design       : led_animation
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_div/divided_clock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.497        0.000                      0                  393        0.232        0.000                      0                  393        4.500        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.497        0.000                      0                  393        0.232        0.000                      0                  393        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.121ns (42.402%)  route 2.881ns (57.598%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.620    10.120    clk_div/clear
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447    14.819    clk_div/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[12]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.426    14.616    clk_div/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.121ns (42.402%)  route 2.881ns (57.598%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.620    10.120    clk_div/clear
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447    14.819    clk_div/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[13]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.426    14.616    clk_div/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.121ns (42.402%)  route 2.881ns (57.598%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.620    10.120    clk_div/clear
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447    14.819    clk_div/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[14]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.426    14.616    clk_div/counter_value_reg[14]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.121ns (42.402%)  route 2.881ns (57.598%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.620    10.120    clk_div/clear
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447    14.819    clk_div/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  clk_div/counter_value_reg[15]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.426    14.616    clk_div/counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.121ns (43.660%)  route 2.737ns (56.340%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.476     9.976    clk_div/clear
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.449    14.821    clk_div/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[20]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X46Y39         FDRE (Setup_fdre_C_R)       -0.426    14.618    clk_div/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.121ns (43.660%)  route 2.737ns (56.340%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.476     9.976    clk_div/clear
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.449    14.821    clk_div/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[21]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X46Y39         FDRE (Setup_fdre_C_R)       -0.426    14.618    clk_div/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.121ns (43.660%)  route 2.737ns (56.340%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.476     9.976    clk_div/clear
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.449    14.821    clk_div/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[22]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X46Y39         FDRE (Setup_fdre_C_R)       -0.426    14.618    clk_div/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.121ns (43.660%)  route 2.737ns (56.340%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.476     9.976    clk_div/clear
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.449    14.821    clk_div/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  clk_div/counter_value_reg[23]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X46Y39         FDRE (Setup_fdre_C_R)       -0.426    14.618    clk_div/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.121ns (43.912%)  route 2.709ns (56.088%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.448     9.948    clk_div/clear
    SLICE_X46Y48         FDRE                                         r  clk_div/counter_value_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.452    14.824    clk_div/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  clk_div/counter_value_reg[56]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.426    14.621    clk_div/counter_value_reg[56]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 clock_period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.121ns (43.912%)  route 2.709ns (56.088%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.478     5.596 r  clock_period_reg[2]/Q
                         net (fo=6, routed)           1.261     6.857    clk_div/Q[2]
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.295     7.152 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.152    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.702 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    clk_div/divided_clock0_carry_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.816    clk_div/divided_clock0_carry__0_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.930    clk_div/divided_clock0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.044 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.044    clk_div/divided_clock0_carry__2_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.158    clk_div/divided_clock0_carry__3_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.272    clk_div/divided_clock0_carry__4_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.386    clk_div/divided_clock0_carry__5_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.448     9.948    clk_div/clear
    SLICE_X46Y48         FDRE                                         r  clk_div/counter_value_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.452    14.824    clk_div/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  clk_div/counter_value_reg[57]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.426    14.621    clk_div/counter_value_reg[57]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  4.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clock_period_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.185ns (48.773%)  route 0.194ns (51.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  clock_period_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_period_reg[56]/Q
                         net (fo=5, routed)           0.194     1.814    clock_period_reg_n_0_[56]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.044     1.858 r  clock_period[55]_i_1/O
                         net (fo=1, routed)           0.000     1.858    clock_period[55]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  clock_period_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.835     1.993    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  clock_period_reg[55]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.131     1.625    clock_period_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clock_period_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.213ns (54.936%)  route 0.175ns (45.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clock_period_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clock_period_reg[40]/Q
                         net (fo=5, routed)           0.175     1.817    clock_period_reg_n_0_[40]
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.049     1.866 r  clock_period[39]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clock_period[39]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  clock_period_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clock_period_reg[39]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131     1.624    clock_period_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.725%)  route 0.124ns (33.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  clock_period_reg[9]/Q
                         net (fo=6, routed)           0.124     1.749    clock_period_reg_n_0_[9]
    SLICE_X42Y39         LUT4 (Prop_lut4_I3_O)        0.101     1.850 r  clock_period[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    clock_period[8]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.131     1.607    clock_period_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 freq_dn_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_dn_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.476    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  freq_dn_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  freq_dn_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.131     1.735    button_freq_dn_active
    SLICE_X40Y39         FDRE                                         r  button_freq_dn_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  button_freq_dn_old_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.012     1.488    button_freq_dn_old_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dir_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_dir_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.593     1.506    dir_debounce/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  dir_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dir_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.131     1.765    button_dir_active
    SLICE_X5Y38          FDRE                                         r  button_dir_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  button_dir_old_reg/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.012     1.518    button_dir_old_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.455%)  route 0.124ns (33.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  clock_period_reg[9]/Q
                         net (fo=6, routed)           0.124     1.749    clock_period_reg_n_0_[9]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.098     1.847 r  clock_period[10]_i_1/O
                         net (fo=1, routed)           0.000     1.847    clock_period[10]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clock_period_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.597    clock_period_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_period_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clock_period_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  clock_period_reg[35]/Q
                         net (fo=5, routed)           0.124     1.749    clock_period_reg_n_0_[35]
    SLICE_X42Y42         LUT4 (Prop_lut4_I0_O)        0.099     1.848 r  clock_period[36]_i_1/O
                         net (fo=1, routed)           0.000     1.848    clock_period[36]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  clock_period_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clock_period_reg[36]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.598    clock_period_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_period_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clock_period_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  clock_period_reg[43]/Q
                         net (fo=5, routed)           0.124     1.750    clock_period_reg_n_0_[43]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.099     1.849 r  clock_period[44]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clock_period[44]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  clock_period_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.835     1.993    clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clock_period_reg[44]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.121     1.599    clock_period_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 button_dir_raise_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.462%)  route 0.186ns (49.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  button_dir_raise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  button_dir_raise_reg/Q
                         net (fo=2, routed)           0.186     1.833    button_dir_raise
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.048     1.881 r  FSM_onehot_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    FSM_onehot_dir[1]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.865     2.023    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.107     1.630    FSM_onehot_dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clock_period_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  clock_period_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clock_period_reg[19]/Q
                         net (fo=8, routed)           0.117     1.724    clock_period_reg_n_0_[19]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.098     1.822 r  clock_period[20]_i_1/O
                         net (fo=1, routed)           0.000     1.822    clock_period[20]_i_1_n_0
    SLICE_X45Y40         FDRE                                         r  clock_period_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.835     1.993    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  clock_period_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     1.570    clock_period_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41     FSM_onehot_dir_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41     FSM_onehot_dir_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38     button_dir_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38     button_dir_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y39    button_freq_dn_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y39    button_freq_dn_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45    button_freq_up_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45    button_freq_up_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y39    clock_period_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_raise_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    button_freq_dn_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    button_freq_dn_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41     FSM_onehot_dir_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38     button_dir_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    button_freq_dn_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    button_freq_dn_old_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 2.865ns (35.759%)  route 5.147ns (64.241%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 f  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.428     6.730    display_reg[7][7]_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.124     6.854 r  display[7][4]_i_2/O
                         net (fo=2, routed)           1.034     7.888    display[7][4]_i_2_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  display[7][0]_i_1/O
                         net (fo=1, routed)           0.000     8.012    display[7][0]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  display_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 2.865ns (35.817%)  route 5.134ns (64.183%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 f  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.428     6.730    display_reg[7][7]_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.124     6.854 r  display[7][4]_i_2/O
                         net (fo=2, routed)           1.021     7.875    display[7][4]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  display[7][4]_i_1/O
                         net (fo=1, routed)           0.000     7.999    display[7][4]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  display_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sseg_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 3.980ns (50.429%)  route 3.912ns (49.571%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE                         0.000     0.000 r  display_driver/sseg_anodes_reg[6]/C
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[6]/Q
                         net (fo=1, routed)           3.912     4.368    sseg_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     7.892 r  sseg_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.892    sseg_anodes[6]
    K2                                                                r  sseg_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 2.893ns (37.021%)  route 4.922ns (62.979%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.432     6.734    display_reg[7][7]_i_3_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  display[7][6]_i_2/O
                         net (fo=2, routed)           0.805     7.663    display[7][6]_i_2_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.152     7.815 r  display[7][6]_i_1/O
                         net (fo=1, routed)           0.000     7.815    display[7][6]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  display_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 2.865ns (36.794%)  route 4.922ns (63.206%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.432     6.734    display_reg[7][7]_i_3_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  display[7][6]_i_2/O
                         net (fo=2, routed)           0.805     7.663    display[7][6]_i_2_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.787 r  display[7][2]_i_1/O
                         net (fo=1, routed)           0.000     7.787    display[7][2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  display_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 2.889ns (37.695%)  route 4.775ns (62.305%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.421     6.723    display_reg[7][7]_i_3_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I4_O)        0.124     6.847 r  display[7][5]_i_2/O
                         net (fo=2, routed)           0.669     7.516    display[7][5]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.148     7.664 r  display[7][5]_i_1/O
                         net (fo=1, routed)           0.000     7.664    display[7][5]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  display_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 2.865ns (37.499%)  route 4.775ns (62.501%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.421     6.723    display_reg[7][7]_i_3_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I4_O)        0.124     6.847 r  display[7][5]_i_2/O
                         net (fo=2, routed)           0.669     7.516    display[7][5]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.640 r  display[7][1]_i_1/O
                         net (fo=1, routed)           0.000     7.640    display[7][1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  display_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 2.865ns (37.556%)  route 4.764ns (62.444%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.054     6.356    display_reg[7][7]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  display[7][7]_i_8/O
                         net (fo=2, routed)           1.025     7.505    display[7][7]_i_8_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.629 r  display[7][7]_i_2/O
                         net (fo=1, routed)           0.000     7.629    display[7][7]_i_2_n_0
    SLICE_X2Y40          FDRE                                         r  display_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 2.865ns (38.423%)  route 4.592ns (61.577%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT1=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  curr_state_reg[6]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  curr_state_reg[6]/Q
                         net (fo=9, routed)           1.327     1.783    curr_state_reg_n_0_[6]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  display[7][7]_i_62/O
                         net (fo=1, routed)           0.000     1.907    display[7][7]_i_62_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  display_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.457    display_reg[7][7]_i_34_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  display_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.571    display_reg[7][7]_i_25_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  display_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.685    display_reg[7][7]_i_23_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  display_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.799    display_reg[7][7]_i_19_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.913 r  display_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.913    display_reg[7][7]_i_21_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  display_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.027    display_reg[7][7]_i_20_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 f  display_reg[7][7]_i_10/O[2]
                         net (fo=3, routed)           1.357     4.624    p_1_in__0[31]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.302     4.926 r  display[7][7]_i_11/O
                         net (fo=1, routed)           0.000     4.926    display[7][7]_i_11_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.302 r  display_reg[7][7]_i_3/CO[3]
                         net (fo=8, routed)           1.054     6.356    display_reg[7][7]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  display[7][7]_i_8/O
                         net (fo=2, routed)           0.853     7.333    display[7][7]_i_8_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.457 r  display[7][3]_i_1/O
                         net (fo=1, routed)           0.000     7.457    display[7][3]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  display_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 2.884ns (39.597%)  route 4.399ns (60.403%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  curr_state_reg[1]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  curr_state_reg[1]/Q
                         net (fo=12, routed)          0.989     1.445    curr_state_reg_n_0_[1]
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.124     1.569 r  curr_state[4]_i_11/O
                         net (fo=1, routed)           0.000     1.569    curr_state[4]_i_11_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.102 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.102    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.417 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     4.311    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     4.618 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     4.618    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.994 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.994    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.111 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.111    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.228 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.228    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.457 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.516     6.973    curr_state1
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.310     7.283 r  curr_state[16]_i_1/O
                         net (fo=1, routed)           0.000     7.283    p_0_in[16]
    SLICE_X1Y46          FDRE                                         r  curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.209ns (73.479%)  route 0.075ns (26.521%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  prev_reg[2]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  prev_reg[2]/Q
                         net (fo=14, routed)          0.075     0.239    prev_reg_n_0_[2]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.284 r  display[1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.284    display[1][3]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  display_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE                         0.000     0.000 r  prev_reg[0]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  prev_reg[0]/Q
                         net (fo=14, routed)          0.117     0.281    prev_reg_n_0_[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.045     0.326 r  display[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    display[2][3]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  display_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[5][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.274ns (81.497%)  route 0.062ns (18.503%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  display_reg[5][3]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_reg[5][3]/Q
                         net (fo=2, routed)           0.062     0.226    display_driver/sseg_cathodes_reg[3]_1
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.045     0.271 r  display_driver/sseg_cathodes[3]_i_3/O
                         net (fo=1, routed)           0.000     0.271    display_driver/sseg_cathodes[3]_i_3_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I1_O)      0.065     0.336 r  display_driver/sseg_cathodes_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    display_driver/sseg_cathodes_reg[3]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  display_driver/sseg_cathodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.852%)  route 0.204ns (59.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[2]/Q
                         net (fo=14, routed)          0.204     0.345    display_driver/display_number_reg[2]
    SLICE_X1Y41          FDSE                                         r  display_driver/sseg_anodes_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.852%)  route 0.204ns (59.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[2]/Q
                         net (fo=14, routed)          0.204     0.345    display_driver/display_number_reg[2]
    SLICE_X1Y41          FDSE                                         r  display_driver/sseg_anodes_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.852%)  route 0.204ns (59.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[2]/Q
                         net (fo=14, routed)          0.204     0.345    display_driver/display_number_reg[2]
    SLICE_X1Y41          FDSE                                         r  display_driver/sseg_anodes_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  display_reg[4][0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[4][0]/Q
                         net (fo=2, routed)           0.168     0.309    display_reg_n_0_[4][0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  display[4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    display[4][0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  display_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  display_reg[4][3]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[4][3]/Q
                         net (fo=2, routed)           0.168     0.309    display_reg_n_0_[4][3]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  display[4][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    display[4][3]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  display_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[6][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  display_reg[6][3]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_reg[6][3]/Q
                         net (fo=2, routed)           0.148     0.312    display_reg_n_0_[6][3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  display[6][3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    display[6][3]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  display_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  display_reg[6][0]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_reg[6][0]/Q
                         net (fo=2, routed)           0.149     0.313    display_reg_n_0_[6][0]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  display[6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    display[6][0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  display_reg[6][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/divided_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.076ns (52.718%)  route 3.656ns (47.282%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.567     5.119    clk_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_div/divided_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clk_div/divided_clock_reg/Q
                         net (fo=2, routed)           0.732     6.307    clk_led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.403 r  clk_led_OBUF_BUFG_inst/O
                         net (fo=67, routed)          2.924     9.327    clk_led_OBUF_BUFG
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.851 r  clk_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.851    clk_led
    H17                                                               r  clk_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 2.864ns (40.705%)  route 4.172ns (59.295%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.516    11.914    curr_state1
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.310    12.224 r  curr_state[16]_i_1/O
                         net (fo=1, routed)           0.000    12.224    p_0_in[16]
    SLICE_X1Y46          FDRE                                         r  curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 2.864ns (41.765%)  route 3.993ns (58.235%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.337    11.735    curr_state1
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.310    12.045 r  curr_state[10]_i_1/O
                         net (fo=1, routed)           0.000    12.045    p_0_in[10]
    SLICE_X1Y45          FDRE                                         r  curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 2.864ns (41.772%)  route 3.992ns (58.228%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.336    11.734    curr_state1
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.310    12.044 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.044    p_0_in[1]
    SLICE_X5Y42          FDRE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.864ns (41.963%)  route 3.961ns (58.037%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.305    11.703    curr_state1
    SLICE_X0Y46          LUT5 (Prop_lut5_I3_O)        0.310    12.013 r  curr_state[14]_i_1/O
                         net (fo=1, routed)           0.000    12.013    p_0_in[14]
    SLICE_X0Y46          FDRE                                         r  curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 2.864ns (42.674%)  route 3.847ns (57.326%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.191    11.589    curr_state1
    SLICE_X7Y44          LUT5 (Prop_lut5_I3_O)        0.310    11.899 r  curr_state[5]_i_1/O
                         net (fo=1, routed)           0.000    11.899    p_0_in[5]
    SLICE_X7Y44          FDRE                                         r  curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.707ns  (logic 2.864ns (42.701%)  route 3.843ns (57.299%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.187    11.585    curr_state1
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.310    11.895 r  curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.895    p_0_in[2]
    SLICE_X7Y43          FDRE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.707ns  (logic 2.864ns (42.701%)  route 3.843ns (57.299%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.187    11.585    curr_state1
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.310    11.895 r  curr_state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.895    p_0_in[8]
    SLICE_X7Y43          FDRE                                         r  curr_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 2.864ns (42.900%)  route 3.812ns (57.100%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.156    11.554    curr_state1
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.310    11.864 r  curr_state[18]_i_1/O
                         net (fo=1, routed)           0.000    11.864    p_0_in[18]
    SLICE_X0Y47          FDRE                                         r  curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 2.864ns (43.020%)  route 3.793ns (56.980%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.761     6.405    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     6.529    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.042 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.042    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.357 f  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           1.895     9.252    curr_state[8]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.307     9.559 r  curr_state[31]_i_40/O
                         net (fo=1, routed)           0.000     9.559    curr_state[31]_i_40_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.935 r  curr_state_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.935    curr_state_reg[31]_i_28_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  curr_state_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.052    curr_state_reg[31]_i_19_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  curr_state_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.169    curr_state_reg[31]_i_12_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.398 r  curr_state_reg[31]_i_5/CO[2]
                         net (fo=31, routed)          1.137    11.535    curr_state1
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.310    11.845 r  curr_state[13]_i_1/O
                         net (fo=1, routed)           0.000    11.845    p_0_in[13]
    SLICE_X1Y46          FDRE                                         r  curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.569%)  route 0.296ns (61.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.296     1.945    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  curr_display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    curr_display[1]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  curr_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.172%)  route 0.358ns (65.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.358     2.007    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.045     2.052 r  curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    curr_display[2]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.361ns (46.405%)  route 0.417ns (53.595%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.988 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     1.988    curr_state[4]_i_12_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.058 r  curr_state_reg[4]_i_4/O[0]
                         net (fo=3, routed)           0.123     2.180    curr_state[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.105     2.285 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.285    p_0_in[1]
    SLICE_X5Y42          FDRE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.320ns (36.070%)  route 0.567ns (63.930%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  FSM_onehot_dir_reg[1]/Q
                         net (fo=4, routed)           0.083     1.719    FSM_onehot_dir_reg_n_0_[1]
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.099     1.818 r  curr_display[0]_i_3/O
                         net (fo=1, routed)           0.181     1.999    curr_display[0]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  curr_display[0]_i_2/O
                         net (fo=1, routed)           0.183     2.227    curr_display[0]_i_2_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.048     2.275 r  curr_display[0]_i_1/O
                         net (fo=1, routed)           0.119     2.395    curr_display[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.392ns (39.728%)  route 0.595ns (60.272%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143     2.086 r  curr_state_reg[4]_i_4/O[1]
                         net (fo=7, routed)           0.300     2.386    curr_state[2]
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.108     2.494 r  curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.494    p_0_in[2]
    SLICE_X7Y43          FDRE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.423ns (40.494%)  route 0.622ns (59.506%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.174     2.117 r  curr_state_reg[4]_i_4/O[2]
                         net (fo=6, routed)           0.327     2.444    curr_state[3]
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.108     2.552 r  curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.552    p_0_in[3]
    SLICE_X7Y43          FDRE                                         r  curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.056ns  (logic 0.599ns (56.735%)  route 0.457ns (43.265%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     2.118 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.118    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.158 r  curr_state_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.158    curr_state_reg[8]_i_4_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.198 r  curr_state_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.198    curr_state_reg[12]_i_4_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.290 r  curr_state_reg[16]_i_4/O[3]
                         net (fo=6, routed)           0.163     2.452    curr_state[16]
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.111     2.563 r  curr_state[16]_i_1/O
                         net (fo=1, routed)           0.000     2.563    p_0_in[16]
    SLICE_X1Y46          FDRE                                         r  curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.448ns (42.139%)  route 0.615ns (57.861%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.196     2.139 r  curr_state_reg[4]_i_4/O[3]
                         net (fo=5, routed)           0.321     2.460    curr_state[4]
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.111     2.571 r  curr_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.571    p_0_in[4]
    SLICE_X5Y42          FDRE                                         r  curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.490ns (45.967%)  route 0.576ns (54.033%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     2.118 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.118    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.184 r  curr_state_reg[8]_i_4/O[2]
                         net (fo=6, routed)           0.282     2.465    curr_state[7]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.108     2.573 r  curr_state[7]_i_1/O
                         net (fo=1, routed)           0.000     2.573    p_0_in[7]
    SLICE_X7Y44          FDRE                                         r  curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.639ns (59.227%)  route 0.440ns (40.773%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.507    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.943    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     2.118 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.118    curr_state_reg[4]_i_4_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.158 r  curr_state_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.158    curr_state_reg[8]_i_4_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.198 r  curr_state_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.198    curr_state_reg[12]_i_4_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.238 r  curr_state_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.238    curr_state_reg[16]_i_4_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.330 r  curr_state_reg[20]_i_4/O[3]
                         net (fo=6, routed)           0.146     2.475    curr_state[20]
    SLICE_X1Y47          LUT5 (Prop_lut5_I4_O)        0.111     2.586 r  curr_state[20]_i_1/O
                         net (fo=1, routed)           0.000     2.586    p_0_in[20]
    SLICE_X1Y47          FDRE                                         r  curr_state_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.601ns (29.014%)  route 3.916ns (70.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.453     5.517    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.601ns (29.014%)  route 3.916ns (70.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.453     5.517    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[29]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.601ns (29.014%)  route 3.916ns (70.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.453     5.517    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[30]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.601ns (29.014%)  route 3.916ns (70.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.453     5.517    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[31]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.601ns (29.761%)  route 3.778ns (70.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.315     5.378    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[24]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.601ns (29.761%)  route 3.778ns (70.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.315     5.378    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[25]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.601ns (29.761%)  route 3.778ns (70.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.315     5.378    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[26]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.601ns (29.761%)  route 3.778ns (70.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.315     5.378    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.448     4.820    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[27]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.601ns (30.605%)  route 3.629ns (69.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.166     5.230    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y42         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447     4.819    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[20]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.601ns (30.605%)  route 3.629ns (69.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.463     3.940    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.064 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.166     5.230    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X38Y42         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.447     4.819    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.280ns (33.900%)  route 0.547ns (66.100%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.547     0.785    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.042     0.827 r  dir_debounce/button_active_i_1/O
                         net (fo=1, routed)           0.000     0.827    dir_debounce/button_active_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  dir_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    dir_debounce/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  dir_debounce/button_active_reg/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.283ns (29.013%)  route 0.693ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.145     0.977    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     2.020    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.283ns (29.013%)  route 0.693ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.145     0.977    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     2.020    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[21]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.283ns (29.013%)  route 0.693ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.145     0.977    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     2.020    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[22]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.283ns (29.013%)  route 0.693ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.145     0.977    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     2.020    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[23]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.118%)  route 0.724ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.176     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.118%)  route 0.724ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.176     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[29]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.118%)  route 0.724ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.176     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[30]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.283ns (28.118%)  route 0.724ns (71.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.176     1.008    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     2.022    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[31]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.283ns (27.235%)  route 0.757ns (72.765%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.787    dir_debounce/btn_dir_IBUF
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.208     1.040    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.861     2.019    dir_debounce/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[16]/C





