#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Feb 28 14:23:53 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/jichuang/pango_school_match/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf
Constraint check start.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 7)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 10)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port uart_rx -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port uart_rx -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf successfully.

Placement started.
Pre global placement started.
Mapping instance u_video_clock_gen/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 1.25 sec.

Global placement started.
Run super clustering :
	Initial slack 131379.
	2 iterations finished.
	Final slack 132368.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4284.
Global placement takes 0.36 sec.

Post global placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst mod_rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst mod_rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst mod_rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst mod_rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst mod_rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst mod_rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst mod_rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst mod_rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst mod_rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst mod_rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst mod_rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst mod_rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst mod_rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst mod_rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst mod_rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst mod_rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst mod_rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst mod_rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst mod_rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst mod_rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst mod_rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst mod_rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst mod_rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst mod_rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_151_209.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_105.
Placed fixed instance u_video_clock_gen/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
IO placement started.
IO placement takes 0.02 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 4284.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 131379.
	2 iterations finished.
	Final slack 132368.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4284.
Post global placement takes 0.38 sec.

Legalization started.
Wirelength after legalization is 4868.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 133006.
Wirelength after replication placement is 4868.
Legalized cost 133006.000000.
Cost at iteration 0 : 133006.000000, wslk 133013.
Cost at iteration 1 : 133156.000000, wslk 133156.
Cost at iteration 2 : 133156.000000, wslk 133156.
Cost at iteration 3 : 133156.000000, wslk 133156.
Cost at iteration 4 : 133156.000000, wslk 133156.
Cost at iteration 5 : 133156.000000, wslk 133156.
Cost at iteration 6 : 133156.000000, wslk 133156.
Cost at iteration 7 : 133156.000000, wslk 133156.
Cost at iteration 8 : 133156.000000, wslk 133156.
Cost at iteration 9 : 133156.000000, wslk 133156.
Cost at iteration 10 : 133156.000000, wslk 133156.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 4889.
Timing-driven detailed placement takes 0.48 sec.

Worst slack is 133161, TNS after placement is 0.
Placement done.
Total placement takes 2.66 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 0.69 sec.
Worst slack is 133161, TNS before global route is 0.
Processing design graph takes 0.13 sec.
Total memory for routing:
	47.254642 M.
Total nets for routing : 884.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 39 at the end of iteration 0.
Unrouted nets 35 at the end of iteration 1.
Unrouted nets 28 at the end of iteration 2.
Unrouted nets 22 at the end of iteration 3.
Unrouted nets 19 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 9 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 58 nets, it takes 0.63 sec.
Global routing takes 0.64 sec.
Total 1014 subnets.
    forward max bucket size 1908 , backward 443.
        Unrouted nets 688 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 1904 , backward 441.
        Unrouted nets 510 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 108 , backward 58.
        Unrouted nets 420 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 396 , backward 300.
        Unrouted nets 336 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 61.
        Unrouted nets 237 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 165 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 29.
        Unrouted nets 120 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 41.
        Unrouted nets 79 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 29.
        Unrouted nets 62 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 43.
        Unrouted nets 41 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 37.
        Unrouted nets 29 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 26.
        Unrouted nets 22 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 29.
        Unrouted nets 9 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 19.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 11.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.47 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 675.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.13 sec.
Used srb routing arc is 7588.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.56 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 157      | 3274          | 5                   
|   FF                     | 303      | 19644         | 2                   
|   LUT                    | 456      | 13096         | 4                   
|   LUT-FF pairs           | 163      | 13096         | 2                   
| Use of CLMS              | 47       | 1110          | 5                   
|   FF                     | 100      | 6660          | 2                   
|   LUT                    | 115      | 4440          | 3                   
|   LUT-FF pairs           | 23       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 39       | 240           | 17                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 39       | 240           | 17                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 4        | 20            | 20                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'top_video_zone_display' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 8.844 sec
Current time: Tue Feb 28 14:24:02 2023
Action pnr: Peak memory pool usage is 420,278,272 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
