INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.srcs/sim_1/new/decoder_unittests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_unittests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/FPU/FPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
