Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test1"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" in Library work.
Entity <string_printer_2> compiled.
Entity <string_printer_2> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" in Library work.
Entity <test1> compiled.
Entity <test1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <String_printer_2> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 122: Instantiating black box module <VGAtxt48x20>.
WARNING:Xst:2211 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 150: Instantiating black box module <PS2_Kbd>.
WARNING:Xst:753 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 160: Unconnected output port 'Busy' of component 'String_printer_2'.
Entity <test1> analyzed. Unit <test1> generated.

Analyzing Entity <String_printer_2> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 112: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <romStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 128: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 79: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DI>, <keyboardStr>, <F0>
WARNING:Xst:790 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <romStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <String_printer_2> analyzed. Unit <String_printer_2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <String_printer_2>.
    Related source file is "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd".
WARNING:Xst:1305 - Output <Busy> is never assigned. Tied to value 0.
WARNING:Xst:1781 - Signal <romStr> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <regDI> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <keyboardStr> is used but never assigned. Tied to default value.
INFO:Xst:1799 - State sready is never reached in FSM <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 97x8-bit ROM for signal <DO$varindex0001> created at line 170.
    Found 49x8-bit ROM for signal <DO$varindex0000> created at line 170.
    Found 8-bit up counter for signal <cntIdx>.
    Found 8-bit up counter for signal <cntIdxKeyboard>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   2 Counter(s).
Unit <String_printer_2> synthesized.


Synthesizing Unit <test1>.
    Related source file is "D:/PWR/ITE Semestr 6/UCISW 2 Projekt/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf".
Unit <test1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 49x8-bit ROM                                          : 1
 97x8-bit ROM                                          : 1
# Counters                                             : 2
 8-bit up counter                                      : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_21/State/FSM> on signal <State[1:9]> with one-hot encoding.
-------------------------------
 State            | Encoding
-------------------------------
 sreset           | 000000001
 sbusywait        | 000000010
 swe              | 000000100
 sloop            | 000001000
 sready           | unreached
 keyboardwait     | 000010000
 skeyboardwe      | 010000000
 keyboardbusy     | 100000000
 keyboardready    | 000100000
 keyboardfinished | 001000000
-------------------------------
Reading core <VGAtxt48x20.ngc>.
Reading core <PS2_Kbd.ngc>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_9>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_17>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 49x8-bit ROM                                          : 1
 97x8-bit ROM                                          : 1
# Counters                                             : 2
 8-bit up counter                                      : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <cntIdx_7> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxKeyboard_6> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxKeyboard_7> of sequential type is unconnected in block <String_printer_2>.

Optimizing unit <test1> ...

Optimizing unit <String_printer_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test1, actual ratio is 4.
FlipFlop XLXI_21/cntIdx_0 has been replicated 1 time(s)
FlipFlop XLXI_21/cntIdx_1 has been replicated 2 time(s)
FlipFlop XLXI_21/cntIdx_2 has been replicated 1 time(s)
FlipFlop XLXI_21/cntIdx_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test1.ngr
Top Level Output File Name         : test1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 604
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      AND3B2                      : 1
#      BUF                         : 3
#      GND                         : 3
#      INV                         : 15
#      LUT1                        : 61
#      LUT2                        : 47
#      LUT2_D                      : 3
#      LUT2_L                      : 6
#      LUT3                        : 51
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 164
#      LUT4_D                      : 7
#      LUT4_L                      : 17
#      MUXCY                       : 71
#      MUXF5                       : 42
#      MUXF5_L                     : 2
#      MUXF6                       : 12
#      OR2                         : 5
#      VCC                         : 3
#      XOR2                        : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 163
#      FD                          : 46
#      FDE                         : 42
#      FDR                         : 19
#      FDRE                        : 50
#      FDRS                        : 4
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 6
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      218  out of   4656     4%  
 Number of Slice Flip Flops:            163  out of   9312     1%  
 Number of 4 input LUTs:                383  out of   9312     4%  
    Number used as logic:               380
    Number used as Shift registers:       3
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 168   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.574ns (Maximum Frequency: 104.450MHz)
   Minimum input arrival time before clock: 5.357ns
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 4088 / 369
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 9)
  Source:            XLXI_9/XLXI_147/Mrom_DO_rom0000 (RAM)
  Destination:       XLXI_9/XLXI_115/XLXI_155/PixOut (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_9/XLXI_147/Mrom_DO_rom0000 to XLXI_9/XLXI_115/XLXI_155/PixOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO6    1   2.800   0.420  XLXI_147/Mrom_DO_rom0000 (XLXN_899<6>)
     begin scope: 'XLXI_115/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_115/XLXI_1'
     XOR2:I0->O            1   0.704   0.420  XLXI_115/XLXI_141 (XLXI_115/XLXN_727)
     AND2:I1->O            1   0.704   0.424  XLXI_115/XLXI_154 (XLXI_115/XLXN_762)
     LUT4:I3->O            1   0.704   0.000  XLXI_115/XLXI_155/iPixOut103 (XLXI_115/XLXI_155/iPixOut)
     FD:D                      0.308          XLXI_115/XLXI_155/PixOut
    ----------------------------------------
    Total                      9.574ns (7.470ns logic, 2.104ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 25 / 24
-------------------------------------------------------------------------
Offset:              5.357ns (Levels of Logic = 5)
  Source:            SW_1 (PAD)
  Destination:       XLXI_9/I_CursorCnt/State_0 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: SW_1 to XLXI_9/I_CursorCnt/State_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  SW_1_IBUF (SW_1_IBUF)
     begin scope: 'XLXI_9'
     LUT4:I0->O            1   0.704   0.424  I_CursorCnt/NextState_0_mux000031_SW0 (N56)
     LUT4:I3->O            6   0.704   0.673  I_CursorCnt/NextState_0_mux000031 (I_CursorCnt/ScrollStart)
     LUT4:I3->O            1   0.704   0.000  I_CursorCnt/NextState_0_mux00001 (I_CursorCnt/NextState)
     FDR:D                     0.308          I_CursorCnt/State_0
    ----------------------------------------
    Total                      5.357ns (3.638ns logic, 1.719ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 3)
  Source:            XLXI_9/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_9/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_9'
     BUF:I->O              1   0.704   0.420  XLXI_14 (VGA_G_OBUF)
     OBUF:I->O                 3.272          VGA_G_OBUF (VGA_G)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.26 secs
 
--> 

Total memory usage is 4532060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    5 (   0 filtered)

