// sig_delay_beh.v generated by Lattice IP Model Creator version 1
// created on Mon, Jan 30, 2017 10:09:05 AM
// Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved
// obfuscator_exe version 1.mar0807

// top

`timescale 1 ns / 100 ps
module sig_delay (
	input	clk,
	input	rstn,
	input	in,

	output reg	out
);
parameter	NUM_CLK_DELAY	= 200;
reg [15:0]	qv8fa4a;
reg cm7d254;
reg [15 : 0] vve92a0;
reg [2047:0] kq49507;
wire [1:0] jp4a838;

localparam al541c6 = 2,pha0e35 = 32'hfdffc68b;
localparam [31:0] ir71ae = pha0e35;
localparam enc6baf = pha0e35 & 4'hf;
localparam [11:0] iraebe3 = 'h7ff;
wire [(1 << enc6baf) -1:0] xlaf8ed;
reg [al541c6-1:0] nre3b7a;
reg [enc6baf-1:0] ipedebc [0:1];
reg [enc6baf-1:0] ip7af24;
reg rtd7924;
integer swbc927;
integer vie4939;

always @(posedge clk, negedge rstn)	if (!rstn) begin	qv8fa4a	<= 0;	out	<= 0;	end	else if (cm7d254) begin	qv8fa4a	<= (vve92a0 != NUM_CLK_DELAY) ? vve92a0 + 1 : vve92a0 ;	out	<= (vve92a0 == NUM_CLK_DELAY);	end
always@* begin cm7d254<=jp4a838[0];vve92a0<={qv8fa4a>>1,jp4a838[1]};end
always@* begin kq49507[2047]<=qv8fa4a[0];kq49507[1023]<=in;end         assign xlaf8ed = kq49507,jp4a838 = nre3b7a; initial begin swbc927 = $fopen(".fred"); $fdisplay( swbc927, "%3h\n%3h", (ir71ae >> 4) & iraebe3, (ir71ae >> (enc6baf+4)) & iraebe3 ); $fclose(swbc927); $readmemh(".fred", ipedebc); end always @ (xlaf8ed) begin ip7af24 = ipedebc[1]; for (vie4939=0; vie4939<al541c6; vie4939=vie4939+1) begin nre3b7a[vie4939] = xlaf8ed[ip7af24]; rtd7924 = ^(ip7af24 & ipedebc[0]); ip7af24 = {ip7af24, rtd7924}; end end 
endmodule

