$comment
	File created using the following command:
		vcd file Processor_16_Inst.msim.vcd -direction
$end
$date
	Tue Mar 26 10:21:53 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Comparator_LG_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # ie $end
$var reg 1 $ ig $end
$var reg 1 % il $end
$var wire 1 & e $end
$var wire 1 ' g $end
$var wire 1 ( l $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 il~combout $end
$var wire 1 1 ig~combout $end
$var wire 1 2 A~combout $end
$var wire 1 3 B~combout $end
$var wire 1 4 e~0_combout $end
$var wire 1 5 ie~combout $end
$var wire 1 6 l~0_combout $end
$var wire 1 7 g~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
1'
1(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
17
$end
#32000
1"
13
0)
14
0&
#64000
1!
0"
12
03
1)
#96000
1"
13
0)
04
1&
#128000
1$
0!
0"
11
02
03
1)
06
14
0(
0&
#160000
1"
13
0)
#192000
1!
0"
12
03
1)
#224000
1"
13
0)
#256000
1%
0$
0!
0"
10
01
02
03
1)
07
16
0'
1(
#288000
1"
13
0)
#320000
1!
0"
12
03
1)
#352000
1"
13
0)
#384000
1$
0!
0"
11
02
03
1)
06
0(
#416000
1"
13
0)
#448000
1!
0"
12
03
1)
#480000
1"
13
0)
#512000
1#
0%
0$
0!
0"
15
00
01
02
03
1)
04
1&
#544000
1"
13
0)
16
14
1(
0&
#576000
1!
0"
12
03
1)
17
06
1'
0(
#608000
1"
13
0)
07
04
0'
1&
#640000
1$
0!
0"
11
02
03
1)
14
0&
#672000
1"
13
0)
#704000
1!
0"
12
03
1)
17
1'
#736000
1"
13
0)
07
0'
#768000
1%
0$
0!
0"
10
01
02
03
1)
#800000
1"
13
0)
16
1(
#832000
1!
0"
12
03
1)
06
0(
#864000
1"
13
0)
#896000
1$
0!
0"
11
02
03
1)
#928000
1"
13
0)
#960000
1!
0"
12
03
1)
#992000
1"
13
0)
#1024000
