
---------- Begin Simulation Statistics ----------
final_tick                               307098811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706952                       # Number of bytes of host memory used
host_op_rate                                   419305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   439.24                       # Real time elapsed on the host
host_tick_rate                              699155325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.307099                       # Number of seconds simulated
sim_ticks                                307098811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955659                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561271                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565956                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570570                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2713                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.070988                       # CPI: cycles per instruction
system.cpu.discardedOps                          4280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894193                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086360                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169210                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        90499035                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325628                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        307098811                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       216599776                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       657994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1316297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          181                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       659218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1318564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            202                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       657742                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657980                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1974611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1974611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673820672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673820672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658314                       # Request fanout histogram
system.membus.respLayer1.occupancy        22033282000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22364041000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1316457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          238                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           658433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          658433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1977068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1977910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       276480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674692608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674969088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          658172                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336763904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1317518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000292                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1317135     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    381      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1317518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11861812000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11203754993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   83                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  942                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1025                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  83                       # number of overall hits
system.l2.overall_hits::.cpu.data                 942                       # number of overall hits
system.l2.overall_hits::total                    1025                       # number of overall hits
system.l2.demand_misses::.cpu.inst                219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658102                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658321                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               219                       # number of overall misses
system.l2.overall_misses::.cpu.data            658102                       # number of overall misses
system.l2.overall_misses::total                658321                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  95436788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95470069000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33281000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  95436788000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95470069000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           659044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               659346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          659044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              659346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.725166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998445                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.725166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998445                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 151968.036530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 145018.231216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 145020.543170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 151968.036530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 145018.231216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 145020.543170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              657742                       # number of writebacks
system.l2.writebacks::total                    657742                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  82273939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82302840000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  82273939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82302840000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.725166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.725166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 131968.036530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 125018.331700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125020.643644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 131968.036530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 125018.331700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125020.643644                       # average overall mshr miss latency
system.l2.replacements                         658172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657980                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  95417055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   95417055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        658433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            658433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 145015.129639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145015.129639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  82257455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82257455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125015.129639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125015.129639                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33281000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33281000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.725166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.725166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 151968.036530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 151968.036530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.725166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 131968.036530                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 131968.036530                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.199673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 161745.901639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 161745.901639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 143339.130435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 143339.130435                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.926376                       # Cycle average of tags in use
system.l2.tags.total_refs                     1318363                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.101305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.405362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       255.419709                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999712                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11205492                       # Number of tag accesses
system.l2.tags.data_accesses                 11205492                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         112128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336944640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337056768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       112128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336763904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336763904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          658095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       657742                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             657742                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            365120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1097186404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1097551524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       365120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           365120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1096597876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1096597876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1096597876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           365120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1097186404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2194149400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5261936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001640886750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       219259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       219259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6655916                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5045074                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     657742                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5261936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            329121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           329040                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 196442594000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26332560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295189694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37300.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56050.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4826154                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4820983                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5261936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 218365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 219174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 219178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 219182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 219201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 219219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 219303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 219262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 219255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 219234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 219225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 219216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 219211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       881287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    764.584849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   692.922575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.135383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23405      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6      0.00%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      0.00%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24201      2.75%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       374681     42.52%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          807      0.09%     48.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.00%     48.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17739      2.01%     50.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       440436     49.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       881287                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       219259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.019557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.001378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.942859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        219255    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        219259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       219259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.998618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.997952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.173269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.01%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.00%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              812      0.37%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           217526     99.21%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              808      0.37%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        219259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337056768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336762432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337056768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336763904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1097.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1096.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1097.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1096.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  307098758000                       # Total gap between requests
system.mem_ctrls.avgGap                     233347.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       112128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336944640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336762432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 365120.267430797685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1097186403.629547119141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1096593083.194972038269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5261936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    107538000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 295082156000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7596589965250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     61380.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56048.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1443687.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3145962540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1672118745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18799334400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13732650720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24242016240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68014135080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60650882400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       190257100125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.530566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 155051703750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10254660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 141792447250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3146433780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1672365420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18803561280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13734535140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24242016240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67998714300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60663868320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       190261494480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.544875                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 155081517750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10254660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 141762633250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31710219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31710219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31710219                       # number of overall hits
system.cpu.icache.overall_hits::total        31710219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          302                       # number of overall misses
system.cpu.icache.overall_misses::total           302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37896000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37896000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37896000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37896000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31710521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31710521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31710521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31710521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 125483.443709                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 125483.443709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 125483.443709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 125483.443709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.icache.writebacks::total               238                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          302                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37292000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37292000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 123483.443709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 123483.443709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 123483.443709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 123483.443709                       # average overall mshr miss latency
system.cpu.icache.replacements                    238                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31710219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31710219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37896000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37896000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31710521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31710521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 125483.443709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 125483.443709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 123483.443709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 123483.443709                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.453970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31710521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105001.725166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.453970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63421344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63421344                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85065055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85065055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85065114                       # number of overall hits
system.cpu.dcache.overall_hits::total        85065114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1316769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1316769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1316781                       # number of overall misses
system.cpu.dcache.overall_misses::total       1316781                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 207281137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207281137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 207281137000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207281137000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86381824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86381824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 157416.476998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 157416.476998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 157415.042441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 157415.042441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658715                       # number of writebacks
system.cpu.dcache.writebacks::total            658715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       659038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       659038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       659044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       659044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  97445757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  97445757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  97446759000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  97446759000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 147860.604396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 147860.604396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 147860.778643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 147860.778643                       # average overall mshr miss latency
system.cpu.dcache.replacements                 658980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2042956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65945.249597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65945.249597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62247.933884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62247.933884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83022099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83022099                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1316148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1316148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 207240185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 207240185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 157459.635998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 157459.635998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       658433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       658433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  97408097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  97408097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 147939.269447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147939.269447                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.169014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.169014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1002000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1002000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       167000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       167000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.994488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85724226                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            659044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.073601                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.994488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         173422970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        173422970                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307098811000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
