

================================================================
== Synthesis Summary Report of 'sobel'
================================================================
+ General Information: 
    * Date:           Fri Apr  1 00:19:56 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        kv260_3d_svm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |         |         |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+-----------+-----+
    |+ sobel                           |     -|  0.00|   921628|  9.216e+06|         -|   921629|       -|        no|  10 (3%)|  45 (3%)|  4192 (1%)|  5675 (4%)|    -|
    | + grp_sqrt_fixed_32_32_s_fu_338  |    II|  0.00|        3|     30.000|         -|        1|       -|       yes|        -|        -|  289 (~0%)|  1363 (1%)|    -|
    | o VITIS_LOOP_109_1               |     -|  7.30|   921626|  9.216e+06|        28|        1|  921600|       yes|        -|        -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 5             |
+---------------+------------+---------------+

* AXIS
+-----------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| in_r      | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| out_r     | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| in       | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| out      | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| return   | out       | int                                         |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+-------------------------+----------+-----------------------+
| Argument | HW Name                 | HW Type  | HW Info               |
+----------+-------------------------+----------+-----------------------+
| in       | N/A                     | N/A      |                       |
| out      | N/A                     | N/A      |                       |
| return   | s_axi_control ap_return | register | offset=0x10, range=32 |
+----------+-------------------------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================

