# This file only contains the instantiation of the module
module_instantiation:
    rtl: |-
        /*******************************************************************
         * AMBA 3 AHB Lite Widget
         * ======================
         * Naming conventions
         *    - widget_if -> SystemVerilog interface to between widgets
         *                   and the internal srdl2sv registers.
         *    - H*        -> Signals as defined in AMBA3 AHB Lite 
         *                   specification
         *    - clk       -> Clock that drives registers and the bus
         *******************************************************************/
        srdl2sv_amba3ahblite
             #(.FLOP_REGISTER_IF (0),
               .BUS_BITS         ({bus_width}),
               .NO_BYTE_ENABLE   ({no_byte_enable}))
        srdl2sv_amba3ahblite_inst
             (// Bus protocol
             .HRESETn,
             .HCLK        (clk),
             .HADDR,
             .HWRITE,
             .HSIZE,
             .HPROT,
             .HTRANS,
             .HWDATA,
             .HSEL,

             .HREADYOUT,
             .HRESP,
             .HRDATA,

             // Interface to internal logic
             .widget_if);
    signals:
    signals:
        - name: 'widget_if'
          signal_type: 'srdl2sv_widget_if #(.ADDR_W ({addr_width}), .DATA_W({bus_width}))'
    input_ports:
        - name: 'clk'
          signal_type: ''
        - name: 'HRESETn'
          signal_type: ''
        - name: 'HADDR'
          signal_type: '[31:0]'
        - name: 'HWRITE'
          signal_type: ''
        - name: 'HSIZE'
          signal_type: '[2:0]'
        - name: 'HPROT'
          signal_type: '[3:0]'
        - name: 'HTRANS'
          signal_type: '[1:0]'
        - name: 'HWDATA'
          signal_type: '[{bus_width}-1:0]'
        - name: 'HSEL'
          signal_type: ''
    output_ports:
        - name: 'HREADYOUT'
          signal_type: ''
        - name: 'HRESP'
          signal_type: ''
        - name: 'HRDATA'
          signal_type: '[{bus_width}-1:0]'
