Simulator report for _3_1mux
Sun Jan 02 11:23:22 2022
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 202 nodes    ;
; Simulation Coverage         ;      55.94 % ;
; Total Number of Transitions ; 440          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; _3_1mux.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      55.94 % ;
; Total nodes checked                                 ; 202          ;
; Total output ports checked                          ; 202          ;
; Total output ports with complete 1/0-value coverage ; 113          ;
; Total output ports with no 1/0-value coverage       ; 40           ;
; Total output ports with no 1-value coverage         ; 72           ;
; Total output ports with no 0-value coverage         ; 57           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                      ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; Node Name                                                     ; Output Port Name                                              ; Output Port Type ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; |_3_1mux|y[0]                                                 ; |_3_1mux|y[0]                                                 ; pin_out          ;
; |_3_1mux|y[1]                                                 ; |_3_1mux|y[1]                                                 ; pin_out          ;
; |_3_1mux|y[2]                                                 ; |_3_1mux|y[2]                                                 ; pin_out          ;
; |_3_1mux|y[3]                                                 ; |_3_1mux|y[3]                                                 ; pin_out          ;
; |_3_1mux|y[4]                                                 ; |_3_1mux|y[4]                                                 ; pin_out          ;
; |_3_1mux|y[5]                                                 ; |_3_1mux|y[5]                                                 ; pin_out          ;
; |_3_1mux|y[6]                                                 ; |_3_1mux|y[6]                                                 ; pin_out          ;
; |_3_1mux|y[7]                                                 ; |_3_1mux|y[7]                                                 ; pin_out          ;
; |_3_1mux|MADD[0]                                              ; |_3_1mux|MADD[0]                                              ; out              ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; Node Name                                                     ; Output Port Name                                              ; Output Port Type ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; |_3_1mux|a[0]                                                 ; |_3_1mux|a[0]                                                 ; out              ;
; |_3_1mux|a[1]                                                 ; |_3_1mux|a[1]                                                 ; out              ;
; |_3_1mux|a[2]                                                 ; |_3_1mux|a[2]                                                 ; out              ;
; |_3_1mux|a[3]                                                 ; |_3_1mux|a[3]                                                 ; out              ;
; |_3_1mux|a[4]                                                 ; |_3_1mux|a[4]                                                 ; out              ;
; |_3_1mux|a[5]                                                 ; |_3_1mux|a[5]                                                 ; out              ;
; |_3_1mux|a[6]                                                 ; |_3_1mux|a[6]                                                 ; out              ;
; |_3_1mux|a[7]                                                 ; |_3_1mux|a[7]                                                 ; out              ;
; |_3_1mux|b[0]                                                 ; |_3_1mux|b[0]                                                 ; out              ;
; |_3_1mux|b[1]                                                 ; |_3_1mux|b[1]                                                 ; out              ;
; |_3_1mux|b[2]                                                 ; |_3_1mux|b[2]                                                 ; out              ;
; |_3_1mux|b[3]                                                 ; |_3_1mux|b[3]                                                 ; out              ;
; |_3_1mux|b[4]                                                 ; |_3_1mux|b[4]                                                 ; out              ;
; |_3_1mux|b[5]                                                 ; |_3_1mux|b[5]                                                 ; out              ;
; |_3_1mux|b[6]                                                 ; |_3_1mux|b[6]                                                 ; out              ;
; |_3_1mux|b[7]                                                 ; |_3_1mux|b[7]                                                 ; out              ;
; |_3_1mux|c[0]                                                 ; |_3_1mux|c[0]                                                 ; out              ;
; |_3_1mux|c[1]                                                 ; |_3_1mux|c[1]                                                 ; out              ;
; |_3_1mux|c[2]                                                 ; |_3_1mux|c[2]                                                 ; out              ;
; |_3_1mux|c[3]                                                 ; |_3_1mux|c[3]                                                 ; out              ;
; |_3_1mux|c[4]                                                 ; |_3_1mux|c[4]                                                 ; out              ;
; |_3_1mux|c[5]                                                 ; |_3_1mux|c[5]                                                 ; out              ;
; |_3_1mux|c[6]                                                 ; |_3_1mux|c[6]                                                 ; out              ;
; |_3_1mux|c[7]                                                 ; |_3_1mux|c[7]                                                 ; out              ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; Node Name                                                     ; Output Port Name                                              ; Output Port Type ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; |_3_1mux|a[0]                                                 ; |_3_1mux|a[0]                                                 ; out              ;
; |_3_1mux|a[1]                                                 ; |_3_1mux|a[1]                                                 ; out              ;
; |_3_1mux|a[2]                                                 ; |_3_1mux|a[2]                                                 ; out              ;
; |_3_1mux|a[3]                                                 ; |_3_1mux|a[3]                                                 ; out              ;
; |_3_1mux|a[4]                                                 ; |_3_1mux|a[4]                                                 ; out              ;
; |_3_1mux|a[5]                                                 ; |_3_1mux|a[5]                                                 ; out              ;
; |_3_1mux|a[6]                                                 ; |_3_1mux|a[6]                                                 ; out              ;
; |_3_1mux|a[7]                                                 ; |_3_1mux|a[7]                                                 ; out              ;
; |_3_1mux|b[0]                                                 ; |_3_1mux|b[0]                                                 ; out              ;
; |_3_1mux|b[1]                                                 ; |_3_1mux|b[1]                                                 ; out              ;
; |_3_1mux|b[2]                                                 ; |_3_1mux|b[2]                                                 ; out              ;
; |_3_1mux|b[3]                                                 ; |_3_1mux|b[3]                                                 ; out              ;
; |_3_1mux|b[4]                                                 ; |_3_1mux|b[4]                                                 ; out              ;
; |_3_1mux|b[5]                                                 ; |_3_1mux|b[5]                                                 ; out              ;
; |_3_1mux|b[6]                                                 ; |_3_1mux|b[6]                                                 ; out              ;
; |_3_1mux|b[7]                                                 ; |_3_1mux|b[7]                                                 ; out              ;
; |_3_1mux|c[0]                                                 ; |_3_1mux|c[0]                                                 ; out              ;
; |_3_1mux|c[1]                                                 ; |_3_1mux|c[1]                                                 ; out              ;
; |_3_1mux|c[2]                                                 ; |_3_1mux|c[2]                                                 ; out              ;
; |_3_1mux|c[3]                                                 ; |_3_1mux|c[3]                                                 ; out              ;
; |_3_1mux|c[4]                                                 ; |_3_1mux|c[4]                                                 ; out              ;
; |_3_1mux|c[5]                                                 ; |_3_1mux|c[5]                                                 ; out              ;
; |_3_1mux|c[6]                                                 ; |_3_1mux|c[6]                                                 ; out              ;
; |_3_1mux|c[7]                                                 ; |_3_1mux|c[7]                                                 ; out              ;
; |_3_1mux|MADD[1]                                              ; |_3_1mux|MADD[1]                                              ; out              ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |_3_1mux|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition
    Info: Processing started: Sun Jan 02 11:23:22 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off _3_1mux -c _3_1mux
Info: Using vector source file "D:/Files/文档/大二上/数电模电/逻辑电路设计/_3_1mux/_3_1mux.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      55.94 %
Info: Number of transitions in simulation is 440
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Sun Jan 02 11:23:22 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


