--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock std_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |   11.326(R)|    0.350(R)|std_clk_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock switches<5>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    5.939(F)|    8.751(F)|LED_display_data_not0002|   0.000|
switches<1> |    2.873(F)|    6.985(F)|LED_display_data_not0002|   0.000|
switches<2> |    4.342(F)|    7.068(F)|LED_display_data_not0002|   0.000|
switches<3> |    6.159(F)|    7.014(F)|LED_display_data_not0002|   0.000|
switches<4> |   11.402(F)|    6.940(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<6>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    5.419(F)|    9.402(F)|LED_display_data_not0002|   0.000|
switches<1> |    2.353(F)|    7.636(F)|LED_display_data_not0002|   0.000|
switches<2> |    3.822(F)|    7.719(F)|LED_display_data_not0002|   0.000|
switches<3> |    5.639(F)|    7.665(F)|LED_display_data_not0002|   0.000|
switches<4> |   10.882(F)|    7.591(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<8>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    7.793(F)|    6.434(F)|LED_display_data_not0002|   0.000|
switches<1> |    4.727(F)|    4.668(F)|LED_display_data_not0002|   0.000|
switches<2> |    6.196(F)|    4.751(F)|LED_display_data_not0002|   0.000|
switches<3> |    8.013(F)|    4.697(F)|LED_display_data_not0002|   0.000|
switches<4> |   13.256(F)|    4.623(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<9>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    7.042(F)|    7.373(F)|LED_display_data_not0002|   0.000|
switches<1> |    3.976(F)|    5.607(F)|LED_display_data_not0002|   0.000|
switches<2> |    5.445(F)|    5.690(F)|LED_display_data_not0002|   0.000|
switches<3> |    7.262(F)|    5.636(F)|LED_display_data_not0002|   0.000|
switches<4> |   12.505(F)|    5.562(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Clock data_ready to Pad
-------------+------------+---------------------------------+--------+
             | clk (edge) |                                 | Clock  |
Destination  |   to PAD   |Internal Clock(s)                | Phase  |
-------------+------------+---------------------------------+--------+
ram1_data<0> |   14.536(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<1> |   14.536(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<2> |   14.188(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<3> |   14.188(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<4> |   14.180(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<5> |   14.180(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<6> |   14.160(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<7> |   14.160(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<8> |   14.161(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<9> |   14.161(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<10>|   14.180(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<11>|   14.180(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<12>|   14.173(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<13>|   14.173(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<14>|   14.064(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<15>|   14.064(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
rdn          |   16.176(F)|mem_unit/Rdn_not0001             |   0.000|
seg7_out_1<0>|   22.591(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<1>|   24.004(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<2>|   24.754(F)|mem_unit/working_not0001         |   0.000|
wrn          |   16.779(F)|mem_unit/Wrn_not0001             |   0.000|
-------------+------------+---------------------------------+--------+

Clock std_clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
seg7_out_2<0>|   12.385(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<1>|   12.621(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<2>|   13.687(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<3>|   13.494(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<4>|   13.546(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<5>|   14.233(R)|std_clk_BUFGP     |   0.000|
seg7_out_2<6>|   13.165(R)|std_clk_BUFGP     |   0.000|
-------------+------------+------------------+--------+

Clock switches<5> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   20.279(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   21.640(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   22.199(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   21.603(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   20.649(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   20.663(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   19.511(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   20.490(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   20.821(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   19.494(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   22.266(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   22.101(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   20.470(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   21.467(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   21.104(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   21.378(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<6> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   20.930(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   22.291(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   22.850(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   22.254(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   21.300(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   21.314(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   20.162(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   21.141(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   21.472(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   20.145(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   22.917(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   22.752(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   21.121(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   22.118(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   21.755(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   22.029(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<8> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   17.962(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   19.323(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   19.882(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   19.286(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   18.332(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   18.346(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   17.194(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   18.173(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   18.504(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   17.177(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   19.949(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   19.784(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   18.153(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   19.150(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   18.787(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   19.061(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<9> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   18.901(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   20.262(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   20.821(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   20.225(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   19.271(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   19.285(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   18.133(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   19.112(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   19.443(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   18.116(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   20.888(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   20.723(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   19.092(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   20.089(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   19.726(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   20.000(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock tbre to Pad
-------------+------------+---------------------------------+--------+
             | clk (edge) |                                 | Clock  |
Destination  |   to PAD   |Internal Clock(s)                | Phase  |
-------------+------------+---------------------------------+--------+
ram1_data<0> |   14.915(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<1> |   14.915(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<2> |   14.567(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<3> |   14.567(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<4> |   14.559(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<5> |   14.559(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<6> |   14.539(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<7> |   14.539(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<8> |   14.540(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<9> |   14.540(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<10>|   14.559(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<11>|   14.559(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<12>|   14.552(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<13>|   14.552(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<14>|   14.443(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<15>|   14.443(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
rdn          |   16.555(F)|mem_unit/Rdn_not0001             |   0.000|
seg7_out_1<0>|   22.970(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<1>|   24.383(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<2>|   25.133(F)|mem_unit/working_not0001         |   0.000|
wrn          |   17.158(F)|mem_unit/Wrn_not0001             |   0.000|
-------------+------------+---------------------------------+--------+

Clock tsre to Pad
-------------+------------+---------------------------------+--------+
             | clk (edge) |                                 | Clock  |
Destination  |   to PAD   |Internal Clock(s)                | Phase  |
-------------+------------+---------------------------------+--------+
ram1_data<0> |   13.243(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<1> |   13.243(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<2> |   12.895(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<3> |   12.895(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<4> |   12.887(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<5> |   12.887(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<6> |   12.867(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<7> |   12.867(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<8> |   12.868(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<9> |   12.868(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<10>|   12.887(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<11>|   12.887(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<12>|   12.880(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<13>|   12.880(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<14>|   12.771(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
ram1_data<15>|   12.771(F)|mem_unit/Mtrien_Ram1_data_not0001|   0.000|
rdn          |   14.883(F)|mem_unit/Rdn_not0001             |   0.000|
seg7_out_1<0>|   21.298(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<1>|   22.711(F)|mem_unit/working_not0001         |   0.000|
seg7_out_1<2>|   23.461(F)|mem_unit/working_not0001         |   0.000|
wrn          |   15.486(F)|mem_unit/Wrn_not0001             |   0.000|
-------------+------------+---------------------------------+--------+

Clock to Setup on destination clock data_ready
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
data_ready     |         |         |    2.195|    9.816|
std_clk        |         |         |   11.164|         |
tbre           |         |         |    1.708|    9.816|
tsre           |         |         |    2.298|    9.816|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock std_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |   23.698|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |    9.870|         |
switches<5>    |         |         |    2.068|    2.068|
switches<6>    |         |         |    2.848|    2.848|
switches<8>    |         |         |   -0.895|   -0.895|
switches<9>    |         |         |   -1.097|   -1.097|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |    9.870|         |
switches<5>    |         |         |    1.548|    1.548|
switches<6>    |         |         |    2.328|    2.328|
switches<8>    |         |         |   -1.415|   -1.415|
switches<9>    |         |         |   -1.617|   -1.617|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |    9.870|         |
switches<5>    |         |         |    3.922|    3.922|
switches<6>    |         |         |    4.702|    4.702|
switches<8>    |         |         |    0.959|    0.959|
switches<9>    |         |         |    0.757|    0.757|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |    9.870|         |
switches<5>    |         |         |    3.171|    3.171|
switches<6>    |         |         |    3.951|    3.951|
switches<8>    |         |         |    0.208|    0.208|
switches<9>    |         |         |    0.006|    0.006|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tbre
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
data_ready     |         |         |    1.892|    9.816|
std_clk        |         |         |   11.164|         |
tbre           |         |         |    1.405|    9.816|
tsre           |         |         |    1.995|    9.816|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tsre
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
data_ready     |         |         |    3.229|    9.816|
std_clk        |         |         |   11.164|         |
tbre           |         |         |    2.742|    9.816|
tsre           |         |         |    3.332|    9.816|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<7>    |LEDS<0>        |   11.143|
switches<7>    |LEDS<1>        |   11.838|
switches<7>    |LEDS<2>        |   11.846|
switches<7>    |LEDS<3>        |   11.103|
switches<7>    |LEDS<4>        |   13.033|
switches<7>    |LEDS<5>        |   12.373|
switches<7>    |LEDS<6>        |   12.646|
switches<7>    |LEDS<7>        |   12.605|
switches<7>    |LEDS<8>        |   12.812|
switches<7>    |LEDS<9>        |   12.887|
switches<7>    |LEDS<10>       |   12.347|
switches<7>    |LEDS<11>       |   11.565|
switches<7>    |LEDS<12>       |   11.040|
switches<7>    |LEDS<13>       |   11.503|
switches<7>    |LEDS<14>       |   13.008|
switches<7>    |LEDS<15>       |   12.847|
---------------+---------------+---------+


Analysis completed Sat Nov 10 17:15:07 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 305 MB



