{"vcs1":{"timestamp_begin":1680795756.127639434, "rt":0.69, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1680795756.845889243, "rt":1.09, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680795757.954609726, "rt":0.47, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680795755.854516810}
{"VCS_COMP_START_TIME": 1680795755.854516810}
{"VCS_COMP_END_TIME": 1680795759.080990499}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 222600}}
