// Seed: 2591008480
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd46,
    parameter id_3 = 32'd19
) (
    _id_1,
    _id_2[id_3 :-1],
    _id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  input wire id_4;
  output wire _id_3;
  inout logic [7:0] _id_2;
  inout wire _id_1;
  bit [id_1 : id_2] id_6;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  always id_6 = -1'b0;
  assign id_5 = id_4 * 1'b0;
endmodule
