<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002118A1-20030102-D00000.TIF SYSTEM "US20030002118A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002118A1-20030102-D00001.TIF SYSTEM "US20030002118A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002118A1-20030102-D00002.TIF SYSTEM "US20030002118A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002118A1-20030102-D00003.TIF SYSTEM "US20030002118A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002118A1-20030102-D00004.TIF SYSTEM "US20030002118A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002118A1-20030102-D00005.TIF SYSTEM "US20030002118A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002118</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09783148</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010214</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H04B010/04</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>359</class>
<subclass>181000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>359</class>
<subclass>187000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Methods and apparatus for locking the phase between clock and data in return-to-zero modulation format</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Mehrdad</given-name>
<family-name>Givehchi</family-name>
</name>
<residence>
<residence-us>
<city>Boston</city>
<state>MA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>WEINGARTEN, SCHURGIN, GAGNEBIN &amp; LEBOVICI LLP</name-1>
<name-2></name-2>
<address>
<address-1>TEN POST OFFICE SQUARE</address-1>
<city>BOSTON</city>
<state>MA</state>
<postalcode>02109</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">An optical data generator including a mechanism for locking the phase between clock and data signals to generate return-to-zero optically encoded data streams with low distortion. The optical data generator includes a pair of series-connected optical modulators. A clock voltage is provided to the first optical modulator and a data voltage is provided to the second optical modulator in the series. The laser light propagating through the first and second optical modulators is modulated with the respective clock and data voltages to produce a return-to-zero optical data stream. The optical data generator includes a phase shifter coupled between the clock voltage and the first optical modulator, and a synchronous demodulator coupled between the output of the optical data generator and the phase shifter. The synchronous demodulator provides DC bias and dither voltages suitable to operate the phase shifter at the quiescent point of the phase shifter transfer function, thereby controlling the phase offset of the clock voltage relative to the phase of the data voltage. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATIONS </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> N/A </paragraph>
</section>
<section>
<heading lvl="1">STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> N/A </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates generally to the field of optical communication systems, and more specifically to providing proper phase alignment of clock and data signals used in optical transmitters for transmitting return-to-zero optically encoded data streams. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Optical transmitters are known that employ optical data streams configured in Return-to-Zero (RZ) format for transmitting optical data at high bit rates. A conventional optical transmitter for transmitting RZ optical data streams comprises two (2) series-connected optical modulators, e.g., Mach-Zehnder modulators, each formed on a surface of a respective substrate. Each optical modulator includes at least one pair of electrodes formed on the substrate surface and disposed on opposing sides of a corresponding arm of the optical modulator. Laser light is provided at the input port of the first optical modulator in the series, and respective time-varying modulation signals are provided to the electrode pairs of both optical modulators. For example, a clock voltage may be provided to the electrode pair of the first optical modulator for modulating the laser light propagating through the first optical modulator, thereby generating a plurality of optical clock pulses at the output of the first optical modulator (&ldquo;the pulse generator&rdquo;). Similarly, a data voltage may be provided to the electrode pair of the second optical modulator in the series for modulating the laser light propagating through the second optical modulator to generate at least one optical data pulse at the output of the second optical modulator (&ldquo;the data generator&rdquo;). Because the optical data pulses generated by the data generator are gated with the optical clock pulses generated by the pulse generator, an optically encoded data stream configured in the RZ format is provided at the output port of the data generator. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> One drawback of the above-described conventional optical transmitter is that the respective clock and data signals used to modulate the laser light propagating therethrough should be properly phase-aligned to generate RZ optical data streams with low distortion. Proper phase alignment of clock and data signals is particularly important in optical transmitters that generate RZ optical data streams at high bit rates, e.g., bit rates on the order of 10 Gbits/sec, because timing variations as small as tens of pico-seconds can cause system penalties in such devices. However, phase aligning clock and data signals used in optical transmitters that generate high bit rate RZ optical data streams is often difficult to accomplish. Further, conventional techniques for phase aligning clock and data signals frequently make the process of manufacturing optical transmitters more complicated, thereby increasing manufacturing costs. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> It would therefore be desirable to have an optical transmitter for transmitting RZ optical data streams. Such an optical transmitter would provide for proper phase alignment of clock and data signals in an implementation that is less costly to manufacture. </paragraph>
</section>
<section>
<heading lvl="1">BRIEF SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> In accordance with the present invention, an optical transmitter is provided that comprises a mechanism for locking the phase between clock and data signals to transmit return-to-zero optically encoded data streams with low distortion. The optical transmitter includes two (2) series-connected optical modulators. In a preferred embodiment, each optical modulator is a Mach-Zehnder modulator. Each optical modulator includes at least one pair of electrodes formed on a substrate surface and disposed on opposing sides of a corresponding arm of the optical modulator. Laser light is provided at the input port of the first optical modulator in the series and respective time-varying modulation signals are provided to the electrode pairs of the optical modulators for modulating the laser light. In a preferred embodiment, a clock voltage is provided to the electrode pair of the first optical modulator (&ldquo;the pulse generator&rdquo;) and a data voltage is provided to the electrode pair of the second optical modulator (&ldquo;the data generator&rdquo;) in the series. The laser light propagating through the pulse generator and the data generator is modulated with the respective clock and data voltages to produce a return-to-zero optically encoded data stream at the output port of the data generator. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The optical transmitter includes at least one synchronous demodulator that provides respective DC bias and dither voltages to the series-connected pulse and data generators to control the bias points of the pulse and data generators. The synchronous demodulator preferably provides suitable DC bias and dither voltages to operate the pulse generator at the peak or quadrature point of the modulator transfer function, and to operate the data generator at the quadrature point of the modulator transfer function. The optical transmitter includes an electronic phase shifter coupled between the clock voltage and the electrode pair of the pulse generator. The synchronous demodulator provides DC bias and dither voltages to the phase shifter for controlling the bias point of the phase shifter. In a preferred embodiment, the synchronous demodulator provides suitable DC bias and dither voltages to operate the phase shifter at the quiescent point of the phase shifter transfer function, thereby controlling the phase offset of the clock voltage. By suitably controlling the phase offset of the clock voltage, proper phase alignment of the clock and data voltages is achieved. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Other features, functions, and aspects of the invention will be evident from the Detailed Description of the Invention that follows. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The invention will be more fully understood with reference to the following Detailed Description of the Invention in conjunction with the drawings of which: </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of an optical transmitter in accordance with the present invention; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a graph of the transfer function of optical modulators included in the optical transmitter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a graph of the transfer function of a phase shifter included in the optical transmitter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a timing diagram illustrating exemplary waveforms of various portions of the optical transmitter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; and </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a block diagram of an alternative embodiment of the optical transmitter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Methods and apparatus are disclosed for generating Return-to-Zero (RZ) optically encoded data streams. The presently disclosed invention generates such RZ optical data streams by way of an optical transmitter configured to provide for proper phase alignment of clock and data signals in an implementation that is less costly to manufacture. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> depicts a block diagram of an illustrative embodiment of an optical transmitter <highlight><bold>100</bold></highlight> according to the present invention. The optical transmitter <highlight><bold>100</bold></highlight> provides for proper phase alignment of the clock and data signals by controlling the phase offset of the clock signal. In the illustrated embodiment, the optical transmitter <highlight><bold>100</bold></highlight> includes two (2) integrated optic chips <highlight><bold>102</bold></highlight> and <highlight><bold>103</bold></highlight>. For example, the chips <highlight><bold>102</bold></highlight> and <highlight><bold>103</bold></highlight> may be fabricated from a substrate of lithium niobate (LiNbO<highlight><subscript>3</subscript></highlight>) or any other suitable material. The chip <highlight><bold>102</bold></highlight> includes an optical modulator <highlight><bold>104</bold></highlight> formed on a surface of the respective substrate, and the chip <highlight><bold>103</bold></highlight> includes an optical modulator <highlight><bold>106</bold></highlight> similarly formed on a surface of the respective substrate. For example, each of the optical modulators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> may be a Mach-Zehnder modulator. The optical modulators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> are series-connected by an optical fiber <highlight><bold>118</bold></highlight>. A Continuous Wave (CW) laser light source <highlight><bold>130</bold></highlight> provides an input optical signal at an input port <highlight><bold>101</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight>. The input optical signal enters the input port <highlight><bold>101</bold></highlight> and is divided at a Y-junction <highlight><bold>103</bold></highlight> into a pair of equal components that propagate through respective arms <highlight><bold>112</bold></highlight> and <highlight><bold>114</bold></highlight> of the optical modulator <highlight><bold>104</bold></highlight> and recombine at a Y-junction <highlight><bold>116</bold></highlight>. The recombined laser light is then provided at an output port <highlight><bold>105</bold></highlight> and propagates through the optical fiber <highlight><bold>118</bold></highlight> interconnecting the optical modulators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> before being received at an input port <highlight><bold>107</bold></highlight>. Next, the laser light is divided again at a Y-junction <highlight><bold>120</bold></highlight> into a second pair of equal components. These laser light components propagate through respective arms <highlight><bold>122</bold></highlight> and <highlight><bold>124</bold></highlight> of the optical modulator <highlight><bold>106</bold></highlight> and recombine at a Y-junction <highlight><bold>126</bold></highlight>. The recombined laser light is then provided as an output optical signal at an output port <highlight><bold>129</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight>. The optical transmitter <highlight><bold>100</bold></highlight> further includes an electrode pair <highlight><bold>150</bold></highlight> and an electrode pair <highlight><bold>154</bold></highlight> for use in modulating the laser light propagating through the respective optical modulators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>. Specifically, the electrode pair <highlight><bold>150</bold></highlight> is formed on the respective substrate surface and disposed on opposing sides of the arm <highlight><bold>114</bold></highlight> of the optical modulator <highlight><bold>104</bold></highlight>. Similarly, the electrode pair <highlight><bold>154</bold></highlight> is formed on the respective substrate surface and disposed on opposing sides of the arm <highlight><bold>124</bold></highlight> of the optical modulator <highlight><bold>106</bold></highlight>. In the illustrated embodiment, a clock voltage is provided by way of a phase shifter <highlight><bold>136</bold></highlight> to a driver amplifier <highlight><bold>132</bold></highlight>, which provides a time-varying modulation signal representative of the clock voltage to the electrode pair <highlight><bold>150</bold></highlight> on a line <highlight><bold>117</bold></highlight> that is suitable for modulating the component of the laser light propagating through the arm <highlight><bold>114</bold></highlight> of the optical modulator <highlight><bold>104</bold></highlight> (&ldquo;the pulse generator <highlight><bold>104</bold></highlight>&rdquo;). Similarly, a data voltage is provided to a driver amplifier <highlight><bold>134</bold></highlight>, which provides a time-varying modulation signal representative of the data voltage to the electrode pair <highlight><bold>154</bold></highlight> on a line <highlight><bold>127</bold></highlight> that is suitable for modulating the laser light component propagating through the arm <highlight><bold>124</bold></highlight> of the optical modulator <highlight><bold>106</bold></highlight> (&ldquo;the data generator <highlight><bold>106</bold></highlight>&rdquo;). The data generator <highlight><bold>106</bold></highlight> generates optical data pulses that are gated with optical clock pulses generated by the pulse generator <highlight><bold>104</bold></highlight>. When the optical clock and data pulses are properly phase-aligned by phase aligning the respective clock and data voltages provided to the pulse generator <highlight><bold>104</bold></highlight> and the data generator <highlight><bold>106</bold></highlight> using the phase shifter <highlight><bold>136</bold></highlight>, the output optical signal generated by the optical transmitter <highlight><bold>100</bold></highlight> at the output port <highlight><bold>129</bold></highlight> comprises an optically encoded data stream configured in the RZ format. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Those of ordinary skill in the art will appreciate that the modulation signals generated by the driver amplifiers <highlight><bold>132</bold></highlight> and <highlight><bold>134</bold></highlight> and provided to the pulse generator <highlight><bold>104</bold></highlight> and the data generator <highlight><bold>106</bold></highlight>, respectively, produce electric fields that change the relative indices of refraction of the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>, thereby changing the phase relationships between the components of the input optical signal propagating through the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>. The modulation signals modulate the input optical signal by changing the phase relationships between these light components according to the instantaneous amplitudes of the respective modulation signals. It is noted that changing the phase relationships between the input optical signal components results in corresponding changes in the intensity amplitude of the output optical signal at the output port <highlight><bold>129</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> depicts a graph of an exemplary transfer function <highlight><bold>200</bold></highlight> corresponding to each of the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the exemplary transfer function <highlight><bold>200</bold></highlight> comprises a modulation curve <highlight><bold>202</bold></highlight>, which in the illustrated embodiment is a raised cosine curve. The horizontal axis of the graph corresponds to respective DC bias and time-varying voltages provided to the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>; and, the vertical axis of the graph corresponds to the optical power output, P<highlight><subscript>O</subscript></highlight>, of the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> In one embodiment, a DC bias voltage of V<highlight><subscript>&pgr;</subscript></highlight> volts is applied to the pulse generator <highlight><bold>104</bold></highlight> to operate the pulse generator <highlight><bold>104</bold></highlight> at the peak of the modulation curve <highlight><bold>202</bold></highlight>, as indicated at point A (see <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). Further, a DC bias voltage of V<highlight><subscript>&pgr;</subscript></highlight>/2 volts is applied to the data generator <highlight><bold>106</bold></highlight> to operate the data generator <highlight><bold>106</bold></highlight> at the quadrature point of the modulation curve <highlight><bold>202</bold></highlight>, as indicated at point B (see <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). It is noted that operation at point B of the modulation curve <highlight><bold>202</bold></highlight> results in approximate linear operation of the data generator <highlight><bold>106</bold></highlight>. In an alternative embodiment, suitable DC bias voltages are applied to the pulse generator <highlight><bold>104</bold></highlight> and the data generator <highlight><bold>106</bold></highlight> to operate both of the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> at the quadrature point of the modulation curve <highlight><bold>202</bold></highlight>. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> It is noted that when a time-varying voltage (e.g., a dither voltage) having an angular frequency of, e.g., &ohgr;/2 radians is applied to the pulse generator <highlight><bold>104</bold></highlight> operating at point A, the angular frequency of the optical signal generated by the pulse generator <highlight><bold>104</bold></highlight> is twice that of the applied time-varying voltage, i.e., &ohgr; radians. Further, when a time-varying voltage (e.g., a dither voltage) having an angular frequency of, e.g., &ohgr; radians is applied to the data generator <highlight><bold>106</bold></highlight> operating at point B, the angular frequency of the optical signal generated by the data generator <highlight><bold>106</bold></highlight> is the same as that of the applied time-varying voltage, i.e., &ohgr; radians. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> depicts the optical transmitter <highlight><bold>100</bold></highlight> including an electrode pair <highlight><bold>160</bold></highlight> and an electrode pair <highlight><bold>164</bold></highlight> for use in applying the above-described DC bias and dither voltages to the respective pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight>. Specifically, the electrode pair <highlight><bold>160</bold></highlight> is formed on the respective substrate surface and disposed on opposing sides of the arm <highlight><bold>114</bold></highlight> of the pulse generator <highlight><bold>104</bold></highlight>; and, the electrode pair <highlight><bold>164</bold></highlight> is formed on the respective substrate surface and disposed on opposing sides of the arm <highlight><bold>124</bold></highlight> of the data generator <highlight><bold>106</bold></highlight>. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The optical power output, P<highlight><subscript>O</subscript></highlight>, of the output optical signal at the output port <highlight><bold>129</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight> can be detected in any conventional manner, e.g., by way of a PIN detector (not shown). As depicted in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the detected optical signal is provided to a plurality of synchronous demodulators <highlight><bold>140</bold></highlight>, <highlight><bold>142</bold></highlight>, and <highlight><bold>144</bold></highlight>. For example, the synchronous demodulator <highlight><bold>140</bold></highlight> may receive the output optical signal and provide the DC bias voltage of V<highlight><subscript>&pgr;</subscript></highlight> volts to a switch <highlight><bold>175</bold></highlight> by way of a line <highlight><bold>182</bold></highlight>. The synchronous demodulator <highlight><bold>140</bold></highlight> includes a dither voltage source (not shown) and provides a dither voltage to the switch <highlight><bold>175</bold></highlight> by way of a line <highlight><bold>184</bold></highlight>. In the illustrated embodiment, the switch <highlight><bold>175</bold></highlight> is activated to position &ldquo;P&rdquo; to provide the respective DC bias and dither voltages on the lines <highlight><bold>182</bold></highlight> and <highlight><bold>184</bold></highlight> to a summer <highlight><bold>174</bold></highlight>, which sums the DC bias voltage and the dither voltage and provides the summed voltages to the electrode pair <highlight><bold>160</bold></highlight> to operate the pulse generator <highlight><bold>104</bold></highlight> at the peak of the modulation curve <highlight><bold>202</bold></highlight>. For example, the synchronous demodulator <highlight><bold>140</bold></highlight> may include additional circuitry (not shown) for comparing the phases of the output optical signal and a suitable dither voltage modulated thereon, and for adjusting the DC bias voltage on the line <highlight><bold>182</bold></highlight> based on the results of the comparison to eliminate that dither voltage from the output optical signal. In this way, the synchronous demodulator <highlight><bold>140</bold></highlight> automatically controls the bias point of the pulse generator <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Similarly, the synchronous demodulator <highlight><bold>142</bold></highlight> receives the output optical signal and provides the DC bias voltage corresponding to quadrature point B of the modulator transfer function (see <cross-reference target="DRAWINGS">FIG. 2</cross-reference>) to the electrode pair <highlight><bold>164</bold></highlight> on a line <highlight><bold>186</bold></highlight> to control the bias point of the data generator <highlight><bold>106</bold></highlight>. For example, a DC bias voltage of V<highlight><subscript>&pgr;</subscript></highlight>/2 volts may be provided to the electrode pair <highlight><bold>164</bold></highlight> by way of the line <highlight><bold>186</bold></highlight> to control the bias point of the data generator <highlight><bold>106</bold></highlight> at quadrature point B of the modulation curve <highlight><bold>202</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In one embodiment, the synchronous demodulator <highlight><bold>142</bold></highlight> includes a dither voltage source (not shown) and provides a dither voltage to a gain control input of the driver amplifier <highlight><bold>134</bold></highlight> by way of a line <highlight><bold>188</bold></highlight>. As a result, the modulation signal generated by the driver amplifier <highlight><bold>134</bold></highlight> is amplitude modulated with the dither voltage on the line <highlight><bold>188</bold></highlight>. For example, the synchronous demodulator <highlight><bold>142</bold></highlight> may include additional circuitry (not shown) for comparing the phases of the output optical signal and a suitable dither voltage modulated thereon, and for adjusting the DC bias voltage on the line <highlight><bold>186</bold></highlight> to eliminate that dither voltage from the output optical signal. In this way, the synchronous demodulator <highlight><bold>142</bold></highlight> automatically controls the bias point of the data generator <highlight><bold>106</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> depicts a graph of an exemplary transfer function <highlight><bold>300</bold></highlight> of the phase shifter <highlight><bold>136</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the exemplary transfer function <highlight><bold>300</bold></highlight> comprises a substantially linear curve <highlight><bold>302</bold></highlight>. The horizontal axis of the graph corresponds to DC bias and time-varying (e.g., dither) voltages provided to the phase shifter <highlight><bold>136</bold></highlight>; and, the vertical axis of the graph corresponds to the phase offset, &phgr;, applied to the clock voltage by the phase shifter <highlight><bold>136</bold></highlight>. In one embodiment, a DC bias voltage of V<highlight><subscript>C </subscript></highlight>volts is provided to the phase shifter <highlight><bold>136</bold></highlight> to operate the phase shifter <highlight><bold>136</bold></highlight> at a center point C (see <cross-reference target="DRAWINGS">FIG. 3</cross-reference>) of the curve <highlight><bold>302</bold></highlight>. It is noted that operation at point C of the curve <highlight><bold>302</bold></highlight> results in a phase offset, &phgr;, of &pgr; radians or 180&deg;. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The optical transmitter <highlight><bold>100</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) provides for proper phase alignment of the clock and data voltages provided to the respective pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> by controlling the phase offset of the clock signal. To this end, the synchronous demodulator <highlight><bold>144</bold></highlight> receives the output optical signal and provides the DC bias voltage of V<highlight><subscript>C </subscript></highlight>volts to a summer <highlight><bold>170</bold></highlight> by way of a line <highlight><bold>190</bold></highlight>. The synchronous demodulator <highlight><bold>144</bold></highlight> includes a dither voltage source (not shown) and provides a dither voltage to the summer <highlight><bold>170</bold></highlight> by way of a line <highlight><bold>192</bold></highlight>. The summer <highlight><bold>170</bold></highlight> sums the DC bias voltage on the line <highlight><bold>190</bold></highlight> and the dither voltage on the line <highlight><bold>192</bold></highlight> and provides the summed voltages to a tuning port of the phase shifter <highlight><bold>136</bold></highlight> to control the bias point of the phase shifter <highlight><bold>136</bold></highlight>. For example, the synchronous demodulator <highlight><bold>144</bold></highlight> may include additional circuitry (not shown) for comparing the phases of the output optical signal and a suitable dither voltage modulated thereon, and for adjusting the DC bias voltage on the line <highlight><bold>190</bold></highlight> to eliminate that dither voltage from the output optical signal. In this way, the synchronous demodulator <highlight><bold>144</bold></highlight> automatically controls the bias point of the phase shifter <highlight><bold>136</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> As described above, the synchronous demodulator <highlight><bold>144</bold></highlight> preferably provides the DC bias voltage of V<highlight><subscript>C </subscript></highlight>volts to the phase shifter <highlight><bold>136</bold></highlight> to operate the phase shifter <highlight><bold>136</bold></highlight> at point C of the curve <highlight><bold>302</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 3</cross-reference>). As a result, the phase of the clock voltage is offset by about &pgr; radians or 180&deg; relative to the bit times defined by the data voltage. In a preferred embodiment, the clock and data voltages are properly phase-aligned for generating RZ optical data streams using the optical transmitter <highlight><bold>100</bold></highlight> when the transitions of the clock voltage occur at about the midpoints of the data bit times. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The illustrated embodiment disclosed herein will be better understood with reference to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, which depicts exemplary waveforms of various portions of the optical transmitter <highlight><bold>100</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>). <cross-reference target="DRAWINGS">FIG. 4</cross-reference> depicts exemplary waveforms that are representative of clock and data voltages provided to the respective driver amplifiers <highlight><bold>132</bold></highlight> and <highlight><bold>134</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>). As described above, the bias point of the phase shifter <highlight><bold>136</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) is automatically controlled at point C of the phase shifter transfer function (see <cross-reference target="DRAWINGS">FIG. 3</cross-reference>) to provide &pgr; radians or 180&deg; of phase offset to the clock voltage relative to the bit times defined by the data voltage. Accordingly, <cross-reference target="DRAWINGS">FIG. 4</cross-reference> depicts four (4) transitions of the clock voltage occurring at about the midpoints of the data bit times defined by the data voltage. It is noted that the data voltage depicted in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is representative of a Non-Return-to-Zero (NRZ) electrical data stream. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Further, <cross-reference target="DRAWINGS">FIG. 4</cross-reference> depicts representative optical clock and data pulses generated by the respective pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>). Specifically, <cross-reference target="DRAWINGS">FIG. 4</cross-reference> depicts the optical clock pulses provided to the optical fiber <highlight><bold>118</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) by the pulse generator <highlight><bold>104</bold></highlight>. It is noted that the optical clock pulses occur at times defined by the four (4) transitions of the clock voltage. <cross-reference target="DRAWINGS">FIG. 4</cross-reference> also depicts the optical data pulses provided to the Output (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) of the optical transmitter <highlight><bold>100</bold></highlight> by the data generator <highlight><bold>106</bold></highlight>. It is noted that the optical data pulses are gated with the optical clock pulses to provide an RZ optical data stream. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> As described above, in an alternative embodiment, suitable DC bias voltages are applied to the pulse generator <highlight><bold>104</bold></highlight> and the data generator <highlight><bold>106</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) to operate both of the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> at the quadrature point of the modulation curve <highlight><bold>202</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). To that end, the switch <highlight><bold>175</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) is activated to position &ldquo;Q&rdquo; to provide the DC bias voltage on the line <highlight><bold>182</bold></highlight> to the electrode pair <highlight><bold>160</bold></highlight> and to provide the dither voltage on the line <highlight><bold>184</bold></highlight> to a gain control input of the driver amplifier <highlight><bold>132</bold></highlight>. In this alternative configuration, the suitable DC bias voltages can be applied to the pulse generator <highlight><bold>104</bold></highlight> and the data generator <highlight><bold>106</bold></highlight> to operate the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> at the quadrature point of the modulation curve while generating an output optical signal at the port <highlight><bold>129</bold></highlight> that comprises an optically encoded data stream configured in the RZ format. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In a preferred embodiment, the optical transmitter <highlight><bold>100</bold></highlight> is configured for use with Synchronous Optical NETwork (SONET) equipment capable of transmitting data at high Optical Carrier (OC) speeds. For example, for OC-192, the clock voltage (see <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) may have a frequency of 10 GHz or half rate (e.g., 5 GHz), and the data bit time defined by the data voltage (see <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) may have a period of 100 psecs. Accordingly, the dither voltage provided by the synchronous demodulator <highlight><bold>144</bold></highlight> to the phase shifter <highlight><bold>136</bold></highlight> is preferably small enough to avoid system penalties while being large enough to be successfully demodulated by the synchronous demodulator <highlight><bold>144</bold></highlight>. Further, the phase shifter <highlight><bold>136</bold></highlight> preferably includes a tuning port having a bandwidth at the desired dither rate. Still further, the phase shifter <highlight><bold>136</bold></highlight> is preferably suited for handling the minimum and maximum phase offsets required by the system. In a preferred embodiment, the phase shifter <highlight><bold>136</bold></highlight> allows for about 360&deg; of phase offset at bit rates on the order of 10 Gbits/sec. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Although it was described that the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> of the optical transmitter <highlight><bold>100</bold></highlight> are formed on the substrate surfaces of the respective chips <highlight><bold>102</bold></highlight> and <highlight><bold>103</bold></highlight>, it is understood that the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> may alternatively be formed on a single substrate or implemented as discrete devices. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Moreover, although it was described that the optical transmitter <highlight><bold>100</bold></highlight> includes a plurality of synchronous demodulators <highlight><bold>140</bold></highlight>, <highlight><bold>142</bold></highlight>, and <highlight><bold>144</bold></highlight>, it is understood that the optical transmitter <highlight><bold>100</bold></highlight> may alternatively include fewer than three (3) synchronous demodulators. For example, the optical transmitter <highlight><bold>100</bold></highlight> may include a single synchronous demodulator, which may periodically distribute suitable dither voltages to the pulse and data generators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> and the phase shifter <highlight><bold>136</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> depicts an optical transmitter <highlight><bold>500</bold></highlight> that includes a single synchronous demodulator <highlight><bold>544</bold></highlight>, which periodically distributes suitable dither voltages to a pulse generator <highlight><bold>504</bold></highlight>, a data generator <highlight><bold>506</bold></highlight>, and a phase shifter <highlight><bold>536</bold></highlight>. Specifically, the synchronous demodulator <highlight><bold>544</bold></highlight> provides such dither voltages on a line <highlight><bold>595</bold></highlight> to a switch <highlight><bold>577</bold></highlight>, which is repeatedly activated in sequence to position &ldquo;1&rdquo;, to position &ldquo;2&rdquo;, and to position &ldquo;3&rdquo; to periodically provide the respective dither voltages to a driver amplifier <highlight><bold>534</bold></highlight> coupled to the data generator <highlight><bold>506</bold></highlight>, a switch <highlight><bold>575</bold></highlight>, and a summer <highlight><bold>570</bold></highlight>. Like the switch <highlight><bold>175</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) included in the optical transmitter <highlight><bold>100</bold></highlight>, the switch <highlight><bold>575</bold></highlight> can be activated to operate the pulse generator <highlight><bold>504</bold></highlight> either at the peak or the quadrature point of the modulation curve. Further, like the summer <highlight><bold>170</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>), the summer <highlight><bold>570</bold></highlight> sums the DC bias voltage on a line <highlight><bold>590</bold></highlight> and the dither voltage on a line <highlight><bold>592</bold></highlight> and provides the summed voltages to the phase shifter <highlight><bold>536</bold></highlight> on a line <highlight><bold>594</bold></highlight>. It is further noted that the single synchronous demodulator <highlight><bold>544</bold></highlight> may be configured to provide the DC bias voltages to the data generator <highlight><bold>506</bold></highlight>, the switch <highlight><bold>575</bold></highlight>, and the summer <highlight><bold>570</bold></highlight> by way of lines <highlight><bold>586</bold></highlight>, <highlight><bold>582</bold></highlight>, and <highlight><bold>590</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In addition, although it was described that the optical transmitter <highlight><bold>100</bold></highlight> includes the series-connected optical modulators <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> comprising the pulse generator and the data generator, respectively, it is understood that the optical modulator <highlight><bold>104</bold></highlight> may alternatively comprise the data generator and the optical modulator <highlight><bold>106</bold></highlight> may alternatively comprise the pulse generator. Such an alternative embodiment may be employed to generate the desired optically encoded RZ data stream. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> It will further be appreciated by those of ordinary skill in the art that modifications to and variations of the above-described methods and apparatus may be made without departing from the inventive concepts disclosed herein. Accordingly, the invention should not be viewed as limited except as by the scope and spirit of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An optical data generator for generating a return-to-zero optical data stream, comprising: 
<claim-text>a first optical modulator including an input port configured to receive an input optical signal, and a first modulation input configured to receive a first modulation signal, the first modulation signal representing a clock voltage signal; </claim-text>
<claim-text>a second optical modulator serially connected to the first optical modulator, the second optical modulator including an output port, and a second modulation input configured to receive a second modulation signal, the second modulation signal representing a data voltage signal, </claim-text>
<claim-text>wherein the first and second optical modulators are configured to modulate the input optical signal with the respective first and second modulation signals to generate a return-to-zero optical data stream at the output port of the second optical modulator; and </claim-text>
<claim-text>a phase shifter coupled between the clock voltage signal and the first modulation input for controlling a phase offset of the clock voltage signal, the phase offset of the clock voltage signal being controlled relative to the phase of the data voltage signal for minimizing distortion in the generated return-to-zero optical data stream. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further including a synchronous demodulator coupled between the output port of the second optical modulator and the phase shifter for providing a dither signal to the phase shifter and for demodulating the dither signal from the return-to-zero optical data stream, the synchronous demodulator being further operative to control the phase offset of the clock voltage signal by way of the phase shifter using the demodulated dither signal. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the synchronous demodulator includes a DC bias voltage source for providing a DC bias voltage to the phase shifter, and a dither voltage source for providing the dither signal to the phase shifter, the synchronous demodulator being configured to compare respective phases of the return-to-zero optical data stream and the dither signal and to adjust the DC bias voltage provided to the phase shifter to eliminate the dither signal from the optical data stream. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein at least one of the first and second optical modulators is formed on an integrated optic chip. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein each of the first and second optical modulators is a Mach-Zehnder modulator. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the synchronous demodulator controls the phase offset of the clock voltage signal by controlling the operating bias point on the transfer function of the phase shifter. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein the synchronous demodulator controls the phase shifter to operate at the quiescent point of the phase shifter transfer function. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first optical modulator is configured to operate at the peak of the transfer function of the first optical modulator. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first optical modulator is configured to operate at the quadrature point of the transfer function of the first optical modulator. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the second optical modulator is configured to operate at the quadrature point of the transfer function of the second optical modulator. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first modulation signal represents the data voltage signal and the second modulation signal represents the clock voltage signal. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The optical data generator of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further including a single synchronous demodulator coupled to the output port for sequentially providing respective dither signals to the first optical modulator, the second optical modulator, and the phase shifter and for demodulating the respective dither signals from the return-to-zero optical data stream. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method for generating a return-to-zero optical data stream, comprising the steps of: 
<claim-text>receiving an input optical signal at an input port of a first optical modulator; </claim-text>
<claim-text>providing a first modulation signal representative of a clock voltage signal to a first modulation input of the first optical modulator; </claim-text>
<claim-text>modulating the input optical signal with the first modulation signal by the first optical modulator to generate a plurality of optical clock pulses; </claim-text>
<claim-text>receiving the plurality of optical clock pulses at an input port of a second optical modulator; </claim-text>
<claim-text>providing a second modulation signal representative of a data voltage signal to a second modulation input of the second optical modulator; </claim-text>
<claim-text>modulating the plurality of optical clock pulses with the second modulation signal by the second optical modulator to generate a return-to-zero optical data stream; and </claim-text>
<claim-text>controlling the phase offset of the clock voltage signal relative to the phase of the data voltage signal by a phase shifter to minimize distortion in the generated return-to-zero optical data stream. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> further including the steps of receiving a dither signal at an input of the phase shifter, demodulating the dither signal from the return-to-zero optical data stream by a synchronous demodulator, and controlling the phase offset of the clock voltage relative to the phase of the data voltage by the synchronous demodulator using the phase shifter and the demodulated dither signal.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002118A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002118A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002118A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002118A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002118A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002118A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
