design_file
../examples/sw_state_machine/sw_state_machine.v
top_module
sw_state_machine
clock_sig
clk
prop_sig
prop
memory_limit
0
timeout
0
vlevel
141141414160046