/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_0z[11] ? celloutsig_0_1z : celloutsig_0_2z[3];
  assign celloutsig_1_3z = ~(in_data[108] & celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_5z & celloutsig_1_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_10z & celloutsig_1_6z);
  assign celloutsig_1_15z = ~(celloutsig_1_1z & celloutsig_1_14z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_0z) & celloutsig_1_17z);
  assign celloutsig_0_25z = ~((celloutsig_0_3z | out_data[35]) & celloutsig_0_13z[4]);
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 20'h00000;
    else _00_ <= { celloutsig_0_10z[15:2], celloutsig_0_2z, celloutsig_0_5z };
  reg [3:0] _09_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_22z, celloutsig_0_1z };
  assign out_data[35:32] = _09_;
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, in_data[101], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z[7:4] === celloutsig_0_0z[3:0];
  assign celloutsig_1_16z = - { in_data[106:102], celloutsig_1_15z };
  assign celloutsig_0_13z = - { _00_[18:7], celloutsig_0_2z };
  assign celloutsig_1_1z = & in_data[161:136];
  assign celloutsig_1_17z = ~^ { celloutsig_1_16z[0], celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_16z = ~^ { in_data[54:47], celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[182:176];
  assign celloutsig_0_0z = in_data[17:4] << in_data[40:27];
  assign celloutsig_0_4z = { in_data[94:82], celloutsig_0_0z } << { celloutsig_0_2z[4:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_9z[10:4], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_0z } << { celloutsig_0_9z[11:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_9z[5:3] << { in_data[79:78], celloutsig_0_16z };
  assign celloutsig_1_11z = { in_data[144], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z } >> { celloutsig_1_9z[4:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[8:4], celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[5:2], celloutsig_0_1z } >> in_data[33:29];
  assign celloutsig_0_9z = { celloutsig_0_4z[17:5], celloutsig_0_1z } >>> { celloutsig_0_2z[2:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_9z[4:3], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z } - { celloutsig_1_11z[6:2], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:1], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_6z } - { celloutsig_1_12z[8:4], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_4z) | celloutsig_1_0z);
  assign celloutsig_1_4z = ~((in_data[103] & celloutsig_1_0z) | (celloutsig_1_1z & in_data[167]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_3z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_0_3z = ~((in_data[9] & in_data[59]) | (in_data[51] & celloutsig_0_2z[4]));
  assign celloutsig_1_10z = ~((celloutsig_1_3z & celloutsig_1_8z) | (celloutsig_1_2z & celloutsig_1_8z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[7] & celloutsig_0_0z[6]) | (in_data[26] & in_data[47]));
  assign celloutsig_1_2z = ~((in_data[189] & in_data[169]) | (in_data[173] & celloutsig_1_1z));
  assign { out_data[150:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
