ARM Simulator

Read 39 words from program into memory.

ARM-SIM> 
Simulating for 287 cycles...


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=0, MISS_PC=0x0, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400000) = MISS
[FETCH] -> starting new miss at 0x400000
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=50, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 49
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=49, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=48, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=47, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=46, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=45, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=44, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=43, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=42, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=41, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=40, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=39, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=38, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 37
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=37, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 36
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=36, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 35
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=35, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 34
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=34, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 33
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=33, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 32
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=32, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 31
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=31, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 30
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=30, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 29
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=29, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 28
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=28, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 27
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=27, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 26
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=26, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 25
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=25, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 24
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=24, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 23
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=23, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 22
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=22, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 21
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=21, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 20
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=20, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 19
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=19, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 18
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=18, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 17
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=17, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 16
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=16, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 15
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=15, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 14
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=14, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 13
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=13, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 12
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=12, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 11
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=11, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 10
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=10, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 9
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=9, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 8
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=8, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 7
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=7, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 6
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=6, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 5
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=5, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 4
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=4, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 3
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=3, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 2
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=2, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 1
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400000, MISS=1, MISS_PC=0x400000, CYCLES=1, CLEAR_DE=0
[FETCH] -> MISS resolved, inserting block for PC=0x400000
[FETCH] -> cache_check(0x400000) = HIT
[FETCH] -> HIT, fetched from 0x400000, predicted=0x400004
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400000, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400004, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400004) = HIT
[FETCH] -> HIT, fetched from 0x400004, predicted=0x400008
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400000, NOP=0, INST=17
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400004, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400000, NOP=0, INST=17, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400008, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400008) = HIT
[FETCH] -> HIT, fetched from 0x400008, predicted=0x40000c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400004, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400000, NOP=0, INST=17
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400008, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400004, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400000, NOP=0, INST=17, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x40000c, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40000c) = HIT
[FETCH] -> HIT, fetched from 0x40000c, predicted=0x400010
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400008, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400004, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400000, NOP=0, INST=17, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40000c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400008, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400004, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400000, NOP=0, INST=17, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400010, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400010) = HIT
[FETCH] -> HIT, fetched from 0x400010, predicted=0x400014
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40000c, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400008, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400004, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400010, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40000c, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400008, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400004, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400014, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400014) = HIT
[FETCH] -> HIT, fetched from 0x400014, predicted=0x400018
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400010, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40000c, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400008, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400014, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400010, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x40000c, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400008, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400018, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400018) = HIT
[FETCH] -> HIT, fetched from 0x400018, predicted=0x40001c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400014, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400010, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x40000c, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400018, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400014, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400010, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x40000c, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x40001c, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40001c) = HIT
[FETCH] -> HIT, fetched from 0x40001c, predicted=0x400020
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400018, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400014, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400010, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40001c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400018, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400014, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400010, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400020, MISS=0, MISS_PC=0x400000, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400020) = MISS
[FETCH] -> starting new miss at 0x400020
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40001c, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400018, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400014, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40001c, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400018, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400014, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=50, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 49
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40001c, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400018, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x40001c, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400018, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=49, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x40001c, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x40001c, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=48, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=47, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=46, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=45, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=44, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=43, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=42, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=41, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=40, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=39, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=38, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 37
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=37, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 36
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=36, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 35
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=35, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 34
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=34, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 33
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=33, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 32
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=32, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 31
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=31, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 30
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=30, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 29
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=29, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 28
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=28, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 27
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=27, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 26
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=26, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 25
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=25, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 24
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=24, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 23
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=23, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 22
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=22, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 21
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=21, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 20
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=20, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 19
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=19, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 18
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=18, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 17
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=17, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 16
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=16, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 15
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=15, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 14
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=14, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 13
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=13, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 12
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=12, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 11
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=11, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 10
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=10, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 9
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=9, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 8
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=8, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 7
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=7, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 6
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=6, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 5
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=5, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 4
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=4, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 3
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=3, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 2
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=2, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 1
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400020, MISS=1, MISS_PC=0x400020, CYCLES=1, CLEAR_DE=0
[FETCH] -> MISS resolved, inserting block for PC=0x400020
[FETCH] -> cache_check(0x400020) = HIT
[FETCH] -> HIT, fetched from 0x400020, predicted=0x400024
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400020, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400024, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400024) = HIT
[FETCH] -> HIT, fetched from 0x400024, predicted=0x400028
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400020, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400024, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400020, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400028, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400028) = HIT
[FETCH] -> HIT, fetched from 0x400028, predicted=0x40002c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400024, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400020, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400028, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400024, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400020, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x40002c, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40002c) = HIT
[FETCH] -> HIT, fetched from 0x40002c, predicted=0x400030
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400028, NOP=0, INST=2
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400024, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400020, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40002c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400028, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400024, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400020, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[EX] ADD: RN_REG=0 (val=0x10000), RM_REG=0 (val=0x0)
[FETCH] PC=0x400030, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400030) = HIT
[FETCH] -> HIT, fetched from 0x400030, predicted=0x400034
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40002c, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400028, NOP=0, INST=2
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400024, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400030, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40002c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400028, NOP=0, INST=2, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400024, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400034, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400034) = HIT
[FETCH] -> HIT, fetched from 0x400034, predicted=0x400038
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400030, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40002c, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400028, NOP=0, INST=2, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400034, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400030, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x40002c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400028, NOP=0, INST=2, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400038, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400038) = HIT
[FETCH] -> HIT, fetched from 0x400038, predicted=0x40003c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400034, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400030, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x40002c, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400038, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400034, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400030, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x40002c, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x40003c, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40003c) = HIT
[FETCH] -> HIT, fetched from 0x40003c, predicted=0x400040
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400038, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400034, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400030, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40003c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400038, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400034, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400030, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=0, MISS_PC=0x400020, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400040) = MISS
[FETCH] -> starting new miss at 0x400040
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40003c, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400038, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400034, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40003c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400038, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400034, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=50, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 49
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40003c, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400038, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x40003c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400038, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=49, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x40003c, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x40003c, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=48, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=47, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=46, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=45, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=44, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=43, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=42, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=41, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=40, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=39, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=38, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 37
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=37, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 36
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=36, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 35
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=35, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 34
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=34, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 33
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=33, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 32
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=32, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 31
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=31, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 30
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=30, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 29
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=29, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 28
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=28, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 27
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=27, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 26
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=26, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 25
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=25, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 24
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=24, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 23
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=23, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 22
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=22, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 21
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=21, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 20
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=20, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 19
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=19, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 18
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=18, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 17
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=17, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 16
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=16, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 15
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=15, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 14
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=14, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 13
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=13, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 12
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=12, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 11
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=11, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 10
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=10, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 9
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=9, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 8
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=8, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 7
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=7, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 6
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=6, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 5
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=5, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 4
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=4, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 3
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=3, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 2
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=2, CLEAR_DE=0
[FETCH] -> MISS stall, cycles remaining: 1
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x0, NOP=1, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400040, MISS=1, MISS_PC=0x400040, CYCLES=1, CLEAR_DE=0
[FETCH] -> MISS resolved, inserting block for PC=0x400040
[FETCH] -> cache_check(0x400040) = HIT
[FETCH] -> HIT, fetched from 0x400040, predicted=0x400044
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400040, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400044, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400044) = HIT
[FETCH] -> HIT, fetched from 0x400044, predicted=0x400048
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400040, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x0, NOP=1, INST=0
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400044, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400040, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400048, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400048) = HIT
[FETCH] -> HIT, fetched from 0x400048, predicted=0x40004c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400044, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400040, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=1, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400048, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400044, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400040, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x0, NOP=1, INST=0, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x40004c, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40004c) = HIT
[FETCH] -> HIT, fetched from 0x40004c, predicted=0x400050
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400048, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400044, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400040, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40004c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400048, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400044, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400040, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400050, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400050) = HIT
[FETCH] -> HIT, fetched from 0x400050, predicted=0x400054
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40004c, NOP=0, INST=15
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400048, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400044, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400050, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40004c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] EX_to_MEM_PREV: PC=0x400048, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400044, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400054, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400054) = HIT
[FETCH] -> HIT, fetched from 0x400054, predicted=0x400058
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400050, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40004c, NOP=0, INST=15
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400048, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400054, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] EX_to_MEM_PREV: PC=0x40004c, NOP=0, INST=15, LOAD=0, RT_REG=0
[CYCLE START] MEM_to_WB_PREV: PC=0x400048, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[FETCH] PC=0x400058, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400058) = HIT
[FETCH] -> HIT, fetched from 0x400058, predicted=0x40005c
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400050, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x40004c, NOP=0, INST=15, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=0, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] D-cache MISS at addr 0x10002000, starting 50 cycle stall
[FETCH] PC=0x40005c, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40005c) = HIT
[FETCH] -> HIT, fetched from 0x40005c, predicted=0x400060
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 37
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 36
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 35
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 34
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 33
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 32
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 31
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 30
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 29
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 28
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 27
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 26
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 25
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 24
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 23
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 22
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 21
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 20
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 19
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 18
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 17
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 16
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 15
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 14
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 13
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 12
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 11
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 10
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 9
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 8
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 7
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 6
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 5
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 4
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 3
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 2
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 1
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 0
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400058, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] EX_to_MEM_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1
[CYCLE START] MEM_to_WB_PREV: PC=0x40004c, NOP=1, INST=15, LOAD=0, RT_REG=0, MEM_DATA=0x0
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] D-cache MISS resolved at addr 0x10002000
[MEM] STUR_64: writing 0x10002000 to address 0x10002000
[FETCH] PC=0x40005c, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x40005c) = HIT
[FETCH] -> HIT, fetched from 0x40005c, predicted=0x400060
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400054, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400050, NOP=0, INST=19, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=0, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] D-cache MISS at addr 0x10004000, starting 50 cycle stall
[FETCH] PC=0x400060, MISS=0, MISS_PC=0x400040, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400060) = MISS
[FETCH] -> starting new miss at 0x400060
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 48
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 49
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 47
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 46
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 45
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 44
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 43
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 42
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 41
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 40
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 39
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 38
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 37
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 36
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 37
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 35
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 36
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 34
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 35
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 33
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 34
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 32
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 33
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 31
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 32
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 30
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 31
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 29
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 30
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 28
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 29
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 27
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 28
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 26
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 27
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 25
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 26
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 24
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 25
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 23
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 24
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 22
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 23
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 21
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 22
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 20
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 21
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 19
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 20
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 18
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 19
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 17
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 18
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 16
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 17
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 15
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 16
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 14
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 15
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 13
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 14
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 12
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 13
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 11
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 12
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 10
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 11
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 9
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 10
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 8
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 9
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 7
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 8
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 6
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 7
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 5
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 6
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 4
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 5
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 3
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 4
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 2
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 3
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 1
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 2
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 0
[CYCLE] I-cache miss ticking during D-cache stall, cycles remaining: 1
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x40005c, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] EX_to_MEM_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2
[CYCLE START] MEM_to_WB_PREV: PC=0x400050, NOP=1, INST=19, LOAD=0, RT_REG=1, MEM_DATA=0x0
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] D-cache MISS resolved at addr 0x10004000
[MEM] STUR_64: writing 0x10004000 to address 0x10004000
[FETCH] PC=0x400060, MISS=1, MISS_PC=0x400060, CYCLES=1, CLEAR_DE=0
[FETCH] -> MISS resolved, inserting block for PC=0x400060
[FETCH] -> cache_check(0x400060) = HIT
[FETCH] -> HIT, fetched from 0x400060, predicted=0x400064
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x400058, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x400054, NOP=0, INST=19, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=0, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] D-cache MISS at addr 0x10006000, starting 50 cycle stall
[FETCH] PC=0x400064, MISS=0, MISS_PC=0x400060, CYCLES=0, CLEAR_DE=0
[FETCH] -> cache_check(0x400064) = HIT
[FETCH] -> HIT, fetched from 0x400064, predicted=0x400068
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 48
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 47
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 46
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 45
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 44
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 43
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 42
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 41
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 40
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 39
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================


[CYCLE START] ============================================
[CYCLE START] IF_to_DE_PREV: PC=0x400060, NOP=0, INST=0
[CYCLE START] DE_to_EX_PREV: PC=0x40005c, NOP=0, INST=19, LOAD=0, RT_REG=4
[CYCLE START] EX_to_MEM_PREV: PC=0x400058, NOP=0, INST=19, LOAD=0, RT_REG=3
[CYCLE START] MEM_to_WB_PREV: PC=0x400054, NOP=1, INST=19, LOAD=0, RT_REG=2, MEM_DATA=0x0
[CYCLE] D-cache stall, cycles remaining: 38
[AFTER STAGES] LOAD_STALL=0
[AFTER STAGES] DE_to_EX_CURRENT: PC=0x400060, NOP=0, INST=19
[AFTER STAGES] EX_to_MEM_CURRENT: PC=0x40005c, NOP=0, INST=19
[AFTER STAGES] MEM_to_WB_CURRENT: PC=0x0, NOP=0, INST=0, MEM_DATA=0x0
[CYCLE END] ==============================================

ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 22
PC                : 0x400064
Registers:
X0: 0x10000
X1: 0x10002000
X2: 0x10004000
X3: 0x10006000
X4: 0x10008000
X5: 0x1000a000
X6: 0x1000c000
X7: 0x1000e000
X8: 0x10010000
X9: 0x10012000
X10: 0x0
X11: 0x0
X12: 0x0
X13: 0x0
X14: 0x0
X15: 0x0
X16: 0x0
X17: 0x0
X18: 0x0
X19: 0x0
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x0
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 0
No. of Cycles: 287

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x0
  0x10000004 (268435460) : 0x0
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x0
  0x10000010 (268435472) : 0x0
  0x10000014 (268435476) : 0x0
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 