-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Tue Mar 19 22:40:52 2024
-- Host        : ece532-Inspiron-16-7610 running 64-bit Ubuntu 22.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_grayscale_top_0_0/hdmi_grayscale_top_0_0_sim_netlist.vhdl
-- Design      : hdmi_grayscale_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale is
  port (
    \m_axis_data_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale is
  signal \C__10\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__5_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[19]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[19]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[19]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[23]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[19]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[19]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[23]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[23]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[23]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__7\ : label is "lutpair91";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__7\ : label is "lutpair90";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__7\ : label is "lutpair89";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__7\ : label is "lutpair88";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__7\ : label is "lutpair92";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__7\ : label is "lutpair91";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__7\ : label is "lutpair90";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__7\ : label is "lutpair89";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__7\ : label is "lutpair94";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__7\ : label is "lutpair93";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__7\ : label is "lutpair92";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__7\ : label is "lutpair94";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__7\ : label is "lutpair93";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__7\ : label is "lutpair138";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__7\ : label is "lutpair88";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__7\ : label is "lutpair138";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__8\ : label is "lutpair87";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__8\ : label is "lutpair87";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__4_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__4_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__4_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__4_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__4_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__4_n_0\
    );
\grayscale_o2__100_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__4_n_0\
    );
\grayscale_o2__100_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__4_n_0\
    );
\grayscale_o2__100_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__4_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__4_n_0\
    );
\grayscale_o2__100_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__4_n_0\
    );
\grayscale_o2__100_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__4_n_0\
    );
\grayscale_o2__107_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => S(2)
    );
\grayscale_o2__107_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => S(1)
    );
\grayscale_o2__107_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => S(0)
    );
\grayscale_o2__107_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data_reg[19]_0\(2)
    );
\grayscale_o2__107_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data_reg[19]_0\(1)
    );
\grayscale_o2__107_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data_reg[19]_0\(0)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__7_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__7_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__7_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__7_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__7_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__7_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__7_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__7_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__7_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__7_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__7_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__7_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__7_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__7_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__7_n_0\
    );
\grayscale_o2__119_carry__0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__7_n_0\
    );
\grayscale_o2__119_carry__0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__7_n_0\
    );
\grayscale_o2__119_carry__0_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__7_n_0\
    );
\grayscale_o2__119_carry__0_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__7_n_0\
    );
\grayscale_o2__119_carry__0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__7_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__7_n_0\
    );
\grayscale_o2__119_carry__0_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__7_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__7_n_0\
    );
\grayscale_o2__119_carry__0_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__7_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__7_n_0\
    );
\grayscale_o2__119_carry__0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__7_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__7_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__7_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__7_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__7_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__7_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__7_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__7_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__7_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__7_n_0\
    );
\grayscale_o2__119_carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__7_n_0\
    );
\grayscale_o2__119_carry__1_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__7_n_0\
    );
\grayscale_o2__119_carry__1_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__7_n_0\
    );
\grayscale_o2__119_carry__1_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__7_n_0\
    );
\grayscale_o2__119_carry__1_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__7_n_0\
    );
\grayscale_o2__119_carry__1_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__7_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__7_n_0\
    );
\grayscale_o2__119_carry__1_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__7_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__7_n_0\
    );
\grayscale_o2__119_carry__1_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__7_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__7_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__7_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__7_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__7_n_0\
    );
\grayscale_o2__119_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__7_n_0\
    );
\grayscale_o2__119_carry__2_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__7_n_0\
    );
\grayscale_o2__119_carry__2_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__7_n_0\
    );
\grayscale_o2__119_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__7_n_0\
    );
\grayscale_o2__119_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__7_n_0\
    );
\grayscale_o2__119_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__7_n_0\
    );
\grayscale_o2__119_carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__7_n_0\,
      O => \grayscale_o2__119_carry_i_4__7_n_0\
    );
\grayscale_o2__119_carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__7_n_0\
    );
\grayscale_o2__119_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__7_n_0\
    );
\grayscale_o2__119_carry_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__7_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__8_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__8_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__8_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__8_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__8_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__8_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__8_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__8_n_0\
    );
\grayscale_o2__19_carry__0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__8_n_0\
    );
\grayscale_o2__19_carry__0_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__8_n_0\
    );
\grayscale_o2__19_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__8_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__8_n_0\
    );
\grayscale_o2__19_carry__0_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__8_n_0\
    );
\grayscale_o2__19_carry__0_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__8_n_0\
    );
\grayscale_o2__19_carry__0_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__8_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__8_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__8_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__8_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__8_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__8_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__8_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__8_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__8_n_0\
    );
\grayscale_o2__19_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__8_n_0\
    );
\grayscale_o2__19_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__8_n_0\
    );
\grayscale_o2__19_carry__1_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__8_n_0\
    );
\grayscale_o2__19_carry__1_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__8_n_0\
    );
\grayscale_o2__19_carry__1_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__8_n_0\
    );
\grayscale_o2__19_carry__1_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__8_n_0\
    );
\grayscale_o2__19_carry__1_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__8_n_0\
    );
\grayscale_o2__19_carry__1_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__8_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__8_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__8_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__8_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__8_n_0\
    );
\grayscale_o2__19_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__8_n_0\
    );
\grayscale_o2__19_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__8_n_0\
    );
\grayscale_o2__19_carry__2_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__8_n_0\
    );
\grayscale_o2__19_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__8_n_0\
    );
\grayscale_o2__19_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__8_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__12_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__12_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__8_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__12_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__12_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__12_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__12_n_0\
    );
\grayscale_o2__56_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__12_n_0\
    );
\grayscale_o2__56_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__12_n_0\
    );
\grayscale_o2__56_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__12_n_0\
    );
\grayscale_o2__56_carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__12_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__8_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__8_n_0\
    );
\grayscale_o2__56_carry__1_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__8_n_0\
    );
\grayscale_o2__56_carry__1_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__8_n_0\
    );
\grayscale_o2__56_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__12_n_0\
    );
\grayscale_o2__56_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__12_n_0\
    );
\grayscale_o2__56_carry_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__8_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__8_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__8_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__8_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__8_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__8_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__8_n_0\
    );
\grayscale_o2__82_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__8_n_0\
    );
\grayscale_o2__82_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__8_n_0\
    );
\grayscale_o2__82_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__8_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__8_n_0\
    );
\grayscale_o2__82_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__8_n_0\
    );
\grayscale_o2__82_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__8_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__4_n_0\,
      S(2) => \grayscale_o2_carry_i_2__4_n_0\,
      S(1) => \grayscale_o2_carry_i_3__5_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__4_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__4_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__4_n_0\
    );
\grayscale_o2_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__4_n_0\
    );
\grayscale_o2_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__4_n_0\
    );
\grayscale_o2_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__4_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__4_n_0\
    );
\grayscale_o2_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__4_n_0\
    );
\grayscale_o2_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__5_n_0\
    );
\m_axis_data[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__10\(7),
      O => \m_axis_data[19]_i_10_n_0\
    );
\m_axis_data[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__10\(6),
      O => \m_axis_data[19]_i_11_n_0\
    );
\m_axis_data[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__10\(5),
      O => \m_axis_data[19]_i_12_n_0\
    );
\m_axis_data[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__10\(4),
      O => \m_axis_data[19]_i_14_n_0\
    );
\m_axis_data[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__10\(3),
      O => \m_axis_data[19]_i_15_n_0\
    );
\m_axis_data[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[19]_i_16_n_0\
    );
\m_axis_data[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[19]_i_17_n_0\
    );
\m_axis_data[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[19]_i_20_n_0\
    );
\m_axis_data[19]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[19]_i_21_n_0\
    );
\m_axis_data[19]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[19]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[19]_i_22_n_0\
    );
\m_axis_data[19]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[19]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[19]_i_23_n_0\
    );
\m_axis_data[19]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[19]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[19]_i_24_n_0\
    );
\m_axis_data[19]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[19]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[19]_i_25_n_0\
    );
\m_axis_data[19]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[19]_i_26_n_0\
    );
\m_axis_data[19]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[19]_i_27_n_0\
    );
\m_axis_data[19]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[15]\(2),
      O => \m_axis_data[19]_i_28_n_0\
    );
\m_axis_data[19]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[15]\(1),
      O => \m_axis_data[19]_i_29_n_0\
    );
\m_axis_data[19]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[15]\(0),
      O => \m_axis_data[19]_i_30_n_0\
    );
\m_axis_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__10\(12),
      O => \m_axis_data[19]_i_4_n_0\
    );
\m_axis_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__10\(11),
      O => \m_axis_data[19]_i_5_n_0\
    );
\m_axis_data[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__10\(10),
      O => \m_axis_data[19]_i_6_n_0\
    );
\m_axis_data[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__10\(9),
      O => \m_axis_data[19]_i_7_n_0\
    );
\m_axis_data[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__10\(8),
      O => \m_axis_data[19]_i_9_n_0\
    );
\m_axis_data[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[23]_i_10_n_0\
    );
\m_axis_data[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[23]_i_11_n_0\
    );
\m_axis_data[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[23]_i_12_n_0\
    );
\m_axis_data[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[23]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[23]_i_13_n_0\
    );
\m_axis_data[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[23]_i_14_n_0\
    );
\m_axis_data[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[15]_0\(0),
      O => \m_axis_data[23]_i_15_n_0\
    );
\m_axis_data[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[15]\(3),
      O => \m_axis_data[23]_i_16_n_0\
    );
\m_axis_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[23]_i_6_n_2\,
      O => \m_axis_data[23]_i_3_n_0\
    );
\m_axis_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__10\(14),
      O => \m_axis_data[23]_i_4_n_0\
    );
\m_axis_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__10\(13),
      O => \m_axis_data[23]_i_5_n_0\
    );
\m_axis_data_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[19]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[23]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[23]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[19]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[19]_i_19_n_5\,
      O(3 downto 0) => \C__10\(9 downto 6),
      S(3) => \m_axis_data[19]_i_20_n_0\,
      S(2) => \m_axis_data[19]_i_21_n_0\,
      S(1) => \m_axis_data[19]_i_22_n_0\,
      S(0) => \m_axis_data[19]_i_23_n_0\
    );
\m_axis_data_reg[19]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[19]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[19]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[19]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__10\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[19]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[19]_i_24_n_0\,
      S(2) => \m_axis_data[19]_i_25_n_0\,
      S(1) => \m_axis_data[19]_i_26_n_0\,
      S(0) => \m_axis_data[19]_i_27_n_0\
    );
\m_axis_data_reg[19]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[19]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[19]_i_19_n_4\,
      O(2) => \m_axis_data_reg[19]_i_19_n_5\,
      O(1) => \m_axis_data_reg[19]_i_19_n_6\,
      O(0) => \m_axis_data_reg[19]_i_19_n_7\,
      S(3) => \m_axis_data[19]_i_28_n_0\,
      S(2) => \m_axis_data[19]_i_29_n_0\,
      S(1) => \m_axis_data[19]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[19]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[19]\(3 downto 0),
      S(3) => \m_axis_data[19]_i_4_n_0\,
      S(2) => \m_axis_data[19]_i_5_n_0\,
      S(1) => \m_axis_data[19]_i_6_n_0\,
      S(0) => \m_axis_data[19]_i_7_n_0\
    );
\m_axis_data_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[19]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[19]_i_9_n_0\,
      S(2) => \m_axis_data[19]_i_10_n_0\,
      S(1) => \m_axis_data[19]_i_11_n_0\,
      S(0) => \m_axis_data[19]_i_12_n_0\
    );
\m_axis_data_reg[19]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[19]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[19]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[19]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[19]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[19]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[19]_i_14_n_0\,
      S(2) => \m_axis_data[19]_i_15_n_0\,
      S(1) => \m_axis_data[19]_i_16_n_0\,
      S(0) => \m_axis_data[19]_i_17_n_0\
    );
\m_axis_data_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[23]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[23]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[23]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[23]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[23]_i_3_n_0\,
      S(1) => \m_axis_data[23]_i_4_n_0\,
      S(0) => \m_axis_data[23]_i_5_n_0\
    );
\m_axis_data_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[23]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[23]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[23]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[23]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[23]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__10\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[23]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[23]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[23]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[23]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[23]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[23]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[23]_i_9_n_5\,
      O(3 downto 0) => \C__10\(13 downto 10),
      S(3) => \m_axis_data[23]_i_10_n_0\,
      S(2) => \m_axis_data[23]_i_11_n_0\,
      S(1) => \m_axis_data[23]_i_12_n_0\,
      S(0) => \m_axis_data[23]_i_13_n_0\
    );
\m_axis_data_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[23]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[23]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[23]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[23]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[23]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[23]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[19]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[23]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[23]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[23]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[23]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[23]_i_9_n_4\,
      O(2) => \m_axis_data_reg[23]_i_9_n_5\,
      O(1) => \m_axis_data_reg[23]_i_9_n_6\,
      O(0) => \m_axis_data_reg[23]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[23]_i_14_n_0\,
      S(1) => \m_axis_data[23]_i_15_n_0\,
      S(0) => \m_axis_data[23]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_0 is
  port (
    \m_axis_data_reg[43]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[47]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_0 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_0;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_0 is
  signal \C__11\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__4_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[43]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[43]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[47]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[43]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[47]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[43]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[43]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[43]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[47]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[47]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[47]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[47]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__8\ : label is "lutpair99";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__8\ : label is "lutpair98";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__8\ : label is "lutpair97";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__8\ : label is "lutpair96";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__8\ : label is "lutpair100";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__8\ : label is "lutpair99";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__8\ : label is "lutpair98";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__8\ : label is "lutpair97";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__8\ : label is "lutpair102";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__8\ : label is "lutpair101";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__8\ : label is "lutpair100";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__8\ : label is "lutpair102";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__8\ : label is "lutpair101";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__8\ : label is "lutpair139";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__8\ : label is "lutpair96";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__8\ : label is "lutpair139";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__9\ : label is "lutpair95";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__9\ : label is "lutpair95";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__3_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__3_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__3_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__3_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__3_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__3_n_0\
    );
\grayscale_o2__100_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__3_n_0\
    );
\grayscale_o2__100_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__3_n_0\
    );
\grayscale_o2__100_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__3_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__3_n_0\
    );
\grayscale_o2__100_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__3_n_0\
    );
\grayscale_o2__100_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__3_n_0\
    );
\grayscale_o2__101_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => S(2)
    );
\grayscale_o2__101_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => S(1)
    );
\grayscale_o2__101_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => S(0)
    );
\grayscale_o2__101_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data_reg[43]_0\(2)
    );
\grayscale_o2__101_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data_reg[43]_0\(1)
    );
\grayscale_o2__101_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data_reg[43]_0\(0)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__8_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__8_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__8_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__8_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__8_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__8_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__8_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__8_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__8_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__8_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__8_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__8_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__8_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__8_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__8_n_0\
    );
\grayscale_o2__119_carry__0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__8_n_0\
    );
\grayscale_o2__119_carry__0_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__8_n_0\
    );
\grayscale_o2__119_carry__0_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__8_n_0\
    );
\grayscale_o2__119_carry__0_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__8_n_0\
    );
\grayscale_o2__119_carry__0_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__8_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__8_n_0\
    );
\grayscale_o2__119_carry__0_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__8_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__8_n_0\
    );
\grayscale_o2__119_carry__0_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__8_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__8_n_0\
    );
\grayscale_o2__119_carry__0_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__8_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__8_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__8_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__8_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__8_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__8_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__8_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__8_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__8_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__8_n_0\
    );
\grayscale_o2__119_carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__8_n_0\
    );
\grayscale_o2__119_carry__1_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__8_n_0\
    );
\grayscale_o2__119_carry__1_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__8_n_0\
    );
\grayscale_o2__119_carry__1_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__8_n_0\
    );
\grayscale_o2__119_carry__1_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__8_n_0\
    );
\grayscale_o2__119_carry__1_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__8_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__8_n_0\
    );
\grayscale_o2__119_carry__1_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__8_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__8_n_0\
    );
\grayscale_o2__119_carry__1_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__8_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__8_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__8_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__8_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__8_n_0\
    );
\grayscale_o2__119_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__8_n_0\
    );
\grayscale_o2__119_carry__2_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__8_n_0\
    );
\grayscale_o2__119_carry__2_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__8_n_0\
    );
\grayscale_o2__119_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__8_n_0\
    );
\grayscale_o2__119_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__8_n_0\
    );
\grayscale_o2__119_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__8_n_0\
    );
\grayscale_o2__119_carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__8_n_0\,
      O => \grayscale_o2__119_carry_i_4__8_n_0\
    );
\grayscale_o2__119_carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__8_n_0\
    );
\grayscale_o2__119_carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__8_n_0\
    );
\grayscale_o2__119_carry_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__8_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__9_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__9_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__9_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__9_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__9_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__9_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__9_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__9_n_0\
    );
\grayscale_o2__19_carry__0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__9_n_0\
    );
\grayscale_o2__19_carry__0_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__9_n_0\
    );
\grayscale_o2__19_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__9_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__9_n_0\
    );
\grayscale_o2__19_carry__0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__9_n_0\
    );
\grayscale_o2__19_carry__0_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__9_n_0\
    );
\grayscale_o2__19_carry__0_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__9_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__9_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__9_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__9_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__9_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__9_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__9_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__9_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__9_n_0\
    );
\grayscale_o2__19_carry__1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__9_n_0\
    );
\grayscale_o2__19_carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__9_n_0\
    );
\grayscale_o2__19_carry__1_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__9_n_0\
    );
\grayscale_o2__19_carry__1_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__9_n_0\
    );
\grayscale_o2__19_carry__1_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__9_n_0\
    );
\grayscale_o2__19_carry__1_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__9_n_0\
    );
\grayscale_o2__19_carry__1_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__9_n_0\
    );
\grayscale_o2__19_carry__1_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__9_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__9_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__9_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__9_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__9_n_0\
    );
\grayscale_o2__19_carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__9_n_0\
    );
\grayscale_o2__19_carry__2_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__9_n_0\
    );
\grayscale_o2__19_carry__2_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__9_n_0\
    );
\grayscale_o2__19_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__9_n_0\
    );
\grayscale_o2__19_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__9_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__9_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__9_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__9_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__9_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__9_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__9_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__9_n_0\
    );
\grayscale_o2__56_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__9_n_0\
    );
\grayscale_o2__56_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__9_n_0\
    );
\grayscale_o2__56_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__9_n_0\
    );
\grayscale_o2__56_carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__9_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__9_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__9_n_0\
    );
\grayscale_o2__56_carry__1_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__9_n_0\
    );
\grayscale_o2__56_carry__1_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__9_n_0\
    );
\grayscale_o2__56_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__9_n_0\
    );
\grayscale_o2__56_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__9_n_0\
    );
\grayscale_o2__56_carry_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__9_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__9_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__9_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__9_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__9_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__9_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__9_n_0\
    );
\grayscale_o2__82_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__9_n_0\
    );
\grayscale_o2__82_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__9_n_0\
    );
\grayscale_o2__82_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__9_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__9_n_0\
    );
\grayscale_o2__82_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__9_n_0\
    );
\grayscale_o2__82_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__9_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__3_n_0\,
      S(2) => \grayscale_o2_carry_i_2__3_n_0\,
      S(1) => \grayscale_o2_carry_i_3__4_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__3_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__3_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__3_n_0\
    );
\grayscale_o2_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__3_n_0\
    );
\grayscale_o2_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__3_n_0\
    );
\grayscale_o2_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__3_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__3_n_0\
    );
\grayscale_o2_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__3_n_0\
    );
\grayscale_o2_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__4_n_0\
    );
\m_axis_data[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__11\(7),
      O => \m_axis_data[43]_i_10_n_0\
    );
\m_axis_data[43]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__11\(6),
      O => \m_axis_data[43]_i_11_n_0\
    );
\m_axis_data[43]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__11\(5),
      O => \m_axis_data[43]_i_12_n_0\
    );
\m_axis_data[43]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__11\(4),
      O => \m_axis_data[43]_i_14_n_0\
    );
\m_axis_data[43]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__11\(3),
      O => \m_axis_data[43]_i_15_n_0\
    );
\m_axis_data[43]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[43]_i_16_n_0\
    );
\m_axis_data[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[43]_i_17_n_0\
    );
\m_axis_data[43]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[43]_i_20_n_0\
    );
\m_axis_data[43]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[43]_i_21_n_0\
    );
\m_axis_data[43]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[43]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[43]_i_22_n_0\
    );
\m_axis_data[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[43]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[43]_i_23_n_0\
    );
\m_axis_data[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[43]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[43]_i_24_n_0\
    );
\m_axis_data[43]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[43]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[43]_i_25_n_0\
    );
\m_axis_data[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[43]_i_26_n_0\
    );
\m_axis_data[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[43]_i_27_n_0\
    );
\m_axis_data[43]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[39]\(2),
      O => \m_axis_data[43]_i_28_n_0\
    );
\m_axis_data[43]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[39]\(1),
      O => \m_axis_data[43]_i_29_n_0\
    );
\m_axis_data[43]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[39]\(0),
      O => \m_axis_data[43]_i_30_n_0\
    );
\m_axis_data[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__11\(12),
      O => \m_axis_data[43]_i_4_n_0\
    );
\m_axis_data[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__11\(11),
      O => \m_axis_data[43]_i_5_n_0\
    );
\m_axis_data[43]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__11\(10),
      O => \m_axis_data[43]_i_6_n_0\
    );
\m_axis_data[43]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__11\(9),
      O => \m_axis_data[43]_i_7_n_0\
    );
\m_axis_data[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__11\(8),
      O => \m_axis_data[43]_i_9_n_0\
    );
\m_axis_data[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[47]_i_10_n_0\
    );
\m_axis_data[47]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[47]_i_11_n_0\
    );
\m_axis_data[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[47]_i_12_n_0\
    );
\m_axis_data[47]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[47]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[47]_i_13_n_0\
    );
\m_axis_data[47]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[47]_i_14_n_0\
    );
\m_axis_data[47]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[39]_0\(0),
      O => \m_axis_data[47]_i_15_n_0\
    );
\m_axis_data[47]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[39]\(3),
      O => \m_axis_data[47]_i_16_n_0\
    );
\m_axis_data[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[47]_i_6_n_2\,
      O => \m_axis_data[47]_i_3_n_0\
    );
\m_axis_data[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__11\(14),
      O => \m_axis_data[47]_i_4_n_0\
    );
\m_axis_data[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__11\(13),
      O => \m_axis_data[47]_i_5_n_0\
    );
\m_axis_data_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[43]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[47]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[47]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[43]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[43]_i_19_n_5\,
      O(3 downto 0) => \C__11\(9 downto 6),
      S(3) => \m_axis_data[43]_i_20_n_0\,
      S(2) => \m_axis_data[43]_i_21_n_0\,
      S(1) => \m_axis_data[43]_i_22_n_0\,
      S(0) => \m_axis_data[43]_i_23_n_0\
    );
\m_axis_data_reg[43]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[43]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[43]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[43]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__11\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[43]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[43]_i_24_n_0\,
      S(2) => \m_axis_data[43]_i_25_n_0\,
      S(1) => \m_axis_data[43]_i_26_n_0\,
      S(0) => \m_axis_data[43]_i_27_n_0\
    );
\m_axis_data_reg[43]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[43]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[43]_i_19_n_4\,
      O(2) => \m_axis_data_reg[43]_i_19_n_5\,
      O(1) => \m_axis_data_reg[43]_i_19_n_6\,
      O(0) => \m_axis_data_reg[43]_i_19_n_7\,
      S(3) => \m_axis_data[43]_i_28_n_0\,
      S(2) => \m_axis_data[43]_i_29_n_0\,
      S(1) => \m_axis_data[43]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[43]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[43]\(3 downto 0),
      S(3) => \m_axis_data[43]_i_4_n_0\,
      S(2) => \m_axis_data[43]_i_5_n_0\,
      S(1) => \m_axis_data[43]_i_6_n_0\,
      S(0) => \m_axis_data[43]_i_7_n_0\
    );
\m_axis_data_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[43]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[43]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[43]_i_9_n_0\,
      S(2) => \m_axis_data[43]_i_10_n_0\,
      S(1) => \m_axis_data[43]_i_11_n_0\,
      S(0) => \m_axis_data[43]_i_12_n_0\
    );
\m_axis_data_reg[43]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[43]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[43]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[43]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[43]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[43]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[43]_i_14_n_0\,
      S(2) => \m_axis_data[43]_i_15_n_0\,
      S(1) => \m_axis_data[43]_i_16_n_0\,
      S(0) => \m_axis_data[43]_i_17_n_0\
    );
\m_axis_data_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[47]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[47]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[47]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[47]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[47]_i_3_n_0\,
      S(1) => \m_axis_data[47]_i_4_n_0\,
      S(0) => \m_axis_data[47]_i_5_n_0\
    );
\m_axis_data_reg[47]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[47]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[47]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[47]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[47]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[47]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__11\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[47]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[47]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[47]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[47]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[47]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[47]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[47]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[47]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[47]_i_9_n_5\,
      O(3 downto 0) => \C__11\(13 downto 10),
      S(3) => \m_axis_data[47]_i_10_n_0\,
      S(2) => \m_axis_data[47]_i_11_n_0\,
      S(1) => \m_axis_data[47]_i_12_n_0\,
      S(0) => \m_axis_data[47]_i_13_n_0\
    );
\m_axis_data_reg[47]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[47]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[47]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[47]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[47]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[47]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[47]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[47]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[43]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[47]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[47]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[47]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[47]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[47]_i_9_n_4\,
      O(2) => \m_axis_data_reg[47]_i_9_n_5\,
      O(1) => \m_axis_data_reg[47]_i_9_n_6\,
      O(0) => \m_axis_data_reg[47]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[47]_i_14_n_0\,
      S(1) => \m_axis_data[47]_i_15_n_0\,
      S(0) => \m_axis_data[47]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_1 is
  port (
    \m_axis_data_reg[67]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[71]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_1 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_1;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_1 is
  signal \C__12\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__3_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[67]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[67]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[71]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[67]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[71]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[67]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[67]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[67]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[71]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[71]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[71]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[71]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[71]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__9\ : label is "lutpair107";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__9\ : label is "lutpair106";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__9\ : label is "lutpair105";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__9\ : label is "lutpair104";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__9\ : label is "lutpair108";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__9\ : label is "lutpair107";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__9\ : label is "lutpair106";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__9\ : label is "lutpair105";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__9\ : label is "lutpair110";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__9\ : label is "lutpair109";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__9\ : label is "lutpair108";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__9\ : label is "lutpair110";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__9\ : label is "lutpair109";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__9\ : label is "lutpair140";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__9\ : label is "lutpair104";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__9\ : label is "lutpair140";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__10\ : label is "lutpair103";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__10\ : label is "lutpair103";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__2_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__2_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__2_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__2_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__2_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__2_n_0\
    );
\grayscale_o2__100_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__2_n_0\
    );
\grayscale_o2__100_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__2_n_0\
    );
\grayscale_o2__100_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__2_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__2_n_0\
    );
\grayscale_o2__100_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__2_n_0\
    );
\grayscale_o2__100_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__2_n_0\
    );
\grayscale_o2__101_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => S(2)
    );
\grayscale_o2__101_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => S(1)
    );
\grayscale_o2__101_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => S(0)
    );
\grayscale_o2__101_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data_reg[67]_0\(2)
    );
\grayscale_o2__101_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data_reg[67]_0\(1)
    );
\grayscale_o2__101_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data_reg[67]_0\(0)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__9_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__9_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__9_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__9_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__9_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__9_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__9_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__9_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__9_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__9_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__9_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__9_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__9_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__9_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__9_n_0\
    );
\grayscale_o2__119_carry__0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__9_n_0\
    );
\grayscale_o2__119_carry__0_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__9_n_0\
    );
\grayscale_o2__119_carry__0_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__9_n_0\
    );
\grayscale_o2__119_carry__0_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__9_n_0\
    );
\grayscale_o2__119_carry__0_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__9_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__9_n_0\
    );
\grayscale_o2__119_carry__0_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__9_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__9_n_0\
    );
\grayscale_o2__119_carry__0_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__9_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__9_n_0\
    );
\grayscale_o2__119_carry__0_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__9_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__9_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__9_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__9_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__9_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__9_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__9_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__9_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__9_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__9_n_0\
    );
\grayscale_o2__119_carry__1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__9_n_0\
    );
\grayscale_o2__119_carry__1_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__9_n_0\
    );
\grayscale_o2__119_carry__1_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__9_n_0\
    );
\grayscale_o2__119_carry__1_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__9_n_0\
    );
\grayscale_o2__119_carry__1_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__9_n_0\
    );
\grayscale_o2__119_carry__1_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__9_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__9_n_0\
    );
\grayscale_o2__119_carry__1_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__9_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__9_n_0\
    );
\grayscale_o2__119_carry__1_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__9_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__9_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__9_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__9_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__9_n_0\
    );
\grayscale_o2__119_carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__9_n_0\
    );
\grayscale_o2__119_carry__2_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__9_n_0\
    );
\grayscale_o2__119_carry__2_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__9_n_0\
    );
\grayscale_o2__119_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__9_n_0\
    );
\grayscale_o2__119_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__9_n_0\
    );
\grayscale_o2__119_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__9_n_0\
    );
\grayscale_o2__119_carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__9_n_0\,
      O => \grayscale_o2__119_carry_i_4__9_n_0\
    );
\grayscale_o2__119_carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__9_n_0\
    );
\grayscale_o2__119_carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__9_n_0\
    );
\grayscale_o2__119_carry_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__9_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__10_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__10_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__10_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__10_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__10_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__10_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__10_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__10_n_0\
    );
\grayscale_o2__19_carry__0_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__10_n_0\
    );
\grayscale_o2__19_carry__0_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__10_n_0\
    );
\grayscale_o2__19_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__10_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__10_n_0\
    );
\grayscale_o2__19_carry__0_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__10_n_0\
    );
\grayscale_o2__19_carry__0_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__10_n_0\
    );
\grayscale_o2__19_carry__0_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__10_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__10_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__10_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__10_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__10_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__10_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__10_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__10_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__10_n_0\
    );
\grayscale_o2__19_carry__1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__10_n_0\
    );
\grayscale_o2__19_carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__10_n_0\
    );
\grayscale_o2__19_carry__1_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__10_n_0\
    );
\grayscale_o2__19_carry__1_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__10_n_0\
    );
\grayscale_o2__19_carry__1_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__10_n_0\
    );
\grayscale_o2__19_carry__1_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__10_n_0\
    );
\grayscale_o2__19_carry__1_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__10_n_0\
    );
\grayscale_o2__19_carry__1_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__10_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__10_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__10_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__10_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__10_n_0\
    );
\grayscale_o2__19_carry__2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__10_n_0\
    );
\grayscale_o2__19_carry__2_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__10_n_0\
    );
\grayscale_o2__19_carry__2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__10_n_0\
    );
\grayscale_o2__19_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__10_n_0\
    );
\grayscale_o2__19_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__10_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__6_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__6_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__10_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__6_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__6_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__6_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__6_n_0\
    );
\grayscale_o2__56_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__6_n_0\
    );
\grayscale_o2__56_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__6_n_0\
    );
\grayscale_o2__56_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__6_n_0\
    );
\grayscale_o2__56_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__6_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__10_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__10_n_0\
    );
\grayscale_o2__56_carry__1_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__10_n_0\
    );
\grayscale_o2__56_carry__1_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__10_n_0\
    );
\grayscale_o2__56_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__6_n_0\
    );
\grayscale_o2__56_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__6_n_0\
    );
\grayscale_o2__56_carry_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__10_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__10_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__10_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__10_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__10_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__10_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__10_n_0\
    );
\grayscale_o2__82_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__10_n_0\
    );
\grayscale_o2__82_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__10_n_0\
    );
\grayscale_o2__82_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__10_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__10_n_0\
    );
\grayscale_o2__82_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__10_n_0\
    );
\grayscale_o2__82_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__10_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__2_n_0\,
      S(2) => \grayscale_o2_carry_i_2__2_n_0\,
      S(1) => \grayscale_o2_carry_i_3__3_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__2_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__2_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__2_n_0\
    );
\grayscale_o2_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__2_n_0\
    );
\grayscale_o2_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__2_n_0\
    );
\grayscale_o2_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__2_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__2_n_0\
    );
\grayscale_o2_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__2_n_0\
    );
\grayscale_o2_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__3_n_0\
    );
\m_axis_data[67]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__12\(7),
      O => \m_axis_data[67]_i_10_n_0\
    );
\m_axis_data[67]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__12\(6),
      O => \m_axis_data[67]_i_11_n_0\
    );
\m_axis_data[67]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__12\(5),
      O => \m_axis_data[67]_i_12_n_0\
    );
\m_axis_data[67]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__12\(4),
      O => \m_axis_data[67]_i_14_n_0\
    );
\m_axis_data[67]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__12\(3),
      O => \m_axis_data[67]_i_15_n_0\
    );
\m_axis_data[67]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[67]_i_16_n_0\
    );
\m_axis_data[67]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[67]_i_17_n_0\
    );
\m_axis_data[67]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[67]_i_20_n_0\
    );
\m_axis_data[67]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[67]_i_21_n_0\
    );
\m_axis_data[67]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[67]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[67]_i_22_n_0\
    );
\m_axis_data[67]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[67]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[67]_i_23_n_0\
    );
\m_axis_data[67]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[67]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[67]_i_24_n_0\
    );
\m_axis_data[67]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[67]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[67]_i_25_n_0\
    );
\m_axis_data[67]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[67]_i_26_n_0\
    );
\m_axis_data[67]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[67]_i_27_n_0\
    );
\m_axis_data[67]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[63]\(2),
      O => \m_axis_data[67]_i_28_n_0\
    );
\m_axis_data[67]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[63]\(1),
      O => \m_axis_data[67]_i_29_n_0\
    );
\m_axis_data[67]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[63]\(0),
      O => \m_axis_data[67]_i_30_n_0\
    );
\m_axis_data[67]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__12\(12),
      O => \m_axis_data[67]_i_4_n_0\
    );
\m_axis_data[67]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__12\(11),
      O => \m_axis_data[67]_i_5_n_0\
    );
\m_axis_data[67]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__12\(10),
      O => \m_axis_data[67]_i_6_n_0\
    );
\m_axis_data[67]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__12\(9),
      O => \m_axis_data[67]_i_7_n_0\
    );
\m_axis_data[67]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__12\(8),
      O => \m_axis_data[67]_i_9_n_0\
    );
\m_axis_data[71]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[71]_i_10_n_0\
    );
\m_axis_data[71]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[71]_i_11_n_0\
    );
\m_axis_data[71]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[71]_i_12_n_0\
    );
\m_axis_data[71]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[71]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[71]_i_13_n_0\
    );
\m_axis_data[71]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[71]_i_14_n_0\
    );
\m_axis_data[71]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[63]_0\(0),
      O => \m_axis_data[71]_i_15_n_0\
    );
\m_axis_data[71]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[63]\(3),
      O => \m_axis_data[71]_i_16_n_0\
    );
\m_axis_data[71]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[71]_i_6_n_2\,
      O => \m_axis_data[71]_i_3_n_0\
    );
\m_axis_data[71]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__12\(14),
      O => \m_axis_data[71]_i_4_n_0\
    );
\m_axis_data[71]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__12\(13),
      O => \m_axis_data[71]_i_5_n_0\
    );
\m_axis_data_reg[67]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[67]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[71]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[71]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[67]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[67]_i_19_n_5\,
      O(3 downto 0) => \C__12\(9 downto 6),
      S(3) => \m_axis_data[67]_i_20_n_0\,
      S(2) => \m_axis_data[67]_i_21_n_0\,
      S(1) => \m_axis_data[67]_i_22_n_0\,
      S(0) => \m_axis_data[67]_i_23_n_0\
    );
\m_axis_data_reg[67]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[67]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[67]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[67]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__12\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[67]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[67]_i_24_n_0\,
      S(2) => \m_axis_data[67]_i_25_n_0\,
      S(1) => \m_axis_data[67]_i_26_n_0\,
      S(0) => \m_axis_data[67]_i_27_n_0\
    );
\m_axis_data_reg[67]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[67]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[67]_i_19_n_4\,
      O(2) => \m_axis_data_reg[67]_i_19_n_5\,
      O(1) => \m_axis_data_reg[67]_i_19_n_6\,
      O(0) => \m_axis_data_reg[67]_i_19_n_7\,
      S(3) => \m_axis_data[67]_i_28_n_0\,
      S(2) => \m_axis_data[67]_i_29_n_0\,
      S(1) => \m_axis_data[67]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[67]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[67]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[67]\(3 downto 0),
      S(3) => \m_axis_data[67]_i_4_n_0\,
      S(2) => \m_axis_data[67]_i_5_n_0\,
      S(1) => \m_axis_data[67]_i_6_n_0\,
      S(0) => \m_axis_data[67]_i_7_n_0\
    );
\m_axis_data_reg[67]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[67]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[67]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[67]_i_9_n_0\,
      S(2) => \m_axis_data[67]_i_10_n_0\,
      S(1) => \m_axis_data[67]_i_11_n_0\,
      S(0) => \m_axis_data[67]_i_12_n_0\
    );
\m_axis_data_reg[67]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[67]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[67]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[67]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[67]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[67]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[67]_i_14_n_0\,
      S(2) => \m_axis_data[67]_i_15_n_0\,
      S(1) => \m_axis_data[67]_i_16_n_0\,
      S(0) => \m_axis_data[67]_i_17_n_0\
    );
\m_axis_data_reg[71]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[71]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[71]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[71]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[71]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[71]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[71]_i_3_n_0\,
      S(1) => \m_axis_data[71]_i_4_n_0\,
      S(0) => \m_axis_data[71]_i_5_n_0\
    );
\m_axis_data_reg[71]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[71]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[71]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[71]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[71]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[71]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__12\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[71]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[71]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[71]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[71]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[71]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[71]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[71]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[71]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[71]_i_9_n_5\,
      O(3 downto 0) => \C__12\(13 downto 10),
      S(3) => \m_axis_data[71]_i_10_n_0\,
      S(2) => \m_axis_data[71]_i_11_n_0\,
      S(1) => \m_axis_data[71]_i_12_n_0\,
      S(0) => \m_axis_data[71]_i_13_n_0\
    );
\m_axis_data_reg[71]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[71]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[71]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[71]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[71]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[71]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[71]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[71]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[67]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[71]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[71]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[71]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[71]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[71]_i_9_n_4\,
      O(2) => \m_axis_data_reg[71]_i_9_n_5\,
      O(1) => \m_axis_data_reg[71]_i_9_n_6\,
      O(0) => \m_axis_data_reg[71]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[71]_i_14_n_0\,
      S(1) => \m_axis_data[71]_i_15_n_0\,
      S(0) => \m_axis_data[71]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_10 is
  port (
    \m_axis_data_reg[59]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[83]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[75]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[79]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[71]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[71]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_10 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_10;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_10 is
  signal \C__2\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__8_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[75]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[75]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[79]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[75]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[79]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[75]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[75]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[75]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[79]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[79]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[79]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[79]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[79]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__1\ : label is "lutpair28";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__1\ : label is "lutpair27";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__1\ : label is "lutpair26";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__1\ : label is "lutpair25";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__1\ : label is "lutpair29";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__1\ : label is "lutpair28";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__1\ : label is "lutpair27";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__1\ : label is "lutpair26";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__1\ : label is "lutpair31";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__1\ : label is "lutpair30";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__1\ : label is "lutpair29";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__1\ : label is "lutpair31";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__1\ : label is "lutpair30";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__1\ : label is "lutpair130";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__1\ : label is "lutpair25";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__1\ : label is "lutpair130";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__1\ : label is "lutpair24";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__1\ : label is "lutpair24";
begin
\grayscale_o2__0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[79]_0\(2)
    );
\grayscale_o2__0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[79]_0\(1)
    );
\grayscale_o2__0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[79]_0\(0)
    );
\grayscale_o2__0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => S(2)
    );
\grayscale_o2__0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => S(1)
    );
\grayscale_o2__0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => S(0)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__7_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__7_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__7_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__7_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__7_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__7_n_0\
    );
\grayscale_o2__100_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__7_n_0\
    );
\grayscale_o2__100_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__7_n_0\
    );
\grayscale_o2__100_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__7_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__7_n_0\
    );
\grayscale_o2__100_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__7_n_0\
    );
\grayscale_o2__100_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__7_n_0\
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__1_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__1_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__1_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__1_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__1_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__1_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__1_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__1_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__1_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__1_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__1_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__1_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__1_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__1_n_0\
    );
\grayscale_o2__119_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__1_n_0\
    );
\grayscale_o2__119_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__1_n_0\
    );
\grayscale_o2__119_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__1_n_0\
    );
\grayscale_o2__119_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__1_n_0\
    );
\grayscale_o2__119_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__1_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__1_n_0\
    );
\grayscale_o2__119_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__1_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__1_n_0\
    );
\grayscale_o2__119_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__1_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__1_n_0\
    );
\grayscale_o2__119_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__1_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__1_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__1_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__1_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__1_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__1_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__1_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__1_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__1_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__1_n_0\
    );
\grayscale_o2__119_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__1_n_0\
    );
\grayscale_o2__119_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__1_n_0\
    );
\grayscale_o2__119_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__1_n_0\
    );
\grayscale_o2__119_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__1_n_0\
    );
\grayscale_o2__119_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__1_n_0\
    );
\grayscale_o2__119_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__1_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__1_n_0\
    );
\grayscale_o2__119_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__1_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__1_n_0\
    );
\grayscale_o2__119_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__1_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__1_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__1_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__1_n_0\
    );
\grayscale_o2__119_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__1_n_0\
    );
\grayscale_o2__119_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__1_n_0\
    );
\grayscale_o2__119_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__1_n_0\
    );
\grayscale_o2__119_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__1_n_0\
    );
\grayscale_o2__119_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__1_n_0\
    );
\grayscale_o2__119_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__1_n_0\
    );
\grayscale_o2__119_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__1_n_0\,
      O => \grayscale_o2__119_carry_i_4__1_n_0\
    );
\grayscale_o2__119_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__1_n_0\
    );
\grayscale_o2__119_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__1_n_0\
    );
\grayscale_o2__119_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__1_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__1_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__1_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__1_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__1_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__1_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__1_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__1_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__1_n_0\
    );
\grayscale_o2__19_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__1_n_0\
    );
\grayscale_o2__19_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__1_n_0\
    );
\grayscale_o2__19_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__1_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__1_n_0\
    );
\grayscale_o2__19_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__1_n_0\
    );
\grayscale_o2__19_carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__1_n_0\
    );
\grayscale_o2__19_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__1_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__1_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__1_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__1_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__1_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__1_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__1_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__1_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__1_n_0\
    );
\grayscale_o2__19_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__1_n_0\
    );
\grayscale_o2__19_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__1_n_0\
    );
\grayscale_o2__19_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__1_n_0\
    );
\grayscale_o2__19_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__1_n_0\
    );
\grayscale_o2__19_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__1_n_0\
    );
\grayscale_o2__19_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__1_n_0\
    );
\grayscale_o2__19_carry__1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__1_n_0\
    );
\grayscale_o2__19_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__1_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__1_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__1_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__1_n_0\
    );
\grayscale_o2__19_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__1_n_0\
    );
\grayscale_o2__19_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__1_n_0\
    );
\grayscale_o2__19_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__1_n_0\
    );
\grayscale_o2__19_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__1_n_0\
    );
\grayscale_o2__19_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__1_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__5_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__5_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__1_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__5_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__5_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__5_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__5_n_0\
    );
\grayscale_o2__56_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__5_n_0\
    );
\grayscale_o2__56_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__5_n_0\
    );
\grayscale_o2__56_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__5_n_0\
    );
\grayscale_o2__56_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__5_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__1_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__1_n_0\
    );
\grayscale_o2__56_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__1_n_0\
    );
\grayscale_o2__56_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__1_n_0\
    );
\grayscale_o2__56_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__5_n_0\
    );
\grayscale_o2__56_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__5_n_0\
    );
\grayscale_o2__56_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__1_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \m_axis_data_reg[83]\(0),
      S(3) => \grayscale_o2__82_carry_i_1__1_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__1_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__1_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__1_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__1_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__1_n_0\
    );
\grayscale_o2__82_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__1_n_0\
    );
\grayscale_o2__82_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__1_n_0\
    );
\grayscale_o2__82_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__1_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__1_n_0\
    );
\grayscale_o2__82_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__1_n_0\
    );
\grayscale_o2__82_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__1_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => \m_axis_data_reg[59]\(0),
      S(3) => \grayscale_o2_carry_i_1__7_n_0\,
      S(2) => \grayscale_o2_carry_i_2__7_n_0\,
      S(1) => \grayscale_o2_carry_i_3__8_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__7_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__7_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__7_n_0\
    );
\grayscale_o2_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__7_n_0\
    );
\grayscale_o2_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__7_n_0\
    );
\grayscale_o2_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__7_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__7_n_0\
    );
\grayscale_o2_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__7_n_0\
    );
\grayscale_o2_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__8_n_0\
    );
\m_axis_data[75]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__2\(7),
      O => \m_axis_data[75]_i_10_n_0\
    );
\m_axis_data[75]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__2\(6),
      O => \m_axis_data[75]_i_11_n_0\
    );
\m_axis_data[75]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__2\(5),
      O => \m_axis_data[75]_i_12_n_0\
    );
\m_axis_data[75]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__2\(4),
      O => \m_axis_data[75]_i_14_n_0\
    );
\m_axis_data[75]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__2\(3),
      O => \m_axis_data[75]_i_15_n_0\
    );
\m_axis_data[75]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[75]_i_16_n_0\
    );
\m_axis_data[75]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[75]_i_17_n_0\
    );
\m_axis_data[75]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[75]_i_20_n_0\
    );
\m_axis_data[75]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[75]_i_21_n_0\
    );
\m_axis_data[75]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[75]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[75]_i_22_n_0\
    );
\m_axis_data[75]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[75]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[75]_i_23_n_0\
    );
\m_axis_data[75]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[75]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[75]_i_24_n_0\
    );
\m_axis_data[75]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[75]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[75]_i_25_n_0\
    );
\m_axis_data[75]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[75]_i_26_n_0\
    );
\m_axis_data[75]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[75]_i_27_n_0\
    );
\m_axis_data[75]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[71]\(2),
      O => \m_axis_data[75]_i_28_n_0\
    );
\m_axis_data[75]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[71]\(1),
      O => \m_axis_data[75]_i_29_n_0\
    );
\m_axis_data[75]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[71]\(0),
      O => \m_axis_data[75]_i_30_n_0\
    );
\m_axis_data[75]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__2\(12),
      O => \m_axis_data[75]_i_4_n_0\
    );
\m_axis_data[75]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__2\(11),
      O => \m_axis_data[75]_i_5_n_0\
    );
\m_axis_data[75]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__2\(10),
      O => \m_axis_data[75]_i_6_n_0\
    );
\m_axis_data[75]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__2\(9),
      O => \m_axis_data[75]_i_7_n_0\
    );
\m_axis_data[75]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__2\(8),
      O => \m_axis_data[75]_i_9_n_0\
    );
\m_axis_data[79]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[79]_i_10_n_0\
    );
\m_axis_data[79]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[79]_i_11_n_0\
    );
\m_axis_data[79]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[79]_i_12_n_0\
    );
\m_axis_data[79]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[79]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[79]_i_13_n_0\
    );
\m_axis_data[79]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[79]_i_14_n_0\
    );
\m_axis_data[79]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[71]_0\(0),
      O => \m_axis_data[79]_i_15_n_0\
    );
\m_axis_data[79]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[71]\(3),
      O => \m_axis_data[79]_i_16_n_0\
    );
\m_axis_data[79]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[79]_i_6_n_2\,
      O => \m_axis_data[79]_i_3_n_0\
    );
\m_axis_data[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__2\(14),
      O => \m_axis_data[79]_i_4_n_0\
    );
\m_axis_data[79]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__2\(13),
      O => \m_axis_data[79]_i_5_n_0\
    );
\m_axis_data_reg[75]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[75]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[79]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[79]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[75]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[75]_i_19_n_5\,
      O(3 downto 0) => \C__2\(9 downto 6),
      S(3) => \m_axis_data[75]_i_20_n_0\,
      S(2) => \m_axis_data[75]_i_21_n_0\,
      S(1) => \m_axis_data[75]_i_22_n_0\,
      S(0) => \m_axis_data[75]_i_23_n_0\
    );
\m_axis_data_reg[75]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[75]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[75]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[75]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__2\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[75]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[75]_i_24_n_0\,
      S(2) => \m_axis_data[75]_i_25_n_0\,
      S(1) => \m_axis_data[75]_i_26_n_0\,
      S(0) => \m_axis_data[75]_i_27_n_0\
    );
\m_axis_data_reg[75]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[75]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[75]_i_19_n_4\,
      O(2) => \m_axis_data_reg[75]_i_19_n_5\,
      O(1) => \m_axis_data_reg[75]_i_19_n_6\,
      O(0) => \m_axis_data_reg[75]_i_19_n_7\,
      S(3) => \m_axis_data[75]_i_28_n_0\,
      S(2) => \m_axis_data[75]_i_29_n_0\,
      S(1) => \m_axis_data[75]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[75]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[75]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[75]\(3 downto 0),
      S(3) => \m_axis_data[75]_i_4_n_0\,
      S(2) => \m_axis_data[75]_i_5_n_0\,
      S(1) => \m_axis_data[75]_i_6_n_0\,
      S(0) => \m_axis_data[75]_i_7_n_0\
    );
\m_axis_data_reg[75]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[75]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[75]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[75]_i_9_n_0\,
      S(2) => \m_axis_data[75]_i_10_n_0\,
      S(1) => \m_axis_data[75]_i_11_n_0\,
      S(0) => \m_axis_data[75]_i_12_n_0\
    );
\m_axis_data_reg[75]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[75]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[75]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[75]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[75]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[75]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[75]_i_14_n_0\,
      S(2) => \m_axis_data[75]_i_15_n_0\,
      S(1) => \m_axis_data[75]_i_16_n_0\,
      S(0) => \m_axis_data[75]_i_17_n_0\
    );
\m_axis_data_reg[79]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[79]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[79]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[79]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[79]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[79]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[79]_i_3_n_0\,
      S(1) => \m_axis_data[79]_i_4_n_0\,
      S(0) => \m_axis_data[79]_i_5_n_0\
    );
\m_axis_data_reg[79]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[79]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[79]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[79]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[79]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[79]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__2\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[79]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[79]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[79]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[79]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[79]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[79]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[79]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[79]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[79]_i_9_n_5\,
      O(3 downto 0) => \C__2\(13 downto 10),
      S(3) => \m_axis_data[79]_i_10_n_0\,
      S(2) => \m_axis_data[79]_i_11_n_0\,
      S(1) => \m_axis_data[79]_i_12_n_0\,
      S(0) => \m_axis_data[79]_i_13_n_0\
    );
\m_axis_data_reg[79]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[79]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[79]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[79]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[79]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[79]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[79]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[79]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[75]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[79]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[79]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[79]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[79]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[79]_i_9_n_4\,
      O(2) => \m_axis_data_reg[79]_i_9_n_5\,
      O(1) => \m_axis_data_reg[79]_i_9_n_6\,
      O(0) => \m_axis_data_reg[79]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[79]_i_14_n_0\,
      S(1) => \m_axis_data[79]_i_15_n_0\,
      S(0) => \m_axis_data[79]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_11 is
  port (
    \m_axis_data_reg[83]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[107]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[99]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[103]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[103]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[95]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[95]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_11 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_11;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_11 is
  signal \C__3\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__9_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[103]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[103]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[99]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[103]_i_9_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[99]_i_8_n_3\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[103]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[103]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[103]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[103]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[103]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[99]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[99]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[99]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__2\ : label is "lutpair36";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__2\ : label is "lutpair35";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__2\ : label is "lutpair34";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__2\ : label is "lutpair33";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__2\ : label is "lutpair37";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__2\ : label is "lutpair36";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__2\ : label is "lutpair35";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__2\ : label is "lutpair34";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__2\ : label is "lutpair39";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__2\ : label is "lutpair38";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__2\ : label is "lutpair37";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__2\ : label is "lutpair39";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__2\ : label is "lutpair38";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__2\ : label is "lutpair131";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__2\ : label is "lutpair33";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__2\ : label is "lutpair131";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__2\ : label is "lutpair32";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__2\ : label is "lutpair32";
begin
\grayscale_o2__0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[103]_0\(2)
    );
\grayscale_o2__0_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[103]_0\(1)
    );
\grayscale_o2__0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[103]_0\(0)
    );
\grayscale_o2__0_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => S(2)
    );
\grayscale_o2__0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => S(1)
    );
\grayscale_o2__0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => S(0)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__8_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__8_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__8_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__8_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__8_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__8_n_0\
    );
\grayscale_o2__100_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__8_n_0\
    );
\grayscale_o2__100_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__8_n_0\
    );
\grayscale_o2__100_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__8_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__8_n_0\
    );
\grayscale_o2__100_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__8_n_0\
    );
\grayscale_o2__100_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__8_n_0\
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__2_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__2_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__2_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__2_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__2_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__2_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__2_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__2_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__2_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__2_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__2_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__2_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__2_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__2_n_0\
    );
\grayscale_o2__119_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__2_n_0\
    );
\grayscale_o2__119_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__2_n_0\
    );
\grayscale_o2__119_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__2_n_0\
    );
\grayscale_o2__119_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__2_n_0\
    );
\grayscale_o2__119_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__2_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__2_n_0\
    );
\grayscale_o2__119_carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__2_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__2_n_0\
    );
\grayscale_o2__119_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__2_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__2_n_0\
    );
\grayscale_o2__119_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__2_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__2_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__2_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__2_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__2_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__2_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__2_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__2_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__2_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__2_n_0\
    );
\grayscale_o2__119_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__2_n_0\
    );
\grayscale_o2__119_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__2_n_0\
    );
\grayscale_o2__119_carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__2_n_0\
    );
\grayscale_o2__119_carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__2_n_0\
    );
\grayscale_o2__119_carry__1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__2_n_0\
    );
\grayscale_o2__119_carry__1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__2_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__2_n_0\
    );
\grayscale_o2__119_carry__1_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__2_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__2_n_0\
    );
\grayscale_o2__119_carry__1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__2_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__2_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__2_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__2_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__2_n_0\
    );
\grayscale_o2__119_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__2_n_0\
    );
\grayscale_o2__119_carry__2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__2_n_0\
    );
\grayscale_o2__119_carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__2_n_0\
    );
\grayscale_o2__119_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__2_n_0\
    );
\grayscale_o2__119_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__2_n_0\
    );
\grayscale_o2__119_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__2_n_0\
    );
\grayscale_o2__119_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__2_n_0\,
      O => \grayscale_o2__119_carry_i_4__2_n_0\
    );
\grayscale_o2__119_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__2_n_0\
    );
\grayscale_o2__119_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__2_n_0\
    );
\grayscale_o2__119_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__2_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__2_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__2_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__2_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__2_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__2_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__2_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__2_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__2_n_0\
    );
\grayscale_o2__19_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__2_n_0\
    );
\grayscale_o2__19_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__2_n_0\
    );
\grayscale_o2__19_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__2_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__2_n_0\
    );
\grayscale_o2__19_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__2_n_0\
    );
\grayscale_o2__19_carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__2_n_0\
    );
\grayscale_o2__19_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__2_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__2_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__2_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__2_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__2_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__2_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__2_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__2_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__2_n_0\
    );
\grayscale_o2__19_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__2_n_0\
    );
\grayscale_o2__19_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__2_n_0\
    );
\grayscale_o2__19_carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__2_n_0\
    );
\grayscale_o2__19_carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__2_n_0\
    );
\grayscale_o2__19_carry__1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__2_n_0\
    );
\grayscale_o2__19_carry__1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__2_n_0\
    );
\grayscale_o2__19_carry__1_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__2_n_0\
    );
\grayscale_o2__19_carry__1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__2_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__2_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__2_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__2_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__2_n_0\
    );
\grayscale_o2__19_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__2_n_0\
    );
\grayscale_o2__19_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__2_n_0\
    );
\grayscale_o2__19_carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__2_n_0\
    );
\grayscale_o2__19_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__2_n_0\
    );
\grayscale_o2__19_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__2_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__2_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__2_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__2_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__2_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__2_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__2_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__2_n_0\
    );
\grayscale_o2__56_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__2_n_0\
    );
\grayscale_o2__56_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__2_n_0\
    );
\grayscale_o2__56_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__2_n_0\
    );
\grayscale_o2__56_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__2_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__2_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__2_n_0\
    );
\grayscale_o2__56_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__2_n_0\
    );
\grayscale_o2__56_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__2_n_0\
    );
\grayscale_o2__56_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__2_n_0\
    );
\grayscale_o2__56_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__2_n_0\
    );
\grayscale_o2__56_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__2_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \m_axis_data_reg[107]\(0),
      S(3) => \grayscale_o2__82_carry_i_1__2_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__2_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__2_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__2_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__2_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__2_n_0\
    );
\grayscale_o2__82_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__2_n_0\
    );
\grayscale_o2__82_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__2_n_0\
    );
\grayscale_o2__82_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__2_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__2_n_0\
    );
\grayscale_o2__82_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__2_n_0\
    );
\grayscale_o2__82_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__2_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => \m_axis_data_reg[83]\(0),
      S(3) => \grayscale_o2_carry_i_1__8_n_0\,
      S(2) => \grayscale_o2_carry_i_2__8_n_0\,
      S(1) => \grayscale_o2_carry_i_3__9_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__8_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__8_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__8_n_0\
    );
\grayscale_o2_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__8_n_0\
    );
\grayscale_o2_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__8_n_0\
    );
\grayscale_o2_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__8_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__8_n_0\
    );
\grayscale_o2_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__8_n_0\
    );
\grayscale_o2_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__9_n_0\
    );
\m_axis_data[103]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[103]_i_10_n_0\
    );
\m_axis_data[103]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[103]_i_11_n_0\
    );
\m_axis_data[103]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[103]_i_12_n_0\
    );
\m_axis_data[103]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[103]_i_13_n_0\
    );
\m_axis_data[103]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[103]_i_14_n_0\
    );
\m_axis_data[103]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[95]_0\(0),
      O => \m_axis_data[103]_i_15_n_0\
    );
\m_axis_data[103]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[95]\(3),
      O => \m_axis_data[103]_i_16_n_0\
    );
\m_axis_data[103]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[103]_i_6_n_2\,
      O => \m_axis_data[103]_i_3_n_0\
    );
\m_axis_data[103]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__3\(14),
      O => \m_axis_data[103]_i_4_n_0\
    );
\m_axis_data[103]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__3\(13),
      O => \m_axis_data[103]_i_5_n_0\
    );
\m_axis_data[99]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__3\(7),
      O => \m_axis_data[99]_i_10_n_0\
    );
\m_axis_data[99]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__3\(6),
      O => \m_axis_data[99]_i_11_n_0\
    );
\m_axis_data[99]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__3\(5),
      O => \m_axis_data[99]_i_12_n_0\
    );
\m_axis_data[99]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__3\(4),
      O => \m_axis_data[99]_i_14_n_0\
    );
\m_axis_data[99]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__3\(3),
      O => \m_axis_data[99]_i_15_n_0\
    );
\m_axis_data[99]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[99]_i_16_n_0\
    );
\m_axis_data[99]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[99]_i_17_n_0\
    );
\m_axis_data[99]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[99]_i_20_n_0\
    );
\m_axis_data[99]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[103]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[99]_i_21_n_0\
    );
\m_axis_data[99]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[99]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[99]_i_22_n_0\
    );
\m_axis_data[99]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[99]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[99]_i_23_n_0\
    );
\m_axis_data[99]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[99]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[99]_i_24_n_0\
    );
\m_axis_data[99]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[99]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[99]_i_25_n_0\
    );
\m_axis_data[99]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[99]_i_26_n_0\
    );
\m_axis_data[99]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[99]_i_27_n_0\
    );
\m_axis_data[99]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[95]\(2),
      O => \m_axis_data[99]_i_28_n_0\
    );
\m_axis_data[99]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[95]\(1),
      O => \m_axis_data[99]_i_29_n_0\
    );
\m_axis_data[99]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[95]\(0),
      O => \m_axis_data[99]_i_30_n_0\
    );
\m_axis_data[99]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__3\(12),
      O => \m_axis_data[99]_i_4_n_0\
    );
\m_axis_data[99]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__3\(11),
      O => \m_axis_data[99]_i_5_n_0\
    );
\m_axis_data[99]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__3\(10),
      O => \m_axis_data[99]_i_6_n_0\
    );
\m_axis_data[99]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__3\(9),
      O => \m_axis_data[99]_i_7_n_0\
    );
\m_axis_data[99]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__3\(8),
      O => \m_axis_data[99]_i_9_n_0\
    );
\m_axis_data_reg[103]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[103]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[103]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[103]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[103]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[103]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[103]_i_3_n_0\,
      S(1) => \m_axis_data[103]_i_4_n_0\,
      S(0) => \m_axis_data[103]_i_5_n_0\
    );
\m_axis_data_reg[103]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[103]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[103]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[103]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[103]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[103]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__3\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[103]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[103]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[103]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[103]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[103]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[103]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[103]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[103]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[103]_i_9_n_5\,
      O(3 downto 0) => \C__3\(13 downto 10),
      S(3) => \m_axis_data[103]_i_10_n_0\,
      S(2) => \m_axis_data[103]_i_11_n_0\,
      S(1) => \m_axis_data[103]_i_12_n_0\,
      S(0) => \m_axis_data[103]_i_13_n_0\
    );
\m_axis_data_reg[103]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[103]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[103]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[103]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[103]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[103]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[103]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[103]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[103]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[103]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[103]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[103]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[103]_i_9_n_4\,
      O(2) => \m_axis_data_reg[103]_i_9_n_5\,
      O(1) => \m_axis_data_reg[103]_i_9_n_6\,
      O(0) => \m_axis_data_reg[103]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[103]_i_14_n_0\,
      S(1) => \m_axis_data[103]_i_15_n_0\,
      S(0) => \m_axis_data[103]_i_16_n_0\
    );
\m_axis_data_reg[99]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[99]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[103]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[103]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[99]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[99]_i_19_n_5\,
      O(3 downto 0) => \C__3\(9 downto 6),
      S(3) => \m_axis_data[99]_i_20_n_0\,
      S(2) => \m_axis_data[99]_i_21_n_0\,
      S(1) => \m_axis_data[99]_i_22_n_0\,
      S(0) => \m_axis_data[99]_i_23_n_0\
    );
\m_axis_data_reg[99]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[99]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[99]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[99]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__3\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[99]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[99]_i_24_n_0\,
      S(2) => \m_axis_data[99]_i_25_n_0\,
      S(1) => \m_axis_data[99]_i_26_n_0\,
      S(0) => \m_axis_data[99]_i_27_n_0\
    );
\m_axis_data_reg[99]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[99]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[99]_i_19_n_4\,
      O(2) => \m_axis_data_reg[99]_i_19_n_5\,
      O(1) => \m_axis_data_reg[99]_i_19_n_6\,
      O(0) => \m_axis_data_reg[99]_i_19_n_7\,
      S(3) => \m_axis_data[99]_i_28_n_0\,
      S(2) => \m_axis_data[99]_i_29_n_0\,
      S(1) => \m_axis_data[99]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[99]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[99]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[99]\(3 downto 0),
      S(3) => \m_axis_data[99]_i_4_n_0\,
      S(2) => \m_axis_data[99]_i_5_n_0\,
      S(1) => \m_axis_data[99]_i_6_n_0\,
      S(0) => \m_axis_data[99]_i_7_n_0\
    );
\m_axis_data_reg[99]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[99]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[99]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[99]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[99]_i_9_n_0\,
      S(2) => \m_axis_data[99]_i_10_n_0\,
      S(1) => \m_axis_data[99]_i_11_n_0\,
      S(0) => \m_axis_data[99]_i_12_n_0\
    );
\m_axis_data_reg[99]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[99]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[99]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[99]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[99]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[99]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[99]_i_14_n_0\,
      S(2) => \m_axis_data[99]_i_15_n_0\,
      S(1) => \m_axis_data[99]_i_16_n_0\,
      S(0) => \m_axis_data[99]_i_17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_12 is
  port (
    \m_axis_data_reg[107]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[123]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[127]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[127]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[119]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[119]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_12 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_12;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_12 is
  signal \C__4\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__10_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[123]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[123]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[123]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_10_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_10_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_11_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_4_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_4_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_4_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[127]_i_9_n_3\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__125_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__125_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[123]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[123]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[123]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[127]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[127]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[127]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[127]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[127]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_1\ : label is "lutpair44";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_2\ : label is "lutpair43";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_3\ : label is "lutpair42";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_4\ : label is "lutpair41";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_5\ : label is "lutpair45";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_6\ : label is "lutpair44";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_7\ : label is "lutpair43";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_8\ : label is "lutpair42";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_2\ : label is "lutpair47";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_3\ : label is "lutpair46";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_4\ : label is "lutpair45";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_7\ : label is "lutpair47";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_8\ : label is "lutpair46";
  attribute HLUTNM of \grayscale_o2__125_carry_i_1\ : label is "lutpair132";
  attribute HLUTNM of \grayscale_o2__125_carry_i_4\ : label is "lutpair41";
  attribute HLUTNM of \grayscale_o2__125_carry_i_5\ : label is "lutpair132";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__3\ : label is "lutpair40";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__3\ : label is "lutpair40";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3_n_0\
    );
\grayscale_o2__100_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1_n_0\
    );
\grayscale_o2__100_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2_n_0\
    );
\grayscale_o2__100_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1_n_0\
    );
\grayscale_o2__100_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2_n_0\
    );
\grayscale_o2__100_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3_n_0\
    );
\grayscale_o2__101_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[127]_0\(2)
    );
\grayscale_o2__101_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[127]_0\(1)
    );
\grayscale_o2__101_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[127]_0\(0)
    );
\grayscale_o2__101_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => S(2)
    );
\grayscale_o2__101_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => S(1)
    );
\grayscale_o2__101_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => S(0)
    );
\grayscale_o2__125_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__125_carry_n_0\,
      CO(2) => \grayscale_o2__125_carry_n_1\,
      CO(1) => \grayscale_o2__125_carry_n_2\,
      CO(0) => \grayscale_o2__125_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry_i_1_n_0\,
      DI(2) => \grayscale_o2__125_carry_i_2_n_0\,
      DI(1) => \grayscale_o2__125_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__125_carry_n_4\,
      O(2) => \grayscale_o2__125_carry_n_5\,
      O(1) => \grayscale_o2__125_carry_n_6\,
      O(0) => \grayscale_o2__125_carry_n_7\,
      S(3) => \grayscale_o2__125_carry_i_4_n_0\,
      S(2) => \grayscale_o2__125_carry_i_5_n_0\,
      S(1) => \grayscale_o2__125_carry_i_6_n_0\,
      S(0) => \grayscale_o2__125_carry_i_7_n_0\
    );
\grayscale_o2__125_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry_n_0\,
      CO(3) => \grayscale_o2__125_carry__0_n_0\,
      CO(2) => \grayscale_o2__125_carry__0_n_1\,
      CO(1) => \grayscale_o2__125_carry__0_n_2\,
      CO(0) => \grayscale_o2__125_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__0_i_1_n_0\,
      DI(2) => \grayscale_o2__125_carry__0_i_2_n_0\,
      DI(1) => \grayscale_o2__125_carry__0_i_3_n_0\,
      DI(0) => \grayscale_o2__125_carry__0_i_4_n_0\,
      O(3) => \grayscale_o2__125_carry__0_n_4\,
      O(2) => \grayscale_o2__125_carry__0_n_5\,
      O(1) => \grayscale_o2__125_carry__0_n_6\,
      O(0) => \grayscale_o2__125_carry__0_n_7\,
      S(3) => \grayscale_o2__125_carry__0_i_5_n_0\,
      S(2) => \grayscale_o2__125_carry__0_i_6_n_0\,
      S(1) => \grayscale_o2__125_carry__0_i_7_n_0\,
      S(0) => \grayscale_o2__125_carry__0_i_8_n_0\
    );
\grayscale_o2__125_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__125_carry__0_i_1_n_0\
    );
\grayscale_o2__125_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__125_carry__0_i_2_n_0\
    );
\grayscale_o2__125_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_7\,
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__125_carry__0_i_3_n_0\
    );
\grayscale_o2__125_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__125_carry__0_i_4_n_0\
    );
\grayscale_o2__125_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__125_carry__0_i_1_n_0\,
      O => \grayscale_o2__125_carry__0_i_5_n_0\
    );
\grayscale_o2__125_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__125_carry__0_i_2_n_0\,
      O => \grayscale_o2__125_carry__0_i_6_n_0\
    );
\grayscale_o2__125_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__125_carry__0_i_3_n_0\,
      O => \grayscale_o2__125_carry__0_i_7_n_0\
    );
\grayscale_o2__125_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_7\,
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__125_carry__0_i_4_n_0\,
      O => \grayscale_o2__125_carry__0_i_8_n_0\
    );
\grayscale_o2__125_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry__0_n_0\,
      CO(3) => \grayscale_o2__125_carry__1_n_0\,
      CO(2) => \grayscale_o2__125_carry__1_n_1\,
      CO(1) => \grayscale_o2__125_carry__1_n_2\,
      CO(0) => \grayscale_o2__125_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__1_i_1_n_0\,
      DI(2) => \grayscale_o2__125_carry__1_i_2_n_0\,
      DI(1) => \grayscale_o2__125_carry__1_i_3_n_0\,
      DI(0) => \grayscale_o2__125_carry__1_i_4_n_0\,
      O(3) => \grayscale_o2__125_carry__1_n_4\,
      O(2) => \grayscale_o2__125_carry__1_n_5\,
      O(1) => \grayscale_o2__125_carry__1_n_6\,
      O(0) => \grayscale_o2__125_carry__1_n_7\,
      S(3) => \grayscale_o2__125_carry__1_i_5_n_0\,
      S(2) => \grayscale_o2__125_carry__1_i_6_n_0\,
      S(1) => \grayscale_o2__125_carry__1_i_7_n_0\,
      S(0) => \grayscale_o2__125_carry__1_i_8_n_0\
    );
\grayscale_o2__125_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_1_n_0\
    );
\grayscale_o2__125_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_2_n_0\
    );
\grayscale_o2__125_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_3_n_0\
    );
\grayscale_o2__125_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__125_carry__1_i_4_n_0\
    );
\grayscale_o2__125_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_5_n_0\
    );
\grayscale_o2__125_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_i_2_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_6_n_0\
    );
\grayscale_o2__125_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__125_carry__1_i_3_n_0\,
      O => \grayscale_o2__125_carry__1_i_7_n_0\
    );
\grayscale_o2__125_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__125_carry__1_i_4_n_0\,
      O => \grayscale_o2__125_carry__1_i_8_n_0\
    );
\grayscale_o2__125_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__125_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__125_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__125_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__125_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__125_carry__2_n_6\,
      O(0) => \grayscale_o2__125_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__125_carry__2_i_2_n_0\,
      S(0) => \grayscale_o2__125_carry__2_i_3_n_0\
    );
\grayscale_o2__125_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_1_n_0\
    );
\grayscale_o2__125_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_2_n_0\
    );
\grayscale_o2__125_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_3_n_0\
    );
\grayscale_o2__125_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__125_carry_i_1_n_0\
    );
\grayscale_o2__125_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__125_carry_i_2_n_0\
    );
\grayscale_o2__125_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__125_carry_i_3_n_0\
    );
\grayscale_o2__125_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__125_carry_i_1_n_0\,
      O => \grayscale_o2__125_carry_i_4_n_0\
    );
\grayscale_o2__125_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__125_carry_i_5_n_0\
    );
\grayscale_o2__125_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__125_carry_i_6_n_0\
    );
\grayscale_o2__125_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__125_carry_i_7_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__3_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__3_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__3_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__3_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__3_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__3_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__3_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__3_n_0\
    );
\grayscale_o2__19_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__3_n_0\
    );
\grayscale_o2__19_carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__3_n_0\
    );
\grayscale_o2__19_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__3_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__3_n_0\
    );
\grayscale_o2__19_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__3_n_0\
    );
\grayscale_o2__19_carry__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__3_n_0\
    );
\grayscale_o2__19_carry__0_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__3_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__3_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__3_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__3_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__3_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__3_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__3_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__3_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__3_n_0\
    );
\grayscale_o2__19_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__3_n_0\
    );
\grayscale_o2__19_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__3_n_0\
    );
\grayscale_o2__19_carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__3_n_0\
    );
\grayscale_o2__19_carry__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__3_n_0\
    );
\grayscale_o2__19_carry__1_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__3_n_0\
    );
\grayscale_o2__19_carry__1_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__3_n_0\
    );
\grayscale_o2__19_carry__1_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__3_n_0\
    );
\grayscale_o2__19_carry__1_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__3_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__3_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__3_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__3_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__3_n_0\
    );
\grayscale_o2__19_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__3_n_0\
    );
\grayscale_o2__19_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__3_n_0\
    );
\grayscale_o2__19_carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__3_n_0\
    );
\grayscale_o2__19_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__3_n_0\
    );
\grayscale_o2__19_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__3_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__3_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4_n_0\
    );
\grayscale_o2__56_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1_n_0\
    );
\grayscale_o2__56_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2_n_0\
    );
\grayscale_o2__56_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3_n_0\
    );
\grayscale_o2__56_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__3_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__3_n_0\
    );
\grayscale_o2__56_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__3_n_0\
    );
\grayscale_o2__56_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__3_n_0\
    );
\grayscale_o2__56_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1_n_0\
    );
\grayscale_o2__56_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2_n_0\
    );
\grayscale_o2__56_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__3_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \grayscale_o2__82_carry_n_7\,
      S(3) => \grayscale_o2__82_carry_i_1__3_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__3_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__3_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__3_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__3_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__3_n_0\
    );
\grayscale_o2__82_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__3_n_0\
    );
\grayscale_o2__82_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__3_n_0\
    );
\grayscale_o2__82_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__3_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__3_n_0\
    );
\grayscale_o2__82_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__3_n_0\
    );
\grayscale_o2__82_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__3_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => \m_axis_data_reg[107]\(0),
      S(3) => \grayscale_o2_carry_i_1__9_n_0\,
      S(2) => \grayscale_o2_carry_i_2__9_n_0\,
      S(1) => \grayscale_o2_carry_i_3__10_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__9_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__9_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__9_n_0\
    );
\grayscale_o2_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__9_n_0\
    );
\grayscale_o2_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__9_n_0\
    );
\grayscale_o2_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__9_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__9_n_0\
    );
\grayscale_o2_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__9_n_0\
    );
\grayscale_o2_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__10_n_0\
    );
\m_axis_data[123]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_7\,
      I1 => \C__4\(7),
      O => \m_axis_data[123]_i_10_n_0\
    );
\m_axis_data[123]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_4\,
      I1 => \C__4\(6),
      O => \m_axis_data[123]_i_11_n_0\
    );
\m_axis_data[123]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_5\,
      I1 => \C__4\(5),
      O => \m_axis_data[123]_i_12_n_0\
    );
\m_axis_data[123]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_6\,
      I1 => \C__4\(4),
      O => \m_axis_data[123]_i_14_n_0\
    );
\m_axis_data[123]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_7\,
      I1 => \C__4\(3),
      O => \m_axis_data[123]_i_15_n_0\
    );
\m_axis_data[123]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[123]_i_16_n_0\
    );
\m_axis_data[123]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[123]_i_17_n_0\
    );
\m_axis_data[123]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_11_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[123]_i_20_n_0\
    );
\m_axis_data[123]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_11_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[123]_i_21_n_0\
    );
\m_axis_data[123]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[123]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[123]_i_22_n_0\
    );
\m_axis_data[123]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[123]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[123]_i_23_n_0\
    );
\m_axis_data[123]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[123]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[123]_i_24_n_0\
    );
\m_axis_data[123]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[123]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[123]_i_25_n_0\
    );
\m_axis_data[123]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[123]_i_26_n_0\
    );
\m_axis_data[123]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[123]_i_27_n_0\
    );
\m_axis_data[123]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[119]\(2),
      O => \m_axis_data[123]_i_28_n_0\
    );
\m_axis_data[123]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[119]\(1),
      O => \m_axis_data[123]_i_29_n_0\
    );
\m_axis_data[123]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[119]\(0),
      O => \m_axis_data[123]_i_30_n_0\
    );
\m_axis_data[123]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_6\,
      I1 => \C__4\(12),
      O => \m_axis_data[123]_i_4_n_0\
    );
\m_axis_data[123]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_7\,
      I1 => \C__4\(11),
      O => \m_axis_data[123]_i_5_n_0\
    );
\m_axis_data[123]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_4\,
      I1 => \C__4\(10),
      O => \m_axis_data[123]_i_6_n_0\
    );
\m_axis_data[123]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_5\,
      I1 => \C__4\(9),
      O => \m_axis_data[123]_i_7_n_0\
    );
\m_axis_data[123]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_6\,
      I1 => \C__4\(8),
      O => \m_axis_data[123]_i_9_n_0\
    );
\m_axis_data[127]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_10_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[127]_i_12_n_0\
    );
\m_axis_data[127]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_10_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[127]_i_13_n_0\
    );
\m_axis_data[127]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_11_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[127]_i_14_n_0\
    );
\m_axis_data[127]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[127]_i_11_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[127]_i_15_n_0\
    );
\m_axis_data[127]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[127]_i_16_n_0\
    );
\m_axis_data[127]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[119]_0\(0),
      O => \m_axis_data[127]_i_17_n_0\
    );
\m_axis_data[127]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[119]\(3),
      O => \m_axis_data[127]_i_18_n_0\
    );
\m_axis_data[127]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__2_n_7\,
      I1 => \m_axis_data_reg[127]_i_8_n_2\,
      O => \m_axis_data[127]_i_5_n_0\
    );
\m_axis_data[127]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_4\,
      I1 => \C__4\(14),
      O => \m_axis_data[127]_i_6_n_0\
    );
\m_axis_data[127]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_5\,
      I1 => \C__4\(13),
      O => \m_axis_data[127]_i_7_n_0\
    );
\m_axis_data_reg[123]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[123]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[127]_i_11_n_6\,
      DI(2) => \m_axis_data_reg[127]_i_11_n_7\,
      DI(1) => \m_axis_data_reg[123]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[123]_i_19_n_5\,
      O(3 downto 0) => \C__4\(9 downto 6),
      S(3) => \m_axis_data[123]_i_20_n_0\,
      S(2) => \m_axis_data[123]_i_21_n_0\,
      S(1) => \m_axis_data[123]_i_22_n_0\,
      S(0) => \m_axis_data[123]_i_23_n_0\
    );
\m_axis_data_reg[123]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[123]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[123]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[123]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__4\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[123]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[123]_i_24_n_0\,
      S(2) => \m_axis_data[123]_i_25_n_0\,
      S(1) => \m_axis_data[123]_i_26_n_0\,
      S(0) => \m_axis_data[123]_i_27_n_0\
    );
\m_axis_data_reg[123]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[123]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[123]_i_19_n_4\,
      O(2) => \m_axis_data_reg[123]_i_19_n_5\,
      O(1) => \m_axis_data_reg[123]_i_19_n_6\,
      O(0) => \m_axis_data_reg[123]_i_19_n_7\,
      S(3) => \m_axis_data[123]_i_28_n_0\,
      S(2) => \m_axis_data[123]_i_29_n_0\,
      S(1) => \m_axis_data[123]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[123]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[123]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__1_n_6\,
      DI(2) => \grayscale_o2__125_carry__1_n_7\,
      DI(1) => \grayscale_o2__125_carry__0_n_4\,
      DI(0) => \grayscale_o2__125_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[123]\(3 downto 0),
      S(3) => \m_axis_data[123]_i_4_n_0\,
      S(2) => \m_axis_data[123]_i_5_n_0\,
      S(1) => \m_axis_data[123]_i_6_n_0\,
      S(0) => \m_axis_data[123]_i_7_n_0\
    );
\m_axis_data_reg[123]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[123]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__0_n_6\,
      DI(2) => \grayscale_o2__125_carry__0_n_7\,
      DI(1) => \grayscale_o2__125_carry_n_4\,
      DI(0) => \grayscale_o2__125_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[123]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[123]_i_9_n_0\,
      S(2) => \m_axis_data[123]_i_10_n_0\,
      S(1) => \m_axis_data[123]_i_11_n_0\,
      S(0) => \m_axis_data[123]_i_12_n_0\
    );
\m_axis_data_reg[123]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[123]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[123]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[123]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[123]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry_n_6\,
      DI(2) => \grayscale_o2__125_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[123]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[123]_i_14_n_0\,
      S(2) => \m_axis_data[123]_i_15_n_0\,
      S(1) => \m_axis_data[123]_i_16_n_0\,
      S(0) => \m_axis_data[123]_i_17_n_0\
    );
\m_axis_data_reg[127]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[127]_i_11_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[127]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[127]_i_10_n_2\,
      CO(0) => \NLW_m_axis_data_reg[127]_i_10_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[127]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[127]_i_10_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[127]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[127]_i_11_n_0\,
      CO(2) => \m_axis_data_reg[127]_i_11_n_1\,
      CO(1) => \m_axis_data_reg[127]_i_11_n_2\,
      CO(0) => \m_axis_data_reg[127]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[127]_i_11_n_4\,
      O(2) => \m_axis_data_reg[127]_i_11_n_5\,
      O(1) => \m_axis_data_reg[127]_i_11_n_6\,
      O(0) => \m_axis_data_reg[127]_i_11_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[127]_i_16_n_0\,
      S(1) => \m_axis_data[127]_i_17_n_0\,
      S(0) => \m_axis_data[127]_i_18_n_0\
    );
\m_axis_data_reg[127]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[127]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[127]_i_4_n_1\,
      CO(1) => \m_axis_data_reg[127]_i_4_n_2\,
      CO(0) => \m_axis_data_reg[127]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__125_carry__2_n_7\,
      DI(1) => \grayscale_o2__125_carry__1_n_4\,
      DI(0) => \grayscale_o2__125_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[127]\(3 downto 0),
      S(3) => \grayscale_o2__125_carry__2_n_6\,
      S(2) => \m_axis_data[127]_i_5_n_0\,
      S(1) => \m_axis_data[127]_i_6_n_0\,
      S(0) => \m_axis_data[127]_i_7_n_0\
    );
\m_axis_data_reg[127]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[127]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[127]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[127]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[127]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[127]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__4\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[127]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[123]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[127]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[127]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[127]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[127]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[127]_i_10_n_2\,
      DI(2) => \m_axis_data_reg[127]_i_10_n_7\,
      DI(1) => \m_axis_data_reg[127]_i_11_n_4\,
      DI(0) => \m_axis_data_reg[127]_i_11_n_5\,
      O(3 downto 0) => \C__4\(13 downto 10),
      S(3) => \m_axis_data[127]_i_12_n_0\,
      S(2) => \m_axis_data[127]_i_13_n_0\,
      S(1) => \m_axis_data[127]_i_14_n_0\,
      S(0) => \m_axis_data[127]_i_15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_13 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    C : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_axis_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_in_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_in_reg[12]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \left_overs_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_overs_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \left_overs_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_overs_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_overs_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \left_overs_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_13 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_13;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_13 is
  signal \C__5\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grayscale_o2__106_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__106_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__106_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__107_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__107_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__107_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__107_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__107_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__107_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__107_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__107_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__125_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__88_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__88_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal grayscale_o2_carry_i_1_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_i_2_n_0 : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal grayscale_o2_carry_n_7 : STD_LOGIC;
  signal \m_axis_data[11]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[11]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \^m_axis_data_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \m_axis_data_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_24_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \^m_axis_data_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axis_data_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_axis_data_reg[15]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[15]_i_9_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \NLW_grayscale_o2__106_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__106_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__106_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__107_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__107_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__107_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__125_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__125_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__25_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__25_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__62_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__62_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__88_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__88_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__88_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[11]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[11]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[15]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[15]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[15]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[15]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_1__0\ : label is "lutpair51";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_2__0\ : label is "lutpair50";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_3__0\ : label is "lutpair49";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_4__0\ : label is "lutpair48";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_5__0\ : label is "lutpair52";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_6__0\ : label is "lutpair51";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_7__0\ : label is "lutpair50";
  attribute HLUTNM of \grayscale_o2__125_carry__0_i_8__0\ : label is "lutpair49";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_2__0\ : label is "lutpair54";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_3__0\ : label is "lutpair53";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_4__0\ : label is "lutpair52";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_7__0\ : label is "lutpair54";
  attribute HLUTNM of \grayscale_o2__125_carry__1_i_8__0\ : label is "lutpair53";
  attribute HLUTNM of \grayscale_o2__125_carry_i_1__0\ : label is "lutpair133";
  attribute HLUTNM of \grayscale_o2__125_carry_i_4__0\ : label is "lutpair48";
  attribute HLUTNM of \grayscale_o2__125_carry_i_5__0\ : label is "lutpair133";
  attribute HLUTNM of \grayscale_o2__25_carry__0_i_1__0\ : label is "lutpair0";
  attribute HLUTNM of \grayscale_o2__25_carry__0_i_4\ : label is "lutpair0";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \m_axis_data_reg[11]\(3 downto 0) <= \^m_axis_data_reg[11]\(3 downto 0);
  \m_axis_data_reg[15]\(3 downto 0) <= \^m_axis_data_reg[15]\(3 downto 0);
  \m_axis_data_reg[15]_0\(0) <= \^m_axis_data_reg[15]_0\(0);
\grayscale_o2__106_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__106_carry_n_0\,
      CO(2) => \grayscale_o2__106_carry_n_1\,
      CO(1) => \grayscale_o2__106_carry_n_2\,
      CO(0) => \grayscale_o2__106_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_in_reg[15]\(12 downto 10),
      DI(0) => '0',
      O(3) => \grayscale_o2__106_carry_n_4\,
      O(2) => \grayscale_o2__106_carry_n_5\,
      O(1) => \grayscale_o2__106_carry_n_6\,
      O(0) => \NLW_grayscale_o2__106_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__106_carry_i_1_n_0\,
      S(2) => \grayscale_o2__106_carry_i_2_n_0\,
      S(1) => \grayscale_o2__106_carry_i_3_n_0\,
      S(0) => \data_in_reg[15]\(9)
    );
\grayscale_o2__106_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__106_carry_n_0\,
      CO(3) => \grayscale_o2__106_carry__0_n_0\,
      CO(2) => \grayscale_o2__106_carry__0_n_1\,
      CO(1) => \grayscale_o2__106_carry__0_n_2\,
      CO(0) => \grayscale_o2__106_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_in_reg[15]\(15 downto 13),
      O(3) => \grayscale_o2__106_carry__0_n_4\,
      O(2) => \grayscale_o2__106_carry__0_n_5\,
      O(1) => \grayscale_o2__106_carry__0_n_6\,
      O(0) => \grayscale_o2__106_carry__0_n_7\,
      S(3) => \data_in_reg[15]\(14),
      S(2) => \grayscale_o2__106_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__106_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2__106_carry__0_i_3_n_0\
    );
\grayscale_o2__106_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(15),
      I1 => \data_in_reg[15]\(13),
      O => \grayscale_o2__106_carry__0_i_1_n_0\
    );
\grayscale_o2__106_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(14),
      I1 => \data_in_reg[15]\(12),
      O => \grayscale_o2__106_carry__0_i_2_n_0\
    );
\grayscale_o2__106_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(13),
      I1 => \data_in_reg[15]\(11),
      O => \grayscale_o2__106_carry__0_i_3_n_0\
    );
\grayscale_o2__106_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__106_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__106_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__106_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__106_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__106_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__106_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_in_reg[15]\(15)
    );
\grayscale_o2__106_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(12),
      I1 => \data_in_reg[15]\(10),
      O => \grayscale_o2__106_carry_i_1_n_0\
    );
\grayscale_o2__106_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(11),
      I1 => \data_in_reg[15]\(9),
      O => \grayscale_o2__106_carry_i_2_n_0\
    );
\grayscale_o2__106_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(10),
      I1 => \data_in_reg[15]\(8),
      O => \grayscale_o2__106_carry_i_3_n_0\
    );
\grayscale_o2__107_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__107_carry_n_0\,
      CO(2) => \grayscale_o2__107_carry_n_1\,
      CO(1) => \grayscale_o2__107_carry_n_2\,
      CO(0) => \grayscale_o2__107_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_in_reg[15]\(12 downto 10),
      DI(0) => '0',
      O(3 downto 1) => \m_axis_data_reg[19]\(2 downto 0),
      O(0) => \NLW_grayscale_o2__107_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \data_in_reg[12]\(2 downto 0),
      S(0) => \data_in_reg[15]\(9)
    );
\grayscale_o2__107_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__107_carry_n_0\,
      CO(3) => \grayscale_o2__107_carry__0_n_0\,
      CO(2) => \grayscale_o2__107_carry__0_n_1\,
      CO(1) => \grayscale_o2__107_carry__0_n_2\,
      CO(0) => \grayscale_o2__107_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_in_reg[15]\(15 downto 13),
      O(3 downto 0) => \m_axis_data_reg[23]\(3 downto 0),
      S(3) => \data_in_reg[15]\(14),
      S(2 downto 0) => S(2 downto 0)
    );
\grayscale_o2__107_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__107_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__107_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__107_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__107_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[23]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => \data_in_reg[15]\(15)
    );
\grayscale_o2__125_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__125_carry_n_0\,
      CO(2) => \grayscale_o2__125_carry_n_1\,
      CO(1) => \grayscale_o2__125_carry_n_2\,
      CO(0) => \grayscale_o2__125_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry_i_1__0_n_0\,
      DI(2) => \grayscale_o2__125_carry_i_2__0_n_0\,
      DI(1) => \grayscale_o2__125_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__125_carry_n_4\,
      O(2) => \grayscale_o2__125_carry_n_5\,
      O(1) => \grayscale_o2__125_carry_n_6\,
      O(0) => \grayscale_o2__125_carry_n_7\,
      S(3) => \grayscale_o2__125_carry_i_4__0_n_0\,
      S(2) => \grayscale_o2__125_carry_i_5__0_n_0\,
      S(1) => \grayscale_o2__125_carry_i_6__0_n_0\,
      S(0) => \grayscale_o2__125_carry_i_7__0_n_0\
    );
\grayscale_o2__125_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry_n_0\,
      CO(3) => \grayscale_o2__125_carry__0_n_0\,
      CO(2) => \grayscale_o2__125_carry__0_n_1\,
      CO(1) => \grayscale_o2__125_carry__0_n_2\,
      CO(0) => \grayscale_o2__125_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__0_i_1__0_n_0\,
      DI(2) => \grayscale_o2__125_carry__0_i_2__0_n_0\,
      DI(1) => \grayscale_o2__125_carry__0_i_3__0_n_0\,
      DI(0) => \grayscale_o2__125_carry__0_i_4__0_n_0\,
      O(3) => \grayscale_o2__125_carry__0_n_4\,
      O(2) => \grayscale_o2__125_carry__0_n_5\,
      O(1) => \grayscale_o2__125_carry__0_n_6\,
      O(0) => \grayscale_o2__125_carry__0_n_7\,
      S(3) => \grayscale_o2__125_carry__0_i_5__0_n_0\,
      S(2) => \grayscale_o2__125_carry__0_i_6__0_n_0\,
      S(1) => \grayscale_o2__125_carry__0_i_7__0_n_0\,
      S(0) => \grayscale_o2__125_carry__0_i_8__0_n_0\
    );
\grayscale_o2__125_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_5\,
      I1 => \grayscale_o2__88_carry__0_n_6\,
      I2 => \grayscale_o2__62_carry__1_n_7\,
      O => \grayscale_o2__125_carry__0_i_1__0_n_0\
    );
\grayscale_o2__125_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_6\,
      I1 => \grayscale_o2__88_carry__0_n_7\,
      I2 => \grayscale_o2__62_carry__0_n_4\,
      O => \grayscale_o2__125_carry__0_i_2__0_n_0\
    );
\grayscale_o2__125_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[12]_0\(0),
      I1 => \grayscale_o2__88_carry_n_4\,
      I2 => \grayscale_o2__62_carry__0_n_5\,
      O => \grayscale_o2__125_carry__0_i_3__0_n_0\
    );
\grayscale_o2__125_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[15]\(8),
      I1 => \grayscale_o2__88_carry_n_5\,
      I2 => \grayscale_o2__62_carry__0_n_6\,
      O => \grayscale_o2__125_carry__0_i_4__0_n_0\
    );
\grayscale_o2__125_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_4\,
      I1 => \grayscale_o2__88_carry__0_n_5\,
      I2 => \grayscale_o2__62_carry__1_n_6\,
      I3 => \grayscale_o2__125_carry__0_i_1__0_n_0\,
      O => \grayscale_o2__125_carry__0_i_5__0_n_0\
    );
\grayscale_o2__125_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_5\,
      I1 => \grayscale_o2__88_carry__0_n_6\,
      I2 => \grayscale_o2__62_carry__1_n_7\,
      I3 => \grayscale_o2__125_carry__0_i_2__0_n_0\,
      O => \grayscale_o2__125_carry__0_i_6__0_n_0\
    );
\grayscale_o2__125_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_6\,
      I1 => \grayscale_o2__88_carry__0_n_7\,
      I2 => \grayscale_o2__62_carry__0_n_4\,
      I3 => \grayscale_o2__125_carry__0_i_3__0_n_0\,
      O => \grayscale_o2__125_carry__0_i_7__0_n_0\
    );
\grayscale_o2__125_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[12]_0\(0),
      I1 => \grayscale_o2__88_carry_n_4\,
      I2 => \grayscale_o2__62_carry__0_n_5\,
      I3 => \grayscale_o2__125_carry__0_i_4__0_n_0\,
      O => \grayscale_o2__125_carry__0_i_8__0_n_0\
    );
\grayscale_o2__125_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry__0_n_0\,
      CO(3) => \grayscale_o2__125_carry__1_n_0\,
      CO(2) => \grayscale_o2__125_carry__1_n_1\,
      CO(1) => \grayscale_o2__125_carry__1_n_2\,
      CO(0) => \grayscale_o2__125_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__1_i_1__0_n_0\,
      DI(2) => \grayscale_o2__125_carry__1_i_2__0_n_0\,
      DI(1) => \grayscale_o2__125_carry__1_i_3__0_n_0\,
      DI(0) => \grayscale_o2__125_carry__1_i_4__0_n_0\,
      O(3) => \grayscale_o2__125_carry__1_n_4\,
      O(2) => \grayscale_o2__125_carry__1_n_5\,
      O(1) => \grayscale_o2__125_carry__1_n_6\,
      O(0) => \grayscale_o2__125_carry__1_n_7\,
      S(3) => \grayscale_o2__125_carry__1_i_5__0_n_0\,
      S(2) => \grayscale_o2__125_carry__1_i_6__0_n_0\,
      S(1) => \grayscale_o2__125_carry__1_i_7__0_n_0\,
      S(0) => \grayscale_o2__125_carry__1_i_8__0_n_0\
    );
\grayscale_o2__125_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_5\,
      I1 => \grayscale_o2__88_carry__1_n_2\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_1__0_n_0\
    );
\grayscale_o2__125_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_6\,
      I1 => \grayscale_o2__88_carry__1_n_7\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_2__0_n_0\
    );
\grayscale_o2__125_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_7\,
      I1 => \grayscale_o2__88_carry__0_n_4\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_3__0_n_0\
    );
\grayscale_o2__125_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__106_carry_n_4\,
      I1 => \grayscale_o2__88_carry__0_n_5\,
      I2 => \grayscale_o2__62_carry__1_n_6\,
      O => \grayscale_o2__125_carry__1_i_4__0_n_0\
    );
\grayscale_o2__125_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__88_carry__1_n_2\,
      I1 => \grayscale_o2__106_carry__0_n_5\,
      I2 => \grayscale_o2__106_carry__0_n_4\,
      I3 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_5__0_n_0\
    );
\grayscale_o2__125_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_i_2__0_n_0\,
      I1 => \grayscale_o2__88_carry__1_n_2\,
      I2 => \grayscale_o2__106_carry__0_n_5\,
      I3 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__1_i_6__0_n_0\
    );
\grayscale_o2__125_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_6\,
      I1 => \grayscale_o2__88_carry__1_n_7\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      I3 => \grayscale_o2__125_carry__1_i_3__0_n_0\,
      O => \grayscale_o2__125_carry__1_i_7__0_n_0\
    );
\grayscale_o2__125_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_7\,
      I1 => \grayscale_o2__88_carry__0_n_4\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      I3 => \grayscale_o2__125_carry__1_i_4__0_n_0\,
      O => \grayscale_o2__125_carry__1_i_8__0_n_0\
    );
\grayscale_o2__125_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__125_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__125_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__125_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__125_carry__2_i_1__0_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__125_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__125_carry__2_n_6\,
      O(0) => \grayscale_o2__125_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__125_carry__2_i_2__0_n_0\,
      S(0) => \grayscale_o2__125_carry__2_i_3__0_n_0\
    );
\grayscale_o2__125_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_4\,
      I1 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_1__0_n_0\
    );
\grayscale_o2__125_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__106_carry__1_n_7\,
      I1 => \grayscale_o2__106_carry__1_n_2\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_2__0_n_0\
    );
\grayscale_o2__125_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__106_carry__0_n_4\,
      I1 => \grayscale_o2__106_carry__1_n_7\,
      I2 => \grayscale_o2__62_carry__1_n_1\,
      O => \grayscale_o2__125_carry__2_i_3__0_n_0\
    );
\grayscale_o2__125_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__88_carry_n_6\,
      I1 => \grayscale_o2__62_carry__0_n_7\,
      O => \grayscale_o2__125_carry_i_1__0_n_0\
    );
\grayscale_o2__125_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_4\,
      I1 => \data_in_reg[15]\(9),
      O => \grayscale_o2__125_carry_i_2__0_n_0\
    );
\grayscale_o2__125_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_5\,
      I1 => \data_in_reg[15]\(8),
      O => \grayscale_o2__125_carry_i_3__0_n_0\
    );
\grayscale_o2__125_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[15]\(8),
      I1 => \grayscale_o2__88_carry_n_5\,
      I2 => \grayscale_o2__62_carry__0_n_6\,
      I3 => \grayscale_o2__125_carry_i_1__0_n_0\,
      O => \grayscale_o2__125_carry_i_4__0_n_0\
    );
\grayscale_o2__125_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__88_carry_n_6\,
      I1 => \grayscale_o2__62_carry__0_n_7\,
      I2 => \grayscale_o2__62_carry_n_4\,
      I3 => \data_in_reg[15]\(9),
      O => \grayscale_o2__125_carry_i_5__0_n_0\
    );
\grayscale_o2__125_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_5\,
      I1 => \data_in_reg[15]\(8),
      I2 => \data_in_reg[15]\(9),
      I3 => \grayscale_o2__62_carry_n_4\,
      O => \grayscale_o2__125_carry_i_6__0_n_0\
    );
\grayscale_o2__125_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_5\,
      I1 => \data_in_reg[15]\(8),
      O => \grayscale_o2__125_carry_i_7__0_n_0\
    );
\grayscale_o2__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__25_carry_n_0\,
      CO(2) => \grayscale_o2__25_carry_n_1\,
      CO(1) => \grayscale_o2__25_carry_n_2\,
      CO(0) => \grayscale_o2__25_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_grayscale_o2__25_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__25_carry_i_1_n_0\,
      S(2) => \grayscale_o2__25_carry_i_2_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__25_carry_n_0\,
      CO(3) => \grayscale_o2__25_carry__0_n_0\,
      CO(2) => \grayscale_o2__25_carry__0_n_1\,
      CO(1) => \grayscale_o2__25_carry__0_n_2\,
      CO(0) => \grayscale_o2__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__25_carry__0_i_1__0_n_0\,
      DI(2) => \grayscale_o2__25_carry__0_i_2_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3 downto 0) => \^m_axis_data_reg[11]\(3 downto 0),
      S(3) => \grayscale_o2__25_carry__0_i_3__0_n_0\,
      S(2) => \grayscale_o2__25_carry__0_i_4_n_0\,
      S(1) => \grayscale_o2__25_carry__0_i_5_n_0\,
      S(0) => \grayscale_o2__25_carry__0_i_6_n_0\
    );
\grayscale_o2__25_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__25_carry__0_i_1__0_n_0\
    );
\grayscale_o2__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__25_carry__0_i_2_n_0\
    );
\grayscale_o2__25_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__25_carry__0_i_1__0_n_0\,
      O => \grayscale_o2__25_carry__0_i_3__0_n_0\
    );
\grayscale_o2__25_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__25_carry__0_i_4_n_0\
    );
\grayscale_o2__25_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__25_carry__0_i_5_n_0\
    );
\grayscale_o2__25_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__25_carry__0_i_6_n_0\
    );
\grayscale_o2__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__25_carry__0_n_0\,
      CO(3) => \grayscale_o2__25_carry__1_n_0\,
      CO(2) => \grayscale_o2__25_carry__1_n_1\,
      CO(1) => \grayscale_o2__25_carry__1_n_2\,
      CO(0) => \grayscale_o2__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__25_carry__1_i_1_n_0\,
      DI(2) => \grayscale_o2__25_carry__1_i_2_n_0\,
      DI(1) => \grayscale_o2__25_carry__1_i_3_n_0\,
      DI(0) => \grayscale_o2__25_carry__1_i_4_n_0\,
      O(3 downto 0) => \^m_axis_data_reg[15]\(3 downto 0),
      S(3) => \grayscale_o2__25_carry__1_i_5_n_0\,
      S(2) => \grayscale_o2__25_carry__1_i_6_n_0\,
      S(1) => \grayscale_o2__25_carry__1_i_7_n_0\,
      S(0) => \grayscale_o2__25_carry__1_i_8_n_0\
    );
\grayscale_o2__25_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__25_carry__1_i_1_n_0\
    );
\grayscale_o2__25_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__25_carry__1_i_2_n_0\
    );
\grayscale_o2__25_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__25_carry__1_i_3_n_0\
    );
\grayscale_o2__25_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__25_carry__1_i_4_n_0\
    );
\grayscale_o2__25_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__25_carry__1_i_5_n_0\
    );
\grayscale_o2__25_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__25_carry__1_i_6_n_0\
    );
\grayscale_o2__25_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__25_carry__1_i_7_n_0\
    );
\grayscale_o2__25_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__25_carry__1_i_4_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__25_carry__1_i_8_n_0\
    );
\grayscale_o2__25_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__25_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__25_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__25_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__25_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__25_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__25_carry__2_n_6\,
      O(0) => \^m_axis_data_reg[15]_0\(0),
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__25_carry__2_i_2_n_0\,
      S(0) => \grayscale_o2__25_carry__2_i_3_n_0\
    );
\grayscale_o2__25_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__25_carry__2_i_1_n_0\
    );
\grayscale_o2__25_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__25_carry__2_i_2_n_0\
    );
\grayscale_o2__25_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__25_carry__2_i_3_n_0\
    );
\grayscale_o2__25_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => grayscale_o2_carry_n_7,
      O => \grayscale_o2__25_carry_i_1_n_0\
    );
\grayscale_o2__25_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__25_carry_i_2_n_0\
    );
\grayscale_o2__62_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__62_carry_n_0\,
      CO(2) => \grayscale_o2__62_carry_n_1\,
      CO(1) => \grayscale_o2__62_carry_n_2\,
      CO(0) => \grayscale_o2__62_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \data_in_reg[15]\(9 downto 8),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__62_carry_n_4\,
      O(2) => \grayscale_o2__62_carry_n_5\,
      O(1) => \grayscale_o2__62_carry_n_6\,
      O(0) => \grayscale_o2__62_carry_n_7\,
      S(3) => \grayscale_o2__62_carry_i_1_n_0\,
      S(2) => \grayscale_o2__62_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2__62_carry_i_3__0_n_0\,
      S(0) => \data_in_reg[15]\(8)
    );
\grayscale_o2__62_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__62_carry_n_0\,
      CO(3) => \grayscale_o2__62_carry__0_n_0\,
      CO(2) => \grayscale_o2__62_carry__0_n_1\,
      CO(1) => \grayscale_o2__62_carry__0_n_2\,
      CO(0) => \grayscale_o2__62_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_in_reg[15]\(13 downto 10),
      O(3) => \grayscale_o2__62_carry__0_n_4\,
      O(2) => \grayscale_o2__62_carry__0_n_5\,
      O(1) => \grayscale_o2__62_carry__0_n_6\,
      O(0) => \grayscale_o2__62_carry__0_n_7\,
      S(3) => \grayscale_o2__62_carry__0_i_1__0_n_0\,
      S(2) => \grayscale_o2__62_carry__0_i_2__0_n_0\,
      S(1) => \grayscale_o2__62_carry__0_i_3__0_n_0\,
      S(0) => \grayscale_o2__62_carry__0_i_4__0_n_0\
    );
\grayscale_o2__62_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(13),
      I1 => \data_in_reg[15]\(15),
      O => \grayscale_o2__62_carry__0_i_1__0_n_0\
    );
\grayscale_o2__62_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(12),
      I1 => \data_in_reg[15]\(14),
      O => \grayscale_o2__62_carry__0_i_2__0_n_0\
    );
\grayscale_o2__62_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(11),
      I1 => \data_in_reg[15]\(13),
      O => \grayscale_o2__62_carry__0_i_3__0_n_0\
    );
\grayscale_o2__62_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(10),
      I1 => \data_in_reg[15]\(12),
      O => \grayscale_o2__62_carry__0_i_4__0_n_0\
    );
\grayscale_o2__62_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__62_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__62_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__62_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__62_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__62_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \data_in_reg[15]\(15 downto 14),
      O(3 downto 2) => \NLW_grayscale_o2__62_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__62_carry__1_n_6\,
      O(0) => \grayscale_o2__62_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__62_carry__1_i_1__0_n_0\,
      S(0) => \grayscale_o2__62_carry__1_i_2_n_0\
    );
\grayscale_o2__62_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_reg[15]\(15),
      O => \grayscale_o2__62_carry__1_i_1__0_n_0\
    );
\grayscale_o2__62_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_reg[15]\(14),
      O => \grayscale_o2__62_carry__1_i_2_n_0\
    );
\grayscale_o2__62_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(9),
      I1 => \data_in_reg[15]\(11),
      O => \grayscale_o2__62_carry_i_1_n_0\
    );
\grayscale_o2__62_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_in_reg[15]\(8),
      I1 => \data_in_reg[15]\(10),
      O => \grayscale_o2__62_carry_i_2__0_n_0\
    );
\grayscale_o2__62_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_in_reg[15]\(9),
      O => \grayscale_o2__62_carry_i_3__0_n_0\
    );
\grayscale_o2__88_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__88_carry_n_0\,
      CO(2) => \grayscale_o2__88_carry_n_1\,
      CO(1) => \grayscale_o2__88_carry_n_2\,
      CO(0) => \grayscale_o2__88_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_in_reg[15]\(12 downto 10),
      DI(0) => '0',
      O(3) => \grayscale_o2__88_carry_n_4\,
      O(2) => \grayscale_o2__88_carry_n_5\,
      O(1) => \grayscale_o2__88_carry_n_6\,
      O(0) => \NLW_grayscale_o2__88_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__88_carry_i_1_n_0\,
      S(2) => \grayscale_o2__88_carry_i_2_n_0\,
      S(1) => \grayscale_o2__88_carry_i_3_n_0\,
      S(0) => \data_in_reg[15]\(9)
    );
\grayscale_o2__88_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__88_carry_n_0\,
      CO(3) => \grayscale_o2__88_carry__0_n_0\,
      CO(2) => \grayscale_o2__88_carry__0_n_1\,
      CO(1) => \grayscale_o2__88_carry__0_n_2\,
      CO(0) => \grayscale_o2__88_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_in_reg[15]\(15 downto 13),
      O(3) => \grayscale_o2__88_carry__0_n_4\,
      O(2) => \grayscale_o2__88_carry__0_n_5\,
      O(1) => \grayscale_o2__88_carry__0_n_6\,
      O(0) => \grayscale_o2__88_carry__0_n_7\,
      S(3) => \data_in_reg[15]\(14),
      S(2) => \grayscale_o2__88_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__88_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2__88_carry__0_i_3_n_0\
    );
\grayscale_o2__88_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(15),
      I1 => \data_in_reg[15]\(13),
      O => \grayscale_o2__88_carry__0_i_1_n_0\
    );
\grayscale_o2__88_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(14),
      I1 => \data_in_reg[15]\(12),
      O => \grayscale_o2__88_carry__0_i_2_n_0\
    );
\grayscale_o2__88_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(13),
      I1 => \data_in_reg[15]\(11),
      O => \grayscale_o2__88_carry__0_i_3_n_0\
    );
\grayscale_o2__88_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__88_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__88_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__88_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__88_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__88_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__88_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_in_reg[15]\(15)
    );
\grayscale_o2__88_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(12),
      I1 => \data_in_reg[15]\(10),
      O => \grayscale_o2__88_carry_i_1_n_0\
    );
\grayscale_o2__88_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(11),
      I1 => \data_in_reg[15]\(9),
      O => \grayscale_o2__88_carry_i_2_n_0\
    );
\grayscale_o2__88_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(10),
      I1 => \data_in_reg[15]\(8),
      O => \grayscale_o2__88_carry_i_3_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => grayscale_o2_carry_n_7,
      S(3) => grayscale_o2_carry_i_1_n_0,
      S(2) => grayscale_o2_carry_i_2_n_0,
      S(1) => \grayscale_o2_carry_i_3__0_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3_n_0\
    );
\grayscale_o2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1_n_0\
    );
\grayscale_o2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2_n_0\
    );
\grayscale_o2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
grayscale_o2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => grayscale_o2_carry_i_1_n_0
    );
grayscale_o2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => grayscale_o2_carry_i_2_n_0
    );
\grayscale_o2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__0_n_0\
    );
\m_axis_data[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_7\,
      I1 => \C__5\(7),
      O => \m_axis_data[11]_i_10_n_0\
    );
\m_axis_data[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_4\,
      I1 => \C__5\(6),
      O => \m_axis_data[11]_i_11_n_0\
    );
\m_axis_data[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_5\,
      I1 => \C__5\(5),
      O => \m_axis_data[11]_i_12_n_0\
    );
\m_axis_data[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_6\,
      I1 => \C__5\(4),
      O => \m_axis_data[11]_i_14_n_0\
    );
\m_axis_data[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry_n_7\,
      I1 => \C__5\(3),
      O => \m_axis_data[11]_i_15_n_0\
    );
\m_axis_data[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_6\,
      I1 => \^o\(0),
      I2 => \m_axis_data_reg[11]_i_24_n_6\,
      O => \m_axis_data[11]_i_16_n_0\
    );
\m_axis_data[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_7\,
      I1 => \data_in_reg[4]\(0),
      O => \m_axis_data[11]_i_17_n_0\
    );
\m_axis_data[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_9_n_6\,
      I1 => \^m_axis_data_reg[15]\(0),
      O => \m_axis_data[11]_i_20_n_0\
    );
\m_axis_data[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_9_n_7\,
      I1 => \^m_axis_data_reg[11]\(3),
      O => \m_axis_data[11]_i_21_n_0\
    );
\m_axis_data[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_19_n_4\,
      I1 => \^m_axis_data_reg[11]\(2),
      O => \m_axis_data[11]_i_22_n_0\
    );
\m_axis_data[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_19_n_5\,
      I1 => \^m_axis_data_reg[11]\(1),
      O => \m_axis_data[11]_i_23_n_0\
    );
\m_axis_data[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_19_n_6\,
      I1 => \^m_axis_data_reg[11]\(0),
      O => \m_axis_data[11]_i_25_n_0\
    );
\m_axis_data[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_19_n_7\,
      I1 => \^o\(2),
      O => \m_axis_data[11]_i_26_n_0\
    );
\m_axis_data[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_24_n_5\,
      I1 => \^o\(1),
      O => \m_axis_data[11]_i_27_n_0\
    );
\m_axis_data[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[11]_i_24_n_6\,
      I1 => \^o\(0),
      O => \m_axis_data[11]_i_28_n_0\
    );
\m_axis_data[11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(2),
      I1 => \m_axis_data_reg[15]_i_18_n_5\,
      O => \m_axis_data[11]_i_29_n_0\
    );
\m_axis_data[11]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(1),
      I1 => \m_axis_data_reg[15]_i_18_n_6\,
      O => \m_axis_data[11]_i_30_n_0\
    );
\m_axis_data[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(0),
      I1 => \m_axis_data_reg[15]_i_18_n_7\,
      O => \m_axis_data[11]_i_31_n_0\
    );
\m_axis_data[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(4),
      I1 => \data_in_reg[15]\(2),
      O => \m_axis_data[11]_i_32_n_0\
    );
\m_axis_data[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(3),
      I1 => \data_in_reg[15]\(1),
      O => \m_axis_data[11]_i_33_n_0\
    );
\m_axis_data[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(2),
      I1 => \data_in_reg[15]\(0),
      O => \m_axis_data[11]_i_34_n_0\
    );
\m_axis_data[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_6\,
      I1 => \C__5\(12),
      O => \m_axis_data[11]_i_4_n_0\
    );
\m_axis_data[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_7\,
      I1 => \C__5\(11),
      O => \m_axis_data[11]_i_5_n_0\
    );
\m_axis_data[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_4\,
      I1 => \C__5\(10),
      O => \m_axis_data[11]_i_6_n_0\
    );
\m_axis_data[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_5\,
      I1 => \C__5\(9),
      O => \m_axis_data[11]_i_7_n_0\
    );
\m_axis_data[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__0_n_6\,
      I1 => \C__5\(8),
      O => \m_axis_data[11]_i_9_n_0\
    );
\m_axis_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_8_n_2\,
      I1 => \^m_axis_data_reg[15]_0\(0),
      O => \m_axis_data[15]_i_10_n_0\
    );
\m_axis_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_8_n_7\,
      I1 => \^m_axis_data_reg[15]\(3),
      O => \m_axis_data[15]_i_11_n_0\
    );
\m_axis_data[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_9_n_4\,
      I1 => \^m_axis_data_reg[15]\(2),
      O => \m_axis_data[15]_i_12_n_0\
    );
\m_axis_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[15]_i_9_n_5\,
      I1 => \^m_axis_data_reg[15]\(1),
      O => \m_axis_data[15]_i_13_n_0\
    );
\m_axis_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(5),
      I1 => \m_axis_data_reg[15]_i_17_n_2\,
      O => \m_axis_data[15]_i_14_n_0\
    );
\m_axis_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(4),
      I1 => \m_axis_data_reg[15]_i_17_n_7\,
      O => \m_axis_data[15]_i_15_n_0\
    );
\m_axis_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(3),
      I1 => \m_axis_data_reg[15]_i_18_n_4\,
      O => \m_axis_data[15]_i_16_n_0\
    );
\m_axis_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(7),
      I1 => \data_in_reg[15]\(5),
      O => \m_axis_data[15]_i_19_n_0\
    );
\m_axis_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(6),
      I1 => \data_in_reg[15]\(4),
      O => \m_axis_data[15]_i_20_n_0\
    );
\m_axis_data[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[15]\(5),
      I1 => \data_in_reg[15]\(3),
      O => \m_axis_data[15]_i_21_n_0\
    );
\m_axis_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__2_n_7\,
      I1 => \m_axis_data_reg[15]_i_6_n_2\,
      O => \m_axis_data[15]_i_3_n_0\
    );
\m_axis_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_4\,
      I1 => \C__5\(14),
      O => \m_axis_data[15]_i_4_n_0\
    );
\m_axis_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__125_carry__1_n_5\,
      I1 => \C__5\(13),
      O => \m_axis_data[15]_i_5_n_0\
    );
\m_axis_data_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[11]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[15]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[15]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[11]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[11]_i_19_n_5\,
      O(3 downto 0) => \C__5\(9 downto 6),
      S(3) => \m_axis_data[11]_i_20_n_0\,
      S(2) => \m_axis_data[11]_i_21_n_0\,
      S(1) => \m_axis_data[11]_i_22_n_0\,
      S(0) => \m_axis_data[11]_i_23_n_0\
    );
\m_axis_data_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[11]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[11]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[11]_i_19_n_7\,
      DI(1) => \m_axis_data_reg[11]_i_24_n_5\,
      DI(0) => \m_axis_data_reg[11]_i_24_n_6\,
      O(3 downto 1) => \C__5\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[11]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[11]_i_25_n_0\,
      S(2) => \m_axis_data[11]_i_26_n_0\,
      S(1) => \m_axis_data[11]_i_27_n_0\,
      S(0) => \m_axis_data[11]_i_28_n_0\
    );
\m_axis_data_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[11]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_in_reg[15]\(2 downto 0),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[11]_i_19_n_4\,
      O(2) => \m_axis_data_reg[11]_i_19_n_5\,
      O(1) => \m_axis_data_reg[11]_i_19_n_6\,
      O(0) => \m_axis_data_reg[11]_i_19_n_7\,
      S(3) => \m_axis_data[11]_i_29_n_0\,
      S(2) => \m_axis_data[11]_i_30_n_0\,
      S(1) => \m_axis_data[11]_i_31_n_0\,
      S(0) => \m_axis_data_reg[11]_i_24_n_4\
    );
\m_axis_data_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[11]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__1_n_6\,
      DI(2) => \grayscale_o2__125_carry__1_n_7\,
      DI(1) => \grayscale_o2__125_carry__0_n_4\,
      DI(0) => \grayscale_o2__125_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[11]_0\(3 downto 0),
      S(3) => \m_axis_data[11]_i_4_n_0\,
      S(2) => \m_axis_data[11]_i_5_n_0\,
      S(1) => \m_axis_data[11]_i_6_n_0\,
      S(0) => \m_axis_data[11]_i_7_n_0\
    );
\m_axis_data_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[11]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_in_reg[15]\(4 downto 2),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[11]_i_24_n_4\,
      O(2) => \m_axis_data_reg[11]_i_24_n_5\,
      O(1) => \m_axis_data_reg[11]_i_24_n_6\,
      O(0) => \NLW_m_axis_data_reg[11]_i_24_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[11]_i_32_n_0\,
      S(2) => \m_axis_data[11]_i_33_n_0\,
      S(1) => \m_axis_data[11]_i_34_n_0\,
      S(0) => \data_in_reg[15]\(1)
    );
\m_axis_data_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[11]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry__0_n_6\,
      DI(2) => \grayscale_o2__125_carry__0_n_7\,
      DI(1) => \grayscale_o2__125_carry_n_4\,
      DI(0) => \grayscale_o2__125_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[11]_i_9_n_0\,
      S(2) => \m_axis_data[11]_i_10_n_0\,
      S(1) => \m_axis_data[11]_i_11_n_0\,
      S(0) => \m_axis_data[11]_i_12_n_0\
    );
\m_axis_data_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[11]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[11]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[11]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__125_carry_n_6\,
      DI(2) => \grayscale_o2__125_carry_n_7\,
      DI(1) => \grayscale_o2__62_carry_n_6\,
      DI(0) => \grayscale_o2__62_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[11]_i_14_n_0\,
      S(2) => \m_axis_data[11]_i_15_n_0\,
      S(1) => \m_axis_data[11]_i_16_n_0\,
      S(0) => \m_axis_data[11]_i_17_n_0\
    );
\m_axis_data_reg[15]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[15]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[15]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[15]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[15]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[15]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[15]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_in_reg[15]\(7)
    );
\m_axis_data_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[15]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[15]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[15]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_in_reg[15]\(7 downto 5),
      O(3) => \m_axis_data_reg[15]_i_18_n_4\,
      O(2) => \m_axis_data_reg[15]_i_18_n_5\,
      O(1) => \m_axis_data_reg[15]_i_18_n_6\,
      O(0) => \m_axis_data_reg[15]_i_18_n_7\,
      S(3) => \data_in_reg[15]\(6),
      S(2) => \m_axis_data[15]_i_19_n_0\,
      S(1) => \m_axis_data[15]_i_20_n_0\,
      S(0) => \m_axis_data[15]_i_21_n_0\
    );
\m_axis_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[15]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[15]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__125_carry__2_n_7\,
      DI(1) => \grayscale_o2__125_carry__1_n_4\,
      DI(0) => \grayscale_o2__125_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[15]_1\(3 downto 0),
      S(3) => \grayscale_o2__125_carry__2_n_6\,
      S(2) => \m_axis_data[15]_i_3_n_0\,
      S(1) => \m_axis_data[15]_i_4_n_0\,
      S(0) => \m_axis_data[15]_i_5_n_0\
    );
\m_axis_data_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[15]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[15]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[15]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[15]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[15]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__5\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__25_carry__2_n_6\
    );
\m_axis_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[15]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[15]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[15]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[15]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[15]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[15]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[15]_i_9_n_5\,
      O(3 downto 0) => \C__5\(13 downto 10),
      S(3) => \m_axis_data[15]_i_10_n_0\,
      S(2) => \m_axis_data[15]_i_11_n_0\,
      S(1) => \m_axis_data[15]_i_12_n_0\,
      S(0) => \m_axis_data[15]_i_13_n_0\
    );
\m_axis_data_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[15]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[15]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[15]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[15]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_in_reg[15]\(7),
      O(3 downto 1) => \NLW_m_axis_data_reg[15]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[15]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_in_reg[15]\(7)
    );
\m_axis_data_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[11]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[15]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[15]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[15]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_in_reg[15]\(6 downto 3),
      O(3) => \m_axis_data_reg[15]_i_9_n_4\,
      O(2) => \m_axis_data_reg[15]_i_9_n_5\,
      O(1) => \m_axis_data_reg[15]_i_9_n_6\,
      O(0) => \m_axis_data_reg[15]_i_9_n_7\,
      S(3) => \data_in_reg[15]\(6),
      S(2) => \m_axis_data[15]_i_14_n_0\,
      S(1) => \m_axis_data[15]_i_15_n_0\,
      S(0) => \m_axis_data[15]_i_16_n_0\
    );
\m_axis_data_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[3]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \left_overs_reg[14]\(1 downto 0),
      DI(1 downto 0) => \left_overs_reg[10]\(3 downto 2),
      O(3 downto 0) => C(6 downto 3),
      S(3 downto 0) => \left_overs_reg[14]_0\(3 downto 0)
    );
\m_axis_data_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[3]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \left_overs_reg[10]\(1 downto 0),
      DI(1 downto 0) => \left_overs_reg[12]\(1 downto 0),
      O(3 downto 1) => C(2 downto 0),
      O(0) => \NLW_m_axis_data_reg[3]_i_18_O_UNCONNECTED\(0),
      S(3 downto 0) => \left_overs_reg[10]_0\(3 downto 0)
    );
\m_axis_data_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[7]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[7]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[7]\(0),
      CO(0) => \NLW_m_axis_data_reg[7]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[7]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => C(11),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__25_carry__2_n_6\
    );
\m_axis_data_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[7]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[7]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[7]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => \left_overs_reg[14]\(3 downto 2),
      O(3 downto 0) => C(10 downto 7),
      S(3 downto 0) => \left_overs_reg[15]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_14 is
  port (
    \m_axis_data_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \left_overs_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \left_overs_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \left_overs_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_overs_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_overs_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    C : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \left_overs_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_14 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_14;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_14 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grayscale_o2__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__25_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__43_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__43_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__62_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__14_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_i_3_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal grayscale_o2_carry_n_7 : STD_LOGIC;
  signal \m_axis_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \^m_axis_data_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axis_data_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \m_axis_data_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_24_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \^m_axis_data_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \m_axis_data_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \NLW_grayscale_o2__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__43_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__43_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__43_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__62_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__62_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_axis_data_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[7]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[7]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[7]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_1\ : label is "lutpair4";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_2\ : label is "lutpair3";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_3\ : label is "lutpair2";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_4\ : label is "lutpair1";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_5\ : label is "lutpair5";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_6\ : label is "lutpair4";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_7\ : label is "lutpair3";
  attribute HLUTNM of \grayscale_o2__62_carry__0_i_8\ : label is "lutpair2";
  attribute HLUTNM of \grayscale_o2__62_carry__1_i_2__0\ : label is "lutpair7";
  attribute HLUTNM of \grayscale_o2__62_carry__1_i_3\ : label is "lutpair6";
  attribute HLUTNM of \grayscale_o2__62_carry__1_i_4\ : label is "lutpair5";
  attribute HLUTNM of \grayscale_o2__62_carry__1_i_7\ : label is "lutpair7";
  attribute HLUTNM of \grayscale_o2__62_carry__1_i_8\ : label is "lutpair6";
  attribute HLUTNM of \grayscale_o2__62_carry_i_1__0\ : label is "lutpair127";
  attribute HLUTNM of \grayscale_o2__62_carry_i_4\ : label is "lutpair1";
  attribute HLUTNM of \grayscale_o2__62_carry_i_5\ : label is "lutpair127";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  \m_axis_data_reg[3]\(1 downto 0) <= \^m_axis_data_reg[3]\(1 downto 0);
  \m_axis_data_reg[3]_0\(3 downto 0) <= \^m_axis_data_reg[3]_0\(3 downto 0);
  \m_axis_data_reg[7]\(3 downto 0) <= \^m_axis_data_reg[7]\(3 downto 0);
\grayscale_o2__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__25_carry_n_0\,
      CO(2) => \grayscale_o2__25_carry_n_1\,
      CO(1) => \grayscale_o2__25_carry_n_2\,
      CO(0) => \grayscale_o2__25_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => \grayscale_o2__25_carry_n_4\,
      O(2) => \grayscale_o2__25_carry_n_5\,
      O(1) => \grayscale_o2__25_carry_n_6\,
      O(0) => \m_axis_data_reg[11]\(0),
      S(3) => \grayscale_o2__25_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2__25_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2__25_carry_i_3_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__25_carry_n_0\,
      CO(3) => \grayscale_o2__25_carry__0_n_0\,
      CO(2) => \grayscale_o2__25_carry__0_n_1\,
      CO(1) => \grayscale_o2__25_carry__0_n_2\,
      CO(0) => \grayscale_o2__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2__25_carry__0_n_4\,
      O(2) => \grayscale_o2__25_carry__0_n_5\,
      O(1) => \grayscale_o2__25_carry__0_n_6\,
      O(0) => \grayscale_o2__25_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2__25_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__25_carry__0_i_2__0_n_0\,
      S(0) => \grayscale_o2__25_carry__0_i_3_n_0\
    );
\grayscale_o2__25_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2__25_carry__0_i_1_n_0\
    );
\grayscale_o2__25_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2__25_carry__0_i_2__0_n_0\
    );
\grayscale_o2__25_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2__25_carry__0_i_3_n_0\
    );
\grayscale_o2__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__25_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__25_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__25_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__25_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__25_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__25_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__25_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2__25_carry_i_1__0_n_0\
    );
\grayscale_o2__25_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2__25_carry_i_2__0_n_0\
    );
\grayscale_o2__25_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2__25_carry_i_3_n_0\
    );
\grayscale_o2__43_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__43_carry_n_0\,
      CO(2) => \grayscale_o2__43_carry_n_1\,
      CO(1) => \grayscale_o2__43_carry_n_2\,
      CO(0) => \grayscale_o2__43_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => \grayscale_o2__43_carry_n_4\,
      O(2) => \grayscale_o2__43_carry_n_5\,
      O(1) => \grayscale_o2__43_carry_n_6\,
      O(0) => \NLW_grayscale_o2__43_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__43_carry_i_1_n_0\,
      S(2) => \grayscale_o2__43_carry_i_2_n_0\,
      S(1) => \grayscale_o2__43_carry_i_3_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2__43_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__43_carry_n_0\,
      CO(3) => \grayscale_o2__43_carry__0_n_0\,
      CO(2) => \grayscale_o2__43_carry__0_n_1\,
      CO(1) => \grayscale_o2__43_carry__0_n_2\,
      CO(0) => \grayscale_o2__43_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2__43_carry__0_n_4\,
      O(2) => \grayscale_o2__43_carry__0_n_5\,
      O(1) => \grayscale_o2__43_carry__0_n_6\,
      O(0) => \grayscale_o2__43_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2__43_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__43_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2__43_carry__0_i_3_n_0\
    );
\grayscale_o2__43_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2__43_carry__0_i_1_n_0\
    );
\grayscale_o2__43_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2__43_carry__0_i_2_n_0\
    );
\grayscale_o2__43_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2__43_carry__0_i_3_n_0\
    );
\grayscale_o2__43_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__43_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__43_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__43_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__43_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__43_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__43_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__43_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2__43_carry_i_1_n_0\
    );
\grayscale_o2__43_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2__43_carry_i_2_n_0\
    );
\grayscale_o2__43_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2__43_carry_i_3_n_0\
    );
\grayscale_o2__62_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__62_carry_n_0\,
      CO(2) => \grayscale_o2__62_carry_n_1\,
      CO(1) => \grayscale_o2__62_carry_n_2\,
      CO(0) => \grayscale_o2__62_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry_i_1__0_n_0\,
      DI(2) => \grayscale_o2__62_carry_i_2_n_0\,
      DI(1) => \grayscale_o2__62_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__62_carry_n_4\,
      O(2) => \grayscale_o2__62_carry_n_5\,
      O(1) => \grayscale_o2__62_carry_n_6\,
      O(0) => \grayscale_o2__62_carry_n_7\,
      S(3) => \grayscale_o2__62_carry_i_4_n_0\,
      S(2) => \grayscale_o2__62_carry_i_5_n_0\,
      S(1) => \grayscale_o2__62_carry_i_6_n_0\,
      S(0) => \grayscale_o2__62_carry_i_7_n_0\
    );
\grayscale_o2__62_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__62_carry_n_0\,
      CO(3) => \grayscale_o2__62_carry__0_n_0\,
      CO(2) => \grayscale_o2__62_carry__0_n_1\,
      CO(1) => \grayscale_o2__62_carry__0_n_2\,
      CO(0) => \grayscale_o2__62_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry__0_i_1_n_0\,
      DI(2) => \grayscale_o2__62_carry__0_i_2_n_0\,
      DI(1) => \grayscale_o2__62_carry__0_i_3_n_0\,
      DI(0) => \grayscale_o2__62_carry__0_i_4_n_0\,
      O(3) => \grayscale_o2__62_carry__0_n_4\,
      O(2) => \grayscale_o2__62_carry__0_n_5\,
      O(1) => \grayscale_o2__62_carry__0_n_6\,
      O(0) => \grayscale_o2__62_carry__0_n_7\,
      S(3) => \grayscale_o2__62_carry__0_i_5_n_0\,
      S(2) => \grayscale_o2__62_carry__0_i_6_n_0\,
      S(1) => \grayscale_o2__62_carry__0_i_7_n_0\,
      S(0) => \grayscale_o2__62_carry__0_i_8_n_0\
    );
\grayscale_o2__62_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_5\,
      I1 => \grayscale_o2__25_carry__0_n_6\,
      I2 => \grayscale_o2_carry__1_n_7\,
      O => \grayscale_o2__62_carry__0_i_1_n_0\
    );
\grayscale_o2__62_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_6\,
      I1 => \grayscale_o2__25_carry__0_n_7\,
      I2 => \grayscale_o2_carry__0_n_4\,
      O => \grayscale_o2__62_carry__0_i_2_n_0\
    );
\grayscale_o2__62_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(1),
      I1 => \grayscale_o2__25_carry_n_4\,
      I2 => \grayscale_o2_carry__0_n_5\,
      O => \grayscale_o2__62_carry__0_i_3_n_0\
    );
\grayscale_o2__62_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(0),
      I1 => \grayscale_o2__25_carry_n_5\,
      I2 => \grayscale_o2_carry__0_n_6\,
      O => \grayscale_o2__62_carry__0_i_4_n_0\
    );
\grayscale_o2__62_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_4\,
      I1 => \grayscale_o2__25_carry__0_n_5\,
      I2 => \grayscale_o2_carry__1_n_6\,
      I3 => \grayscale_o2__62_carry__0_i_1_n_0\,
      O => \grayscale_o2__62_carry__0_i_5_n_0\
    );
\grayscale_o2__62_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_5\,
      I1 => \grayscale_o2__25_carry__0_n_6\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => \grayscale_o2__62_carry__0_i_2_n_0\,
      O => \grayscale_o2__62_carry__0_i_6_n_0\
    );
\grayscale_o2__62_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_6\,
      I1 => \grayscale_o2__25_carry__0_n_7\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => \grayscale_o2__62_carry__0_i_3_n_0\,
      O => \grayscale_o2__62_carry__0_i_7_n_0\
    );
\grayscale_o2__62_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(1),
      I1 => \grayscale_o2__25_carry_n_4\,
      I2 => \grayscale_o2_carry__0_n_5\,
      I3 => \grayscale_o2__62_carry__0_i_4_n_0\,
      O => \grayscale_o2__62_carry__0_i_8_n_0\
    );
\grayscale_o2__62_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__62_carry__0_n_0\,
      CO(3) => \grayscale_o2__62_carry__1_n_0\,
      CO(2) => \grayscale_o2__62_carry__1_n_1\,
      CO(1) => \grayscale_o2__62_carry__1_n_2\,
      CO(0) => \grayscale_o2__62_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry__1_i_1_n_0\,
      DI(2) => \grayscale_o2__62_carry__1_i_2__0_n_0\,
      DI(1) => \grayscale_o2__62_carry__1_i_3_n_0\,
      DI(0) => \grayscale_o2__62_carry__1_i_4_n_0\,
      O(3) => \grayscale_o2__62_carry__1_n_4\,
      O(2) => \grayscale_o2__62_carry__1_n_5\,
      O(1) => \grayscale_o2__62_carry__1_n_6\,
      O(0) => \grayscale_o2__62_carry__1_n_7\,
      S(3) => \grayscale_o2__62_carry__1_i_5_n_0\,
      S(2) => \grayscale_o2__62_carry__1_i_6_n_0\,
      S(1) => \grayscale_o2__62_carry__1_i_7_n_0\,
      S(0) => \grayscale_o2__62_carry__1_i_8_n_0\
    );
\grayscale_o2__62_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_5\,
      I1 => \grayscale_o2__25_carry__1_n_2\,
      I2 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__1_i_1_n_0\
    );
\grayscale_o2__62_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_6\,
      I1 => \grayscale_o2__25_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__1_i_2__0_n_0\
    );
\grayscale_o2__62_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_7\,
      I1 => \grayscale_o2__25_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__1_i_3_n_0\
    );
\grayscale_o2__62_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__43_carry_n_4\,
      I1 => \grayscale_o2__25_carry__0_n_5\,
      I2 => \grayscale_o2_carry__1_n_6\,
      O => \grayscale_o2__62_carry__1_i_4_n_0\
    );
\grayscale_o2__62_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__25_carry__1_n_2\,
      I1 => \grayscale_o2__43_carry__0_n_5\,
      I2 => \grayscale_o2__43_carry__0_n_4\,
      I3 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__1_i_5_n_0\
    );
\grayscale_o2__62_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__62_carry__1_i_2__0_n_0\,
      I1 => \grayscale_o2__25_carry__1_n_2\,
      I2 => \grayscale_o2__43_carry__0_n_5\,
      I3 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__1_i_6_n_0\
    );
\grayscale_o2__62_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_6\,
      I1 => \grayscale_o2__25_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_1\,
      I3 => \grayscale_o2__62_carry__1_i_3_n_0\,
      O => \grayscale_o2__62_carry__1_i_7_n_0\
    );
\grayscale_o2__62_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_7\,
      I1 => \grayscale_o2__25_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_1\,
      I3 => \grayscale_o2__62_carry__1_i_4_n_0\,
      O => \grayscale_o2__62_carry__1_i_8_n_0\
    );
\grayscale_o2__62_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__62_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__62_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__62_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__62_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__62_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__62_carry__2_n_6\,
      O(0) => \grayscale_o2__62_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__62_carry__2_i_2_n_0\,
      S(0) => \grayscale_o2__62_carry__2_i_3_n_0\
    );
\grayscale_o2__62_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_4\,
      I1 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__2_i_1_n_0\
    );
\grayscale_o2__62_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__43_carry__1_n_7\,
      I1 => \grayscale_o2__43_carry__1_n_2\,
      I2 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__2_i_2_n_0\
    );
\grayscale_o2__62_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__43_carry__0_n_4\,
      I1 => \grayscale_o2__43_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_1\,
      O => \grayscale_o2__62_carry__2_i_3_n_0\
    );
\grayscale_o2__62_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__25_carry_n_6\,
      I1 => \grayscale_o2_carry__0_n_7\,
      O => \grayscale_o2__62_carry_i_1__0_n_0\
    );
\grayscale_o2__62_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(1),
      O => \grayscale_o2__62_carry_i_2_n_0\
    );
\grayscale_o2__62_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(0),
      O => \grayscale_o2__62_carry_i_3_n_0\
    );
\grayscale_o2__62_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(0),
      I1 => \grayscale_o2__25_carry_n_5\,
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2__62_carry_i_1__0_n_0\,
      O => \grayscale_o2__62_carry_i_4_n_0\
    );
\grayscale_o2__62_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__25_carry_n_6\,
      I1 => \grayscale_o2_carry__0_n_7\,
      I2 => grayscale_o2_carry_n_4,
      I3 => Q(1),
      O => \grayscale_o2__62_carry_i_5_n_0\
    );
\grayscale_o2__62_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(0),
      I2 => Q(1),
      I3 => grayscale_o2_carry_n_4,
      O => \grayscale_o2__62_carry_i_6_n_0\
    );
\grayscale_o2__62_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(0),
      O => \grayscale_o2__62_carry_i_7_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => Q(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => grayscale_o2_carry_n_7,
      S(3) => \grayscale_o2_carry_i_1__14_n_0\,
      S(2) => \grayscale_o2_carry_i_2__14_n_0\,
      S(1) => grayscale_o2_carry_i_3_n_0,
      S(0) => Q(0)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(5 downto 2),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => \grayscale_o2_carry__0_i_1__14_n_0\,
      S(2) => \grayscale_o2_carry__0_i_2__14_n_0\,
      S(1) => \grayscale_o2_carry__0_i_3__14_n_0\,
      S(0) => \grayscale_o2_carry__0_i_4_n_0\
    );
\grayscale_o2_carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      O => \grayscale_o2_carry__0_i_1__14_n_0\
    );
\grayscale_o2_carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      O => \grayscale_o2_carry__0_i_2__14_n_0\
    );
\grayscale_o2_carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_3__14_n_0\
    );
\grayscale_o2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_4_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(7 downto 6),
      O(3 downto 2) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2_carry__1_n_6\,
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2_carry__1_i_1_n_0\,
      S(0) => \grayscale_o2_carry__1_i_2_n_0\
    );
\grayscale_o2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \grayscale_o2_carry__1_i_1_n_0\
    );
\grayscale_o2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \grayscale_o2_carry__1_i_2_n_0\
    );
\grayscale_o2_carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \grayscale_o2_carry_i_1__14_n_0\
    );
\grayscale_o2_carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_2__14_n_0\
    );
grayscale_o2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => grayscale_o2_carry_i_3_n_0
    );
\m_axis_data[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__0_n_7\,
      I1 => C(4),
      O => \m_axis_data[3]_i_10_n_0\
    );
\m_axis_data[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_4\,
      I1 => C(3),
      O => \m_axis_data[3]_i_11_n_0\
    );
\m_axis_data[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_5\,
      I1 => C(2),
      O => \m_axis_data[3]_i_12_n_0\
    );
\m_axis_data[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_6\,
      I1 => C(1),
      O => \m_axis_data[3]_i_14_n_0\
    );
\m_axis_data[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry_n_7\,
      I1 => C(0),
      O => \m_axis_data[3]_i_15_n_0\
    );
\m_axis_data[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_6,
      I1 => \left_overs_reg[2]\(0),
      I2 => \^m_axis_data_reg[3]\(0),
      O => \m_axis_data[3]_i_16_n_0\
    );
\m_axis_data[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2_carry_n_7,
      I1 => \m_axis_data_reg[3]_i_24_n_7\,
      O => \m_axis_data[3]_i_17_n_0\
    );
\m_axis_data[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[7]\(1),
      I1 => \left_overs_reg[0]_0\(0),
      O => \m_axis_data_reg[3]_2\(3)
    );
\m_axis_data[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[7]\(0),
      I1 => \left_overs_reg[0]\(3),
      O => \m_axis_data_reg[3]_2\(2)
    );
\m_axis_data[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]_0\(3),
      I1 => \left_overs_reg[0]\(2),
      O => \m_axis_data_reg[3]_2\(1)
    );
\m_axis_data[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]_0\(2),
      I1 => \left_overs_reg[0]\(1),
      O => \m_axis_data_reg[3]_2\(0)
    );
\m_axis_data[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]_0\(1),
      I1 => \left_overs_reg[0]\(0),
      O => \m_axis_data_reg[3]_1\(3)
    );
\m_axis_data[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]_0\(0),
      I1 => \left_overs_reg[2]\(2),
      O => \m_axis_data_reg[3]_1\(2)
    );
\m_axis_data[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]\(1),
      I1 => \left_overs_reg[2]\(1),
      O => \m_axis_data_reg[3]_1\(1)
    );
\m_axis_data[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[3]\(0),
      I1 => \left_overs_reg[2]\(0),
      O => \m_axis_data_reg[3]_1\(0)
    );
\m_axis_data[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(2),
      I1 => \m_axis_data_reg[7]_i_18_n_5\,
      O => \m_axis_data[3]_i_29_n_0\
    );
\m_axis_data[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(1),
      I1 => \m_axis_data_reg[7]_i_18_n_6\,
      O => \m_axis_data[3]_i_30_n_0\
    );
\m_axis_data[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(0),
      I1 => \m_axis_data_reg[7]_i_18_n_7\,
      O => \m_axis_data[3]_i_31_n_0\
    );
\m_axis_data[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(4),
      I1 => \left_overs_reg[15]\(2),
      O => \m_axis_data[3]_i_32_n_0\
    );
\m_axis_data[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(3),
      I1 => \left_overs_reg[15]\(1),
      O => \m_axis_data[3]_i_33_n_0\
    );
\m_axis_data[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(2),
      I1 => \left_overs_reg[15]\(0),
      O => \m_axis_data[3]_i_34_n_0\
    );
\m_axis_data[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__1_n_6\,
      I1 => C(9),
      O => \m_axis_data[3]_i_4_n_0\
    );
\m_axis_data[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__1_n_7\,
      I1 => C(8),
      O => \m_axis_data[3]_i_5_n_0\
    );
\m_axis_data[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__0_n_4\,
      I1 => C(7),
      O => \m_axis_data[3]_i_6_n_0\
    );
\m_axis_data[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__0_n_5\,
      I1 => C(6),
      O => \m_axis_data[3]_i_7_n_0\
    );
\m_axis_data[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__0_n_6\,
      I1 => C(5),
      O => \m_axis_data[3]_i_9_n_0\
    );
\m_axis_data[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \left_overs_reg[6]\(0),
      O => \m_axis_data_reg[7]_1\(3)
    );
\m_axis_data[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \left_overs_reg[0]_0\(3),
      O => \m_axis_data_reg[7]_1\(2)
    );
\m_axis_data[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[7]\(3),
      I1 => \left_overs_reg[0]_0\(2),
      O => \m_axis_data_reg[7]_1\(1)
    );
\m_axis_data[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^m_axis_data_reg[7]\(2),
      I1 => \left_overs_reg[0]_0\(1),
      O => \m_axis_data_reg[7]_1\(0)
    );
\m_axis_data[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(5),
      I1 => \m_axis_data_reg[7]_i_17_n_2\,
      O => \m_axis_data[7]_i_14_n_0\
    );
\m_axis_data[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(4),
      I1 => \m_axis_data_reg[7]_i_17_n_7\,
      O => \m_axis_data[7]_i_15_n_0\
    );
\m_axis_data[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(3),
      I1 => \m_axis_data_reg[7]_i_18_n_4\,
      O => \m_axis_data[7]_i_16_n_0\
    );
\m_axis_data[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(7),
      I1 => \left_overs_reg[15]\(5),
      O => \m_axis_data[7]_i_19_n_0\
    );
\m_axis_data[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(6),
      I1 => \left_overs_reg[15]\(4),
      O => \m_axis_data[7]_i_20_n_0\
    );
\m_axis_data[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \left_overs_reg[15]\(5),
      I1 => \left_overs_reg[15]\(3),
      O => \m_axis_data[7]_i_21_n_0\
    );
\m_axis_data[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__2_n_7\,
      I1 => \left_overs_reg[15]_0\(0),
      O => \m_axis_data[7]_i_3_n_0\
    );
\m_axis_data[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__1_n_4\,
      I1 => C(11),
      O => \m_axis_data[7]_i_4_n_0\
    );
\m_axis_data[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__62_carry__1_n_5\,
      I1 => C(10),
      O => \m_axis_data[7]_i_5_n_0\
    );
\m_axis_data_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[3]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \left_overs_reg[15]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \^m_axis_data_reg[3]_0\(3 downto 0),
      S(3) => \m_axis_data[3]_i_29_n_0\,
      S(2) => \m_axis_data[3]_i_30_n_0\,
      S(1) => \m_axis_data[3]_i_31_n_0\,
      S(0) => \m_axis_data_reg[3]_i_24_n_4\
    );
\m_axis_data_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[3]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry__1_n_6\,
      DI(2) => \grayscale_o2__62_carry__1_n_7\,
      DI(1) => \grayscale_o2__62_carry__0_n_4\,
      DI(0) => \grayscale_o2__62_carry__0_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \m_axis_data[3]_i_4_n_0\,
      S(2) => \m_axis_data[3]_i_5_n_0\,
      S(1) => \m_axis_data[3]_i_6_n_0\,
      S(0) => \m_axis_data[3]_i_7_n_0\
    );
\m_axis_data_reg[3]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[3]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \left_overs_reg[15]\(4 downto 2),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[3]_i_24_n_4\,
      O(2 downto 1) => \^m_axis_data_reg[3]\(1 downto 0),
      O(0) => \m_axis_data_reg[3]_i_24_n_7\,
      S(3) => \m_axis_data[3]_i_32_n_0\,
      S(2) => \m_axis_data[3]_i_33_n_0\,
      S(1) => \m_axis_data[3]_i_34_n_0\,
      S(0) => \left_overs_reg[15]\(1)
    );
\m_axis_data_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[3]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry__0_n_6\,
      DI(2) => \grayscale_o2__62_carry__0_n_7\,
      DI(1) => \grayscale_o2__62_carry_n_4\,
      DI(0) => \grayscale_o2__62_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[3]_i_9_n_0\,
      S(2) => \m_axis_data[3]_i_10_n_0\,
      S(1) => \m_axis_data[3]_i_11_n_0\,
      S(0) => \m_axis_data[3]_i_12_n_0\
    );
\m_axis_data_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[3]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[3]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[3]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__62_carry_n_6\,
      DI(2) => \grayscale_o2__62_carry_n_7\,
      DI(1) => grayscale_o2_carry_n_6,
      DI(0) => grayscale_o2_carry_n_7,
      O(3 downto 0) => \NLW_m_axis_data_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[3]_i_14_n_0\,
      S(2) => \m_axis_data[3]_i_15_n_0\,
      S(1) => \m_axis_data[3]_i_16_n_0\,
      S(0) => \m_axis_data[3]_i_17_n_0\
    );
\m_axis_data_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[7]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[7]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[7]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[7]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[7]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[7]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \left_overs_reg[15]\(7)
    );
\m_axis_data_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[7]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[7]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[7]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[7]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \left_overs_reg[15]\(7 downto 5),
      O(3) => \m_axis_data_reg[7]_i_18_n_4\,
      O(2) => \m_axis_data_reg[7]_i_18_n_5\,
      O(1) => \m_axis_data_reg[7]_i_18_n_6\,
      O(0) => \m_axis_data_reg[7]_i_18_n_7\,
      S(3) => \left_overs_reg[15]\(6),
      S(2) => \m_axis_data[7]_i_19_n_0\,
      S(1) => \m_axis_data[7]_i_20_n_0\,
      S(0) => \m_axis_data[7]_i_21_n_0\
    );
\m_axis_data_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[7]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[7]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__62_carry__2_n_7\,
      DI(1) => \grayscale_o2__62_carry__1_n_4\,
      DI(0) => \grayscale_o2__62_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[7]_0\(3 downto 0),
      S(3) => \grayscale_o2__62_carry__2_n_6\,
      S(2) => \m_axis_data[7]_i_3_n_0\,
      S(1) => \m_axis_data[7]_i_4_n_0\,
      S(0) => \m_axis_data[7]_i_5_n_0\
    );
\m_axis_data_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[7]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[7]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^di\(1),
      CO(0) => \NLW_m_axis_data_reg[7]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \left_overs_reg[15]\(7),
      O(3 downto 1) => \NLW_m_axis_data_reg[7]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^di\(0),
      S(3 downto 1) => B"001",
      S(0) => \left_overs_reg[15]\(7)
    );
\m_axis_data_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[3]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[7]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[7]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[7]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \left_overs_reg[15]\(6 downto 3),
      O(3 downto 0) => \^m_axis_data_reg[7]\(3 downto 0),
      S(3) => \left_overs_reg[15]\(6),
      S(2) => \m_axis_data[7]_i_14_n_0\,
      S(1) => \m_axis_data[7]_i_15_n_0\,
      S(0) => \m_axis_data[7]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_2 is
  port (
    \m_axis_data_reg[91]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[95]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[91]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[87]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[87]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_2 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_2;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_2 is
  signal \C__13\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__2_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[91]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[91]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[95]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[91]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[95]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[91]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[91]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[91]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[95]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[95]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[95]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[95]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[95]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__10\ : label is "lutpair115";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__10\ : label is "lutpair114";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__10\ : label is "lutpair113";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__10\ : label is "lutpair112";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__10\ : label is "lutpair116";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__10\ : label is "lutpair115";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__10\ : label is "lutpair114";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__10\ : label is "lutpair113";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__10\ : label is "lutpair118";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__10\ : label is "lutpair117";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__10\ : label is "lutpair116";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__10\ : label is "lutpair118";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__10\ : label is "lutpair117";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__10\ : label is "lutpair141";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__10\ : label is "lutpair112";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__10\ : label is "lutpair141";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__11\ : label is "lutpair111";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__11\ : label is "lutpair111";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__1_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__1_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__1_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__1_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__1_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__1_n_0\
    );
\grayscale_o2__100_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__1_n_0\
    );
\grayscale_o2__100_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__1_n_0\
    );
\grayscale_o2__100_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__1_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__1_n_0\
    );
\grayscale_o2__100_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__1_n_0\
    );
\grayscale_o2__100_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__1_n_0\
    );
\grayscale_o2__101_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => S(2)
    );
\grayscale_o2__101_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => S(1)
    );
\grayscale_o2__101_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => S(0)
    );
\grayscale_o2__101_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data_reg[91]_0\(2)
    );
\grayscale_o2__101_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data_reg[91]_0\(1)
    );
\grayscale_o2__101_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data_reg[91]_0\(0)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__10_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__10_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__10_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__10_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__10_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__10_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__10_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__10_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__10_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__10_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__10_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__10_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__10_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__10_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__10_n_0\
    );
\grayscale_o2__119_carry__0_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__10_n_0\
    );
\grayscale_o2__119_carry__0_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__10_n_0\
    );
\grayscale_o2__119_carry__0_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__10_n_0\
    );
\grayscale_o2__119_carry__0_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__10_n_0\
    );
\grayscale_o2__119_carry__0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__10_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__10_n_0\
    );
\grayscale_o2__119_carry__0_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__10_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__10_n_0\
    );
\grayscale_o2__119_carry__0_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__10_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__10_n_0\
    );
\grayscale_o2__119_carry__0_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__10_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__10_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__10_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__10_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__10_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__10_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__10_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__10_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__10_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__10_n_0\
    );
\grayscale_o2__119_carry__1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__10_n_0\
    );
\grayscale_o2__119_carry__1_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__10_n_0\
    );
\grayscale_o2__119_carry__1_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__10_n_0\
    );
\grayscale_o2__119_carry__1_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__10_n_0\
    );
\grayscale_o2__119_carry__1_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__10_n_0\
    );
\grayscale_o2__119_carry__1_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__10_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__10_n_0\
    );
\grayscale_o2__119_carry__1_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__10_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__10_n_0\
    );
\grayscale_o2__119_carry__1_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__10_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__10_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__10_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__10_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__10_n_0\
    );
\grayscale_o2__119_carry__2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__10_n_0\
    );
\grayscale_o2__119_carry__2_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__10_n_0\
    );
\grayscale_o2__119_carry__2_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__10_n_0\
    );
\grayscale_o2__119_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__10_n_0\
    );
\grayscale_o2__119_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__10_n_0\
    );
\grayscale_o2__119_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__10_n_0\
    );
\grayscale_o2__119_carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__10_n_0\,
      O => \grayscale_o2__119_carry_i_4__10_n_0\
    );
\grayscale_o2__119_carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__10_n_0\
    );
\grayscale_o2__119_carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__10_n_0\
    );
\grayscale_o2__119_carry_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__10_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__11_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__11_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__11_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__11_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__11_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__11_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__11_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__11_n_0\
    );
\grayscale_o2__19_carry__0_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__11_n_0\
    );
\grayscale_o2__19_carry__0_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__11_n_0\
    );
\grayscale_o2__19_carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__11_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__11_n_0\
    );
\grayscale_o2__19_carry__0_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__11_n_0\
    );
\grayscale_o2__19_carry__0_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__11_n_0\
    );
\grayscale_o2__19_carry__0_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__11_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__11_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__11_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__11_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__11_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__11_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__11_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__11_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__11_n_0\
    );
\grayscale_o2__19_carry__1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__11_n_0\
    );
\grayscale_o2__19_carry__1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__11_n_0\
    );
\grayscale_o2__19_carry__1_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__11_n_0\
    );
\grayscale_o2__19_carry__1_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__11_n_0\
    );
\grayscale_o2__19_carry__1_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__11_n_0\
    );
\grayscale_o2__19_carry__1_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__11_n_0\
    );
\grayscale_o2__19_carry__1_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__11_n_0\
    );
\grayscale_o2__19_carry__1_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__11_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__11_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__11_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__11_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__11_n_0\
    );
\grayscale_o2__19_carry__2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__11_n_0\
    );
\grayscale_o2__19_carry__2_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__11_n_0\
    );
\grayscale_o2__19_carry__2_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__11_n_0\
    );
\grayscale_o2__19_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__11_n_0\
    );
\grayscale_o2__19_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__11_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__3_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__3_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__11_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__3_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__3_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__3_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__3_n_0\
    );
\grayscale_o2__56_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__3_n_0\
    );
\grayscale_o2__56_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__3_n_0\
    );
\grayscale_o2__56_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__3_n_0\
    );
\grayscale_o2__56_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__3_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__11_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__11_n_0\
    );
\grayscale_o2__56_carry__1_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__11_n_0\
    );
\grayscale_o2__56_carry__1_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__11_n_0\
    );
\grayscale_o2__56_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__3_n_0\
    );
\grayscale_o2__56_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__3_n_0\
    );
\grayscale_o2__56_carry_i_3__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__11_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__11_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__11_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__11_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__11_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__11_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__11_n_0\
    );
\grayscale_o2__82_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__11_n_0\
    );
\grayscale_o2__82_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__11_n_0\
    );
\grayscale_o2__82_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__11_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__11_n_0\
    );
\grayscale_o2__82_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__11_n_0\
    );
\grayscale_o2__82_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__11_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__1_n_0\,
      S(2) => \grayscale_o2_carry_i_2__1_n_0\,
      S(1) => \grayscale_o2_carry_i_3__2_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__1_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__1_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__1_n_0\
    );
\grayscale_o2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__1_n_0\
    );
\grayscale_o2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__1_n_0\
    );
\grayscale_o2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__1_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__1_n_0\
    );
\grayscale_o2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__1_n_0\
    );
\grayscale_o2_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__2_n_0\
    );
\m_axis_data[91]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__13\(7),
      O => \m_axis_data[91]_i_10_n_0\
    );
\m_axis_data[91]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__13\(6),
      O => \m_axis_data[91]_i_11_n_0\
    );
\m_axis_data[91]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__13\(5),
      O => \m_axis_data[91]_i_12_n_0\
    );
\m_axis_data[91]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__13\(4),
      O => \m_axis_data[91]_i_14_n_0\
    );
\m_axis_data[91]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__13\(3),
      O => \m_axis_data[91]_i_15_n_0\
    );
\m_axis_data[91]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[91]_i_16_n_0\
    );
\m_axis_data[91]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[91]_i_17_n_0\
    );
\m_axis_data[91]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[91]_i_20_n_0\
    );
\m_axis_data[91]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[91]_i_21_n_0\
    );
\m_axis_data[91]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[91]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[91]_i_22_n_0\
    );
\m_axis_data[91]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[91]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[91]_i_23_n_0\
    );
\m_axis_data[91]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[91]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[91]_i_24_n_0\
    );
\m_axis_data[91]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[91]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[91]_i_25_n_0\
    );
\m_axis_data[91]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[91]_i_26_n_0\
    );
\m_axis_data[91]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[91]_i_27_n_0\
    );
\m_axis_data[91]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[87]\(2),
      O => \m_axis_data[91]_i_28_n_0\
    );
\m_axis_data[91]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[87]\(1),
      O => \m_axis_data[91]_i_29_n_0\
    );
\m_axis_data[91]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[87]\(0),
      O => \m_axis_data[91]_i_30_n_0\
    );
\m_axis_data[91]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__13\(12),
      O => \m_axis_data[91]_i_4_n_0\
    );
\m_axis_data[91]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__13\(11),
      O => \m_axis_data[91]_i_5_n_0\
    );
\m_axis_data[91]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__13\(10),
      O => \m_axis_data[91]_i_6_n_0\
    );
\m_axis_data[91]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__13\(9),
      O => \m_axis_data[91]_i_7_n_0\
    );
\m_axis_data[91]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__13\(8),
      O => \m_axis_data[91]_i_9_n_0\
    );
\m_axis_data[95]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[95]_i_10_n_0\
    );
\m_axis_data[95]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[95]_i_11_n_0\
    );
\m_axis_data[95]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[95]_i_12_n_0\
    );
\m_axis_data[95]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[95]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[95]_i_13_n_0\
    );
\m_axis_data[95]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[95]_i_14_n_0\
    );
\m_axis_data[95]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[87]_0\(0),
      O => \m_axis_data[95]_i_15_n_0\
    );
\m_axis_data[95]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[87]\(3),
      O => \m_axis_data[95]_i_16_n_0\
    );
\m_axis_data[95]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[95]_i_6_n_2\,
      O => \m_axis_data[95]_i_3_n_0\
    );
\m_axis_data[95]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__13\(14),
      O => \m_axis_data[95]_i_4_n_0\
    );
\m_axis_data[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__13\(13),
      O => \m_axis_data[95]_i_5_n_0\
    );
\m_axis_data_reg[91]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[91]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[95]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[95]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[91]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[91]_i_19_n_5\,
      O(3 downto 0) => \C__13\(9 downto 6),
      S(3) => \m_axis_data[91]_i_20_n_0\,
      S(2) => \m_axis_data[91]_i_21_n_0\,
      S(1) => \m_axis_data[91]_i_22_n_0\,
      S(0) => \m_axis_data[91]_i_23_n_0\
    );
\m_axis_data_reg[91]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[91]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[91]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[91]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__13\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[91]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[91]_i_24_n_0\,
      S(2) => \m_axis_data[91]_i_25_n_0\,
      S(1) => \m_axis_data[91]_i_26_n_0\,
      S(0) => \m_axis_data[91]_i_27_n_0\
    );
\m_axis_data_reg[91]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[91]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[91]_i_19_n_4\,
      O(2) => \m_axis_data_reg[91]_i_19_n_5\,
      O(1) => \m_axis_data_reg[91]_i_19_n_6\,
      O(0) => \m_axis_data_reg[91]_i_19_n_7\,
      S(3) => \m_axis_data[91]_i_28_n_0\,
      S(2) => \m_axis_data[91]_i_29_n_0\,
      S(1) => \m_axis_data[91]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[91]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[91]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[91]\(3 downto 0),
      S(3) => \m_axis_data[91]_i_4_n_0\,
      S(2) => \m_axis_data[91]_i_5_n_0\,
      S(1) => \m_axis_data[91]_i_6_n_0\,
      S(0) => \m_axis_data[91]_i_7_n_0\
    );
\m_axis_data_reg[91]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[91]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[91]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[91]_i_9_n_0\,
      S(2) => \m_axis_data[91]_i_10_n_0\,
      S(1) => \m_axis_data[91]_i_11_n_0\,
      S(0) => \m_axis_data[91]_i_12_n_0\
    );
\m_axis_data_reg[91]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[91]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[91]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[91]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[91]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[91]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[91]_i_14_n_0\,
      S(2) => \m_axis_data[91]_i_15_n_0\,
      S(1) => \m_axis_data[91]_i_16_n_0\,
      S(0) => \m_axis_data[91]_i_17_n_0\
    );
\m_axis_data_reg[95]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[95]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[95]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[95]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[95]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[95]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[95]_i_3_n_0\,
      S(1) => \m_axis_data[95]_i_4_n_0\,
      S(0) => \m_axis_data[95]_i_5_n_0\
    );
\m_axis_data_reg[95]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[95]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[95]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[95]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[95]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[95]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__13\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[95]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[95]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[95]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[95]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[95]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[95]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[95]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[95]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[95]_i_9_n_5\,
      O(3 downto 0) => \C__13\(13 downto 10),
      S(3) => \m_axis_data[95]_i_10_n_0\,
      S(2) => \m_axis_data[95]_i_11_n_0\,
      S(1) => \m_axis_data[95]_i_12_n_0\,
      S(0) => \m_axis_data[95]_i_13_n_0\
    );
\m_axis_data_reg[95]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[95]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[95]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[95]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[95]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[95]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[95]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[95]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[91]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[95]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[95]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[95]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[95]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[95]_i_9_n_4\,
      O(2) => \m_axis_data_reg[95]_i_9_n_5\,
      O(1) => \m_axis_data_reg[95]_i_9_n_6\,
      O(0) => \m_axis_data_reg[95]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[95]_i_14_n_0\,
      S(1) => \m_axis_data[95]_i_15_n_0\,
      S(0) => \m_axis_data[95]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_3 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[127]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[127]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grayscale_o0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axis_data_reg[119]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[115]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[119]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[108]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[111]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[111]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[111]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_3 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_3;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_3 is
  signal \C__14\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grayscale_o1 : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal grayscale_o2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \grayscale_o2__100_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[115]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[115]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[119]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[115]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[119]_i_9_n_3\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[115]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[115]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[115]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[119]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[119]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[119]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[119]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[119]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__11\ : label is "lutpair123";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__11\ : label is "lutpair122";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__11\ : label is "lutpair121";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__11\ : label is "lutpair120";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__11\ : label is "lutpair124";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__11\ : label is "lutpair123";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__11\ : label is "lutpair122";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__11\ : label is "lutpair121";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__11\ : label is "lutpair126";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__11\ : label is "lutpair125";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__11\ : label is "lutpair124";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__11\ : label is "lutpair126";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__11\ : label is "lutpair125";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__11\ : label is "lutpair142";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__11\ : label is "lutpair120";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__11\ : label is "lutpair142";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__12\ : label is "lutpair119";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__12\ : label is "lutpair119";
begin
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__0_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__0_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__0_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__0_n_0\
    );
\grayscale_o2__100_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__0_n_0\
    );
\grayscale_o2__100_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__0_n_0\
    );
\grayscale_o2__100_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__0_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__0_n_0\
    );
\grayscale_o2__100_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__0_n_0\
    );
\grayscale_o2__100_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__0_n_0\
    );
\grayscale_o2__101_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__101_carry_n_0\,
      CO(2) => \grayscale_o2__101_carry_n_1\,
      CO(1) => \grayscale_o2__101_carry_n_2\,
      CO(0) => \grayscale_o2__101_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \grayscale_o2__101_carry_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(17)
    );
\grayscale_o2__101_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry_n_0\,
      CO(3) => \grayscale_o2__101_carry__0_n_0\,
      CO(2) => \grayscale_o2__101_carry__0_n_1\,
      CO(1) => \grayscale_o2__101_carry__0_n_2\,
      CO(0) => \grayscale_o2__101_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 0) => \m_axis_data_reg[127]\(3 downto 0),
      S(3) => Q(22),
      S(2 downto 0) => \data_in_reg[119]\(2 downto 0)
    );
\grayscale_o2__101_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[119]\(2)
    );
\grayscale_o2__101_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[119]\(1)
    );
\grayscale_o2__101_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[119]\(0)
    );
\grayscale_o2__101_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[127]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__101_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data_reg[115]\(2)
    );
\grayscale_o2__101_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data_reg[115]\(1)
    );
\grayscale_o2__101_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data_reg[115]\(0)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__11_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__11_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__11_n_0\,
      DI(0) => '0',
      O(3 downto 0) => grayscale_o2(6 downto 3),
      S(3) => \grayscale_o2__119_carry_i_4__11_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__11_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__11_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__11_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__11_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__11_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__11_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__11_n_0\,
      O(3 downto 0) => grayscale_o2(10 downto 7),
      S(3) => \grayscale_o2__119_carry__0_i_5__11_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__11_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__11_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__11_n_0\
    );
\grayscale_o2__119_carry__0_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__11_n_0\
    );
\grayscale_o2__119_carry__0_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__11_n_0\
    );
\grayscale_o2__119_carry__0_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__101_carry_n_7\,
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__11_n_0\
    );
\grayscale_o2__119_carry__0_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__11_n_0\
    );
\grayscale_o2__119_carry__0_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__11_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__11_n_0\
    );
\grayscale_o2__119_carry__0_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__11_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__11_n_0\
    );
\grayscale_o2__119_carry__0_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__11_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__11_n_0\
    );
\grayscale_o2__119_carry__0_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__101_carry_n_7\,
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__11_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__11_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__11_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__11_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__11_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__11_n_0\,
      O(3 downto 0) => grayscale_o2(14 downto 11),
      S(3) => \grayscale_o2__119_carry__1_i_5__11_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__11_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__11_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__11_n_0\
    );
\grayscale_o2__119_carry__1_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__11_n_0\
    );
\grayscale_o2__119_carry__1_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__11_n_0\
    );
\grayscale_o2__119_carry__1_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__11_n_0\
    );
\grayscale_o2__119_carry__1_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__11_n_0\
    );
\grayscale_o2__119_carry__1_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__11_n_0\
    );
\grayscale_o2__119_carry__1_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__11_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__11_n_0\
    );
\grayscale_o2__119_carry__1_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__11_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__11_n_0\
    );
\grayscale_o2__119_carry__1_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__11_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__11_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__11_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => grayscale_o2(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__11_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__11_n_0\
    );
\grayscale_o2__119_carry__2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__11_n_0\
    );
\grayscale_o2__119_carry__2_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__11_n_0\
    );
\grayscale_o2__119_carry__2_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__11_n_0\
    );
\grayscale_o2__119_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__11_n_0\
    );
\grayscale_o2__119_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__11_n_0\
    );
\grayscale_o2__119_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__11_n_0\
    );
\grayscale_o2__119_carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__11_n_0\,
      O => \grayscale_o2__119_carry_i_4__11_n_0\
    );
\grayscale_o2__119_carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__11_n_0\
    );
\grayscale_o2__119_carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__11_n_0\
    );
\grayscale_o2__119_carry_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__11_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__12_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__12_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__12_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__12_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__12_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__12_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__12_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__12_n_0\
    );
\grayscale_o2__19_carry__0_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__12_n_0\
    );
\grayscale_o2__19_carry__0_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__12_n_0\
    );
\grayscale_o2__19_carry__0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__12_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__12_n_0\
    );
\grayscale_o2__19_carry__0_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__12_n_0\
    );
\grayscale_o2__19_carry__0_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__12_n_0\
    );
\grayscale_o2__19_carry__0_i_6__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__12_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__12_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__12_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__12_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__12_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__12_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__12_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__12_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__12_n_0\
    );
\grayscale_o2__19_carry__1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__12_n_0\
    );
\grayscale_o2__19_carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__12_n_0\
    );
\grayscale_o2__19_carry__1_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__12_n_0\
    );
\grayscale_o2__19_carry__1_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__12_n_0\
    );
\grayscale_o2__19_carry__1_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__12_n_0\
    );
\grayscale_o2__19_carry__1_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__12_n_0\
    );
\grayscale_o2__19_carry__1_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__12_n_0\
    );
\grayscale_o2__19_carry__1_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__12_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__12_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__12_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__12_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__12_n_0\
    );
\grayscale_o2__19_carry__2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__12_n_0\
    );
\grayscale_o2__19_carry__2_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__12_n_0\
    );
\grayscale_o2__19_carry__2_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__12_n_0\
    );
\grayscale_o2__19_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__12_n_0\
    );
\grayscale_o2__19_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__12_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1 downto 0) => grayscale_o2(2 downto 1),
      S(3) => \grayscale_o2__56_carry_i_1__1_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__1_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__12_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__1_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__1_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__1_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__1_n_0\
    );
\grayscale_o2__56_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__1_n_0\
    );
\grayscale_o2__56_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__1_n_0\
    );
\grayscale_o2__56_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__1_n_0\
    );
\grayscale_o2__56_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__1_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__12_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__12_n_0\
    );
\grayscale_o2__56_carry__1_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__12_n_0\
    );
\grayscale_o2__56_carry__1_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__12_n_0\
    );
\grayscale_o2__56_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__1_n_0\
    );
\grayscale_o2__56_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__1_n_0\
    );
\grayscale_o2__56_carry_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__12_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__12_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__12_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__12_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__12_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__12_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__12_n_0\
    );
\grayscale_o2__82_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__12_n_0\
    );
\grayscale_o2__82_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__12_n_0\
    );
\grayscale_o2__82_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__12_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__12_n_0\
    );
\grayscale_o2__82_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__12_n_0\
    );
\grayscale_o2__82_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__12_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2_carry_i_3__1_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__0_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__0_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__0_n_0\
    );
\grayscale_o2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__0_n_0\
    );
\grayscale_o2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__0_n_0\
    );
\grayscale_o2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__0_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__0_n_0\
    );
\grayscale_o2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__0_n_0\
    );
\grayscale_o2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__1_n_0\
    );
\m_axis_data[115]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(7),
      I1 => \C__14\(7),
      O => \m_axis_data[115]_i_10_n_0\
    );
\m_axis_data[115]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(6),
      I1 => \C__14\(6),
      O => \m_axis_data[115]_i_11_n_0\
    );
\m_axis_data[115]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(5),
      I1 => \C__14\(5),
      O => \m_axis_data[115]_i_12_n_0\
    );
\m_axis_data[115]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(4),
      I1 => \C__14\(4),
      O => \m_axis_data[115]_i_14_n_0\
    );
\m_axis_data[115]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(3),
      I1 => \C__14\(3),
      O => \m_axis_data[115]_i_15_n_0\
    );
\m_axis_data[115]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2(2),
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \data_in_reg[108]\(0),
      O => \m_axis_data[115]_i_16_n_0\
    );
\m_axis_data[115]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(1),
      I1 => Q(9),
      O => \m_axis_data[115]_i_17_n_0\
    );
\m_axis_data[115]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(9),
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[115]_i_20_n_0\
    );
\m_axis_data[115]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(8),
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[115]_i_21_n_0\
    );
\m_axis_data[115]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(7),
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[115]_i_22_n_0\
    );
\m_axis_data[115]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(6),
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[115]_i_23_n_0\
    );
\m_axis_data[115]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(5),
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[115]_i_24_n_0\
    );
\m_axis_data[115]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(4),
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[115]_i_25_n_0\
    );
\m_axis_data[115]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[108]\(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[115]_i_26_n_0\
    );
\m_axis_data[115]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[108]\(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[115]_i_27_n_0\
    );
\m_axis_data[115]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[111]\(2),
      O => \m_axis_data[115]_i_28_n_0\
    );
\m_axis_data[115]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[111]\(1),
      O => \m_axis_data[115]_i_29_n_0\
    );
\m_axis_data[115]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[111]\(0),
      O => \m_axis_data[115]_i_30_n_0\
    );
\m_axis_data[115]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(12),
      I1 => \C__14\(12),
      O => \m_axis_data[115]_i_4_n_0\
    );
\m_axis_data[115]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(11),
      I1 => \C__14\(11),
      O => \m_axis_data[115]_i_5_n_0\
    );
\m_axis_data[115]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(10),
      I1 => \C__14\(10),
      O => \m_axis_data[115]_i_6_n_0\
    );
\m_axis_data[115]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(9),
      I1 => \C__14\(9),
      O => \m_axis_data[115]_i_7_n_0\
    );
\m_axis_data[115]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(8),
      I1 => \C__14\(8),
      O => \m_axis_data[115]_i_9_n_0\
    );
\m_axis_data[119]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(13),
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[119]_i_10_n_0\
    );
\m_axis_data[119]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(12),
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[119]_i_11_n_0\
    );
\m_axis_data[119]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(11),
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[119]_i_12_n_0\
    );
\m_axis_data[119]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o1(10),
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[119]_i_13_n_0\
    );
\m_axis_data[119]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \data_in_reg[111]_1\(0),
      O => \m_axis_data[119]_i_14_n_0\
    );
\m_axis_data[119]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[111]_0\(0),
      O => \m_axis_data[119]_i_15_n_0\
    );
\m_axis_data[119]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[111]\(3),
      O => \m_axis_data[119]_i_16_n_0\
    );
\m_axis_data[119]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(15),
      I1 => \m_axis_data_reg[119]_i_6_n_2\,
      O => \m_axis_data[119]_i_3_n_0\
    );
\m_axis_data[119]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(14),
      I1 => \C__14\(14),
      O => \m_axis_data[119]_i_4_n_0\
    );
\m_axis_data[119]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grayscale_o2(13),
      I1 => \C__14\(13),
      O => \m_axis_data[119]_i_5_n_0\
    );
\m_axis_data_reg[115]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[115]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grayscale_o1(9 downto 6),
      O(3 downto 0) => \C__14\(9 downto 6),
      S(3) => \m_axis_data[115]_i_20_n_0\,
      S(2) => \m_axis_data[115]_i_21_n_0\,
      S(1) => \m_axis_data[115]_i_22_n_0\,
      S(0) => \m_axis_data[115]_i_23_n_0\
    );
\m_axis_data_reg[115]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[115]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => grayscale_o1(5 downto 4),
      DI(1 downto 0) => \data_in_reg[108]\(1 downto 0),
      O(3 downto 1) => \C__14\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[115]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[115]_i_24_n_0\,
      S(2) => \m_axis_data[115]_i_25_n_0\,
      S(1) => \m_axis_data[115]_i_26_n_0\,
      S(0) => \m_axis_data[115]_i_27_n_0\
    );
\m_axis_data_reg[115]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[115]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3 downto 0) => grayscale_o1(7 downto 4),
      S(3) => \m_axis_data[115]_i_28_n_0\,
      S(2) => \m_axis_data[115]_i_29_n_0\,
      S(1) => \m_axis_data[115]_i_30_n_0\,
      S(0) => \data_in_reg[108]\(2)
    );
\m_axis_data_reg[115]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[115]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grayscale_o2(12 downto 9),
      O(3 downto 0) => grayscale_o0(3 downto 0),
      S(3) => \m_axis_data[115]_i_4_n_0\,
      S(2) => \m_axis_data[115]_i_5_n_0\,
      S(1) => \m_axis_data[115]_i_6_n_0\,
      S(0) => \m_axis_data[115]_i_7_n_0\
    );
\m_axis_data_reg[115]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[115]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grayscale_o2(8 downto 5),
      O(3 downto 0) => \NLW_m_axis_data_reg[115]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[115]_i_9_n_0\,
      S(2) => \m_axis_data[115]_i_10_n_0\,
      S(1) => \m_axis_data[115]_i_11_n_0\,
      S(0) => \m_axis_data[115]_i_12_n_0\
    );
\m_axis_data_reg[115]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[115]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[115]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[115]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[115]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grayscale_o2(4 downto 1),
      O(3 downto 0) => \NLW_m_axis_data_reg[115]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[115]_i_14_n_0\,
      S(2) => \m_axis_data[115]_i_15_n_0\,
      S(1) => \m_axis_data[115]_i_16_n_0\,
      S(0) => \m_axis_data[115]_i_17_n_0\
    );
\m_axis_data_reg[119]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[119]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[119]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[119]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[119]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => grayscale_o2(15 downto 13),
      O(3 downto 0) => grayscale_o0(7 downto 4),
      S(3) => grayscale_o2(16),
      S(2) => \m_axis_data[119]_i_3_n_0\,
      S(1) => \m_axis_data[119]_i_4_n_0\,
      S(0) => \m_axis_data[119]_i_5_n_0\
    );
\m_axis_data_reg[119]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[119]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[119]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[119]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[119]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[119]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__14\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[119]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[119]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[119]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[119]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[119]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grayscale_o1(13 downto 10),
      O(3 downto 0) => \C__14\(13 downto 10),
      S(3) => \m_axis_data[119]_i_10_n_0\,
      S(2) => \m_axis_data[119]_i_11_n_0\,
      S(1) => \m_axis_data[119]_i_12_n_0\,
      S(0) => \m_axis_data[119]_i_13_n_0\
    );
\m_axis_data_reg[119]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[119]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[119]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grayscale_o1(13),
      CO(0) => \NLW_m_axis_data_reg[119]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[119]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => grayscale_o1(12),
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[119]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[115]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[119]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[119]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[119]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[119]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3 downto 0) => grayscale_o1(11 downto 8),
      S(3) => Q(14),
      S(2) => \m_axis_data[119]_i_14_n_0\,
      S(1) => \m_axis_data[119]_i_15_n_0\,
      S(0) => \m_axis_data[119]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_4 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[43]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[47]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[47]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[39]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[36]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_4 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_4;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_4 is
  signal \C__6\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__0_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__11_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[35]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[35]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[39]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_24_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[35]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[39]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__101_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[35]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[35]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[35]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[39]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[39]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[39]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[39]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[39]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[39]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[39]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__3\ : label is "lutpair59";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__3\ : label is "lutpair58";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__3\ : label is "lutpair57";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__3\ : label is "lutpair56";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__3\ : label is "lutpair60";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__3\ : label is "lutpair59";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__3\ : label is "lutpair58";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__3\ : label is "lutpair57";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__3\ : label is "lutpair62";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__3\ : label is "lutpair61";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__3\ : label is "lutpair60";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__3\ : label is "lutpair62";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__3\ : label is "lutpair61";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__3\ : label is "lutpair134";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__3\ : label is "lutpair56";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__3\ : label is "lutpair134";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__4\ : label is "lutpair55";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__4\ : label is "lutpair55";
begin
\grayscale_o2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__0_carry_n_0\,
      CO(2) => \grayscale_o2__0_carry_n_1\,
      CO(1) => \grayscale_o2__0_carry_n_2\,
      CO(0) => \grayscale_o2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \grayscale_o2__0_carry_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(1)
    );
\grayscale_o2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry_n_0\,
      CO(3) => \grayscale_o2__0_carry__0_n_0\,
      CO(2) => \grayscale_o2__0_carry__0_n_1\,
      CO(1) => \grayscale_o2__0_carry__0_n_2\,
      CO(0) => \grayscale_o2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \m_axis_data_reg[31]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \data_in_reg[23]\(2 downto 0)
    );
\grayscale_o2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[31]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__9_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__9_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__9_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__9_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__9_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__9_n_0\
    );
\grayscale_o2__100_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__9_n_0\
    );
\grayscale_o2__100_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__9_n_0\
    );
\grayscale_o2__100_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__9_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__9_n_0\
    );
\grayscale_o2__100_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__9_n_0\
    );
\grayscale_o2__100_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__9_n_0\
    );
\grayscale_o2__101_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__101_carry_n_0\,
      CO(2) => \grayscale_o2__101_carry_n_1\,
      CO(1) => \grayscale_o2__101_carry_n_2\,
      CO(0) => \grayscale_o2__101_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3 downto 1) => \m_axis_data_reg[43]\(2 downto 0),
      O(0) => \NLW_grayscale_o2__101_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \data_in_reg[36]\(2 downto 0),
      S(0) => Q(17)
    );
\grayscale_o2__101_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry_n_0\,
      CO(3) => \grayscale_o2__101_carry__0_n_0\,
      CO(2) => \grayscale_o2__101_carry__0_n_1\,
      CO(1) => \grayscale_o2__101_carry__0_n_2\,
      CO(0) => \grayscale_o2__101_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 0) => \m_axis_data_reg[47]\(3 downto 0),
      S(3) => Q(22),
      S(2 downto 0) => \data_in_reg[39]\(2 downto 0)
    );
\grayscale_o2__101_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[47]_0\(0),
      CO(0) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[47]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__3_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__3_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__3_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__3_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__3_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__3_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__3_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__3_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__3_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__3_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__3_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__3_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__3_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__3_n_0\
    );
\grayscale_o2__119_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__3_n_0\
    );
\grayscale_o2__119_carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__3_n_0\
    );
\grayscale_o2__119_carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[36]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__3_n_0\
    );
\grayscale_o2__119_carry__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__3_n_0\
    );
\grayscale_o2__119_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__3_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__3_n_0\
    );
\grayscale_o2__119_carry__0_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__3_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__3_n_0\
    );
\grayscale_o2__119_carry__0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__3_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__3_n_0\
    );
\grayscale_o2__119_carry__0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[36]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__3_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__3_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__3_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__3_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__3_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__3_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__3_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__3_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__3_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__3_n_0\
    );
\grayscale_o2__119_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__3_n_0\
    );
\grayscale_o2__119_carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__3_n_0\
    );
\grayscale_o2__119_carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__3_n_0\
    );
\grayscale_o2__119_carry__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__3_n_0\
    );
\grayscale_o2__119_carry__1_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__3_n_0\
    );
\grayscale_o2__119_carry__1_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__3_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__3_n_0\
    );
\grayscale_o2__119_carry__1_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__3_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__3_n_0\
    );
\grayscale_o2__119_carry__1_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__3_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__3_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__3_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__3_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__3_n_0\
    );
\grayscale_o2__119_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__3_n_0\
    );
\grayscale_o2__119_carry__2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__3_n_0\
    );
\grayscale_o2__119_carry__2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__3_n_0\
    );
\grayscale_o2__119_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__3_n_0\
    );
\grayscale_o2__119_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__3_n_0\
    );
\grayscale_o2__119_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__3_n_0\
    );
\grayscale_o2__119_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__3_n_0\,
      O => \grayscale_o2__119_carry_i_4__3_n_0\
    );
\grayscale_o2__119_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__3_n_0\
    );
\grayscale_o2__119_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__3_n_0\
    );
\grayscale_o2__119_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__3_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__4_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__4_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__4_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__4_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__4_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__4_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__4_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__4_n_0\
    );
\grayscale_o2__19_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__4_n_0\
    );
\grayscale_o2__19_carry__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__4_n_0\
    );
\grayscale_o2__19_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__4_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__4_n_0\
    );
\grayscale_o2__19_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__4_n_0\
    );
\grayscale_o2__19_carry__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__4_n_0\
    );
\grayscale_o2__19_carry__0_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__4_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__4_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__4_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__4_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__4_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__4_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__4_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__4_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__4_n_0\
    );
\grayscale_o2__19_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__4_n_0\
    );
\grayscale_o2__19_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__4_n_0\
    );
\grayscale_o2__19_carry__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__4_n_0\
    );
\grayscale_o2__19_carry__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__4_n_0\
    );
\grayscale_o2__19_carry__1_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__4_n_0\
    );
\grayscale_o2__19_carry__1_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__4_n_0\
    );
\grayscale_o2__19_carry__1_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__4_n_0\
    );
\grayscale_o2__19_carry__1_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__4_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__4_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__4_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__4_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__4_n_0\
    );
\grayscale_o2__19_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__4_n_0\
    );
\grayscale_o2__19_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__4_n_0\
    );
\grayscale_o2__19_carry__2_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__4_n_0\
    );
\grayscale_o2__19_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \grayscale_o2__0_carry_n_7\,
      O => \grayscale_o2__19_carry_i_1__4_n_0\
    );
\grayscale_o2__19_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__4_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__10_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__10_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__4_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__10_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__10_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__10_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__10_n_0\
    );
\grayscale_o2__56_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__10_n_0\
    );
\grayscale_o2__56_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__10_n_0\
    );
\grayscale_o2__56_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__10_n_0\
    );
\grayscale_o2__56_carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__10_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__4_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__4_n_0\
    );
\grayscale_o2__56_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__4_n_0\
    );
\grayscale_o2__56_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__4_n_0\
    );
\grayscale_o2__56_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__10_n_0\
    );
\grayscale_o2__56_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__10_n_0\
    );
\grayscale_o2__56_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__4_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__4_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__4_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__4_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__4_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__4_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__4_n_0\
    );
\grayscale_o2__82_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__4_n_0\
    );
\grayscale_o2__82_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__4_n_0\
    );
\grayscale_o2__82_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__4_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__4_n_0\
    );
\grayscale_o2__82_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__4_n_0\
    );
\grayscale_o2__82_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__4_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__10_n_0\,
      S(2) => \grayscale_o2_carry_i_2__10_n_0\,
      S(1) => \grayscale_o2_carry_i_3__11_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__10_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__10_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__10_n_0\
    );
\grayscale_o2_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__10_n_0\
    );
\grayscale_o2_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__10_n_0\
    );
\grayscale_o2_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__10_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__10_n_0\
    );
\grayscale_o2_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__10_n_0\
    );
\grayscale_o2_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__11_n_0\
    );
\m_axis_data[35]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__6\(7),
      O => \m_axis_data[35]_i_10_n_0\
    );
\m_axis_data[35]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__6\(6),
      O => \m_axis_data[35]_i_11_n_0\
    );
\m_axis_data[35]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__6\(5),
      O => \m_axis_data[35]_i_12_n_0\
    );
\m_axis_data[35]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__6\(4),
      O => \m_axis_data[35]_i_14_n_0\
    );
\m_axis_data[35]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__6\(3),
      O => \m_axis_data[35]_i_15_n_0\
    );
\m_axis_data[35]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \m_axis_data_reg[35]_i_24_n_6\,
      O => \m_axis_data[35]_i_16_n_0\
    );
\m_axis_data[35]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => \data_in_reg[28]\(0),
      O => \m_axis_data[35]_i_17_n_0\
    );
\m_axis_data[35]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[35]_i_20_n_0\
    );
\m_axis_data[35]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[35]_i_21_n_0\
    );
\m_axis_data[35]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[35]_i_22_n_0\
    );
\m_axis_data[35]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[35]_i_23_n_0\
    );
\m_axis_data[35]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[35]_i_25_n_0\
    );
\m_axis_data[35]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[35]_i_26_n_0\
    );
\m_axis_data[35]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_24_n_5\,
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[35]_i_27_n_0\
    );
\m_axis_data[35]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[35]_i_24_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[35]_i_28_n_0\
    );
\m_axis_data[35]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \m_axis_data_reg[39]_i_18_n_5\,
      O => \m_axis_data[35]_i_29_n_0\
    );
\m_axis_data[35]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \m_axis_data_reg[39]_i_18_n_6\,
      O => \m_axis_data[35]_i_30_n_0\
    );
\m_axis_data[35]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \m_axis_data_reg[39]_i_18_n_7\,
      O => \m_axis_data[35]_i_31_n_0\
    );
\m_axis_data[35]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data[35]_i_32_n_0\
    );
\m_axis_data[35]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data[35]_i_33_n_0\
    );
\m_axis_data[35]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data[35]_i_34_n_0\
    );
\m_axis_data[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__6\(12),
      O => \m_axis_data[35]_i_4_n_0\
    );
\m_axis_data[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__6\(11),
      O => \m_axis_data[35]_i_5_n_0\
    );
\m_axis_data[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__6\(10),
      O => \m_axis_data[35]_i_6_n_0\
    );
\m_axis_data[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__6\(9),
      O => \m_axis_data[35]_i_7_n_0\
    );
\m_axis_data[35]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__6\(8),
      O => \m_axis_data[35]_i_9_n_0\
    );
\m_axis_data[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[39]_i_10_n_0\
    );
\m_axis_data[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[39]_i_11_n_0\
    );
\m_axis_data[39]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[39]_i_12_n_0\
    );
\m_axis_data[39]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[39]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[39]_i_13_n_0\
    );
\m_axis_data[39]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \m_axis_data_reg[39]_i_17_n_2\,
      O => \m_axis_data[39]_i_14_n_0\
    );
\m_axis_data[39]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \m_axis_data_reg[39]_i_17_n_7\,
      O => \m_axis_data[39]_i_15_n_0\
    );
\m_axis_data[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \m_axis_data_reg[39]_i_18_n_4\,
      O => \m_axis_data[39]_i_16_n_0\
    );
\m_axis_data[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data[39]_i_19_n_0\
    );
\m_axis_data[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data[39]_i_20_n_0\
    );
\m_axis_data[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data[39]_i_21_n_0\
    );
\m_axis_data[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[39]_i_6_n_2\,
      O => \m_axis_data[39]_i_3_n_0\
    );
\m_axis_data[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__6\(14),
      O => \m_axis_data[39]_i_4_n_0\
    );
\m_axis_data[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__6\(13),
      O => \m_axis_data[39]_i_5_n_0\
    );
\m_axis_data_reg[35]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[35]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[39]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[39]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[35]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[35]_i_19_n_5\,
      O(3 downto 0) => \C__6\(9 downto 6),
      S(3) => \m_axis_data[35]_i_20_n_0\,
      S(2) => \m_axis_data[35]_i_21_n_0\,
      S(1) => \m_axis_data[35]_i_22_n_0\,
      S(0) => \m_axis_data[35]_i_23_n_0\
    );
\m_axis_data_reg[35]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[35]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[35]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[35]_i_19_n_7\,
      DI(1) => \m_axis_data_reg[35]_i_24_n_5\,
      DI(0) => \m_axis_data_reg[35]_i_24_n_6\,
      O(3 downto 1) => \C__6\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[35]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[35]_i_25_n_0\,
      S(2) => \m_axis_data[35]_i_26_n_0\,
      S(1) => \m_axis_data[35]_i_27_n_0\,
      S(0) => \m_axis_data[35]_i_28_n_0\
    );
\m_axis_data_reg[35]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[35]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[35]_i_19_n_4\,
      O(2) => \m_axis_data_reg[35]_i_19_n_5\,
      O(1) => \m_axis_data_reg[35]_i_19_n_6\,
      O(0) => \m_axis_data_reg[35]_i_19_n_7\,
      S(3) => \m_axis_data[35]_i_29_n_0\,
      S(2) => \m_axis_data[35]_i_30_n_0\,
      S(1) => \m_axis_data[35]_i_31_n_0\,
      S(0) => \m_axis_data_reg[35]_i_24_n_4\
    );
\m_axis_data_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[35]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[35]\(3 downto 0),
      S(3) => \m_axis_data[35]_i_4_n_0\,
      S(2) => \m_axis_data[35]_i_5_n_0\,
      S(1) => \m_axis_data[35]_i_6_n_0\,
      S(0) => \m_axis_data[35]_i_7_n_0\
    );
\m_axis_data_reg[35]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[35]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(12 downto 10),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[35]_i_24_n_4\,
      O(2) => \m_axis_data_reg[35]_i_24_n_5\,
      O(1) => \m_axis_data_reg[35]_i_24_n_6\,
      O(0) => \NLW_m_axis_data_reg[35]_i_24_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[35]_i_32_n_0\,
      S(2) => \m_axis_data[35]_i_33_n_0\,
      S(1) => \m_axis_data[35]_i_34_n_0\,
      S(0) => Q(9)
    );
\m_axis_data_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[35]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[35]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[35]_i_9_n_0\,
      S(2) => \m_axis_data[35]_i_10_n_0\,
      S(1) => \m_axis_data[35]_i_11_n_0\,
      S(0) => \m_axis_data[35]_i_12_n_0\
    );
\m_axis_data_reg[35]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[35]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[35]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[35]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[35]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[35]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[35]_i_14_n_0\,
      S(2) => \m_axis_data[35]_i_15_n_0\,
      S(1) => \m_axis_data[35]_i_16_n_0\,
      S(0) => \m_axis_data[35]_i_17_n_0\
    );
\m_axis_data_reg[39]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[39]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[39]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[39]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[39]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[39]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[39]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[39]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[39]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[39]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[39]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[39]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(15 downto 13),
      O(3) => \m_axis_data_reg[39]_i_18_n_4\,
      O(2) => \m_axis_data_reg[39]_i_18_n_5\,
      O(1) => \m_axis_data_reg[39]_i_18_n_6\,
      O(0) => \m_axis_data_reg[39]_i_18_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[39]_i_19_n_0\,
      S(1) => \m_axis_data[39]_i_20_n_0\,
      S(0) => \m_axis_data[39]_i_21_n_0\
    );
\m_axis_data_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[39]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[39]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[39]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[39]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[39]_i_3_n_0\,
      S(1) => \m_axis_data[39]_i_4_n_0\,
      S(0) => \m_axis_data[39]_i_5_n_0\
    );
\m_axis_data_reg[39]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[39]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[39]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[39]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[39]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[39]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__6\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[39]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[39]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[39]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[39]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[39]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[39]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[39]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[39]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[39]_i_9_n_5\,
      O(3 downto 0) => \C__6\(13 downto 10),
      S(3) => \m_axis_data[39]_i_10_n_0\,
      S(2) => \m_axis_data[39]_i_11_n_0\,
      S(1) => \m_axis_data[39]_i_12_n_0\,
      S(0) => \m_axis_data[39]_i_13_n_0\
    );
\m_axis_data_reg[39]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[39]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[39]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[39]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[39]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[39]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[39]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[39]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[35]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[39]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[39]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[39]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[39]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[39]_i_9_n_4\,
      O(2) => \m_axis_data_reg[39]_i_9_n_5\,
      O(1) => \m_axis_data_reg[39]_i_9_n_6\,
      O(0) => \m_axis_data_reg[39]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[39]_i_14_n_0\,
      S(1) => \m_axis_data[39]_i_15_n_0\,
      S(0) => \m_axis_data[39]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_5 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[55]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[67]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[71]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[71]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[59]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[63]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[47]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[60]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[63]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[60]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[52]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_5 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_5;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_5 is
  signal \C__7\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__0_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__12_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[59]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[59]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[63]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_24_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[59]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[63]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__101_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[59]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[59]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[59]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[59]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[63]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[63]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[63]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[63]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[63]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[63]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__4\ : label is "lutpair67";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__4\ : label is "lutpair66";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__4\ : label is "lutpair65";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__4\ : label is "lutpair64";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__4\ : label is "lutpair68";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__4\ : label is "lutpair67";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__4\ : label is "lutpair66";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__4\ : label is "lutpair65";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__4\ : label is "lutpair70";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__4\ : label is "lutpair69";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__4\ : label is "lutpair68";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__4\ : label is "lutpair70";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__4\ : label is "lutpair69";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__4\ : label is "lutpair135";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__4\ : label is "lutpair64";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__4\ : label is "lutpair135";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__5\ : label is "lutpair63";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__5\ : label is "lutpair63";
begin
\grayscale_o2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__0_carry_n_0\,
      CO(2) => \grayscale_o2__0_carry_n_1\,
      CO(1) => \grayscale_o2__0_carry_n_2\,
      CO(0) => \grayscale_o2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \grayscale_o2__0_carry_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(1)
    );
\grayscale_o2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry_n_0\,
      CO(3) => \grayscale_o2__0_carry__0_n_0\,
      CO(2) => \grayscale_o2__0_carry__0_n_1\,
      CO(1) => \grayscale_o2__0_carry__0_n_2\,
      CO(0) => \grayscale_o2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \m_axis_data_reg[55]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \data_in_reg[47]\(2 downto 0)
    );
\grayscale_o2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[55]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__10_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__10_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__10_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__10_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__10_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__10_n_0\
    );
\grayscale_o2__100_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__10_n_0\
    );
\grayscale_o2__100_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__10_n_0\
    );
\grayscale_o2__100_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__10_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__10_n_0\
    );
\grayscale_o2__100_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__10_n_0\
    );
\grayscale_o2__100_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__10_n_0\
    );
\grayscale_o2__101_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__101_carry_n_0\,
      CO(2) => \grayscale_o2__101_carry_n_1\,
      CO(1) => \grayscale_o2__101_carry_n_2\,
      CO(0) => \grayscale_o2__101_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3 downto 1) => \m_axis_data_reg[67]\(2 downto 0),
      O(0) => \NLW_grayscale_o2__101_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \data_in_reg[60]\(2 downto 0),
      S(0) => Q(17)
    );
\grayscale_o2__101_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry_n_0\,
      CO(3) => \grayscale_o2__101_carry__0_n_0\,
      CO(2) => \grayscale_o2__101_carry__0_n_1\,
      CO(1) => \grayscale_o2__101_carry__0_n_2\,
      CO(0) => \grayscale_o2__101_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 0) => \m_axis_data_reg[71]\(3 downto 0),
      S(3) => Q(22),
      S(2 downto 0) => \data_in_reg[63]\(2 downto 0)
    );
\grayscale_o2__101_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[71]_0\(0),
      CO(0) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[71]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__4_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__4_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__4_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__4_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__4_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__4_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__4_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__4_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__4_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__4_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__4_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__4_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__4_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__4_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__4_n_0\
    );
\grayscale_o2__119_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__4_n_0\
    );
\grayscale_o2__119_carry__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__4_n_0\
    );
\grayscale_o2__119_carry__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[60]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__4_n_0\
    );
\grayscale_o2__119_carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__4_n_0\
    );
\grayscale_o2__119_carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__4_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__4_n_0\
    );
\grayscale_o2__119_carry__0_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__4_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__4_n_0\
    );
\grayscale_o2__119_carry__0_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__4_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__4_n_0\
    );
\grayscale_o2__119_carry__0_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[60]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__4_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__4_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__4_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__4_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__4_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__4_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__4_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__4_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__4_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__4_n_0\
    );
\grayscale_o2__119_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__4_n_0\
    );
\grayscale_o2__119_carry__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__4_n_0\
    );
\grayscale_o2__119_carry__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__4_n_0\
    );
\grayscale_o2__119_carry__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__4_n_0\
    );
\grayscale_o2__119_carry__1_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__4_n_0\
    );
\grayscale_o2__119_carry__1_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__4_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__4_n_0\
    );
\grayscale_o2__119_carry__1_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__4_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__4_n_0\
    );
\grayscale_o2__119_carry__1_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__4_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__4_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__4_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__4_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__4_n_0\
    );
\grayscale_o2__119_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__4_n_0\
    );
\grayscale_o2__119_carry__2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__4_n_0\
    );
\grayscale_o2__119_carry__2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__4_n_0\
    );
\grayscale_o2__119_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__4_n_0\
    );
\grayscale_o2__119_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__4_n_0\
    );
\grayscale_o2__119_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__4_n_0\
    );
\grayscale_o2__119_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__4_n_0\,
      O => \grayscale_o2__119_carry_i_4__4_n_0\
    );
\grayscale_o2__119_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__4_n_0\
    );
\grayscale_o2__119_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__4_n_0\
    );
\grayscale_o2__119_carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__4_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__5_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__5_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__5_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__5_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__5_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__5_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__5_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__5_n_0\
    );
\grayscale_o2__19_carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__5_n_0\
    );
\grayscale_o2__19_carry__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__5_n_0\
    );
\grayscale_o2__19_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__5_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__5_n_0\
    );
\grayscale_o2__19_carry__0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__5_n_0\
    );
\grayscale_o2__19_carry__0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__5_n_0\
    );
\grayscale_o2__19_carry__0_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__5_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__5_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__5_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__5_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__5_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__5_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__5_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__5_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__5_n_0\
    );
\grayscale_o2__19_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__5_n_0\
    );
\grayscale_o2__19_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__5_n_0\
    );
\grayscale_o2__19_carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__5_n_0\
    );
\grayscale_o2__19_carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__5_n_0\
    );
\grayscale_o2__19_carry__1_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__5_n_0\
    );
\grayscale_o2__19_carry__1_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__5_n_0\
    );
\grayscale_o2__19_carry__1_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__5_n_0\
    );
\grayscale_o2__19_carry__1_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__5_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__5_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__5_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__5_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__5_n_0\
    );
\grayscale_o2__19_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__5_n_0\
    );
\grayscale_o2__19_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__5_n_0\
    );
\grayscale_o2__19_carry__2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__5_n_0\
    );
\grayscale_o2__19_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \grayscale_o2__0_carry_n_7\,
      O => \grayscale_o2__19_carry_i_1__5_n_0\
    );
\grayscale_o2__19_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__5_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__7_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__7_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__5_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__7_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__7_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__7_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__7_n_0\
    );
\grayscale_o2__56_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__7_n_0\
    );
\grayscale_o2__56_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__7_n_0\
    );
\grayscale_o2__56_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__7_n_0\
    );
\grayscale_o2__56_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__7_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__5_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__5_n_0\
    );
\grayscale_o2__56_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__5_n_0\
    );
\grayscale_o2__56_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__5_n_0\
    );
\grayscale_o2__56_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__7_n_0\
    );
\grayscale_o2__56_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__7_n_0\
    );
\grayscale_o2__56_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__5_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__5_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__5_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__5_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__5_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__5_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__5_n_0\
    );
\grayscale_o2__82_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__5_n_0\
    );
\grayscale_o2__82_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__5_n_0\
    );
\grayscale_o2__82_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__5_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__5_n_0\
    );
\grayscale_o2__82_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__5_n_0\
    );
\grayscale_o2__82_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__5_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__11_n_0\,
      S(2) => \grayscale_o2_carry_i_2__11_n_0\,
      S(1) => \grayscale_o2_carry_i_3__12_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__11_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__11_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__11_n_0\
    );
\grayscale_o2_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__11_n_0\
    );
\grayscale_o2_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__11_n_0\
    );
\grayscale_o2_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__11_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__11_n_0\
    );
\grayscale_o2_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__11_n_0\
    );
\grayscale_o2_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__12_n_0\
    );
\m_axis_data[59]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__7\(7),
      O => \m_axis_data[59]_i_10_n_0\
    );
\m_axis_data[59]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__7\(6),
      O => \m_axis_data[59]_i_11_n_0\
    );
\m_axis_data[59]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__7\(5),
      O => \m_axis_data[59]_i_12_n_0\
    );
\m_axis_data[59]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__7\(4),
      O => \m_axis_data[59]_i_14_n_0\
    );
\m_axis_data[59]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__7\(3),
      O => \m_axis_data[59]_i_15_n_0\
    );
\m_axis_data[59]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \m_axis_data_reg[59]_i_24_n_6\,
      O => \m_axis_data[59]_i_16_n_0\
    );
\m_axis_data[59]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => \data_in_reg[52]\(0),
      O => \m_axis_data[59]_i_17_n_0\
    );
\m_axis_data[59]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[59]_i_20_n_0\
    );
\m_axis_data[59]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[59]_i_21_n_0\
    );
\m_axis_data[59]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[59]_i_22_n_0\
    );
\m_axis_data[59]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[59]_i_23_n_0\
    );
\m_axis_data[59]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[59]_i_25_n_0\
    );
\m_axis_data[59]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[59]_i_26_n_0\
    );
\m_axis_data[59]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_24_n_5\,
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[59]_i_27_n_0\
    );
\m_axis_data[59]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[59]_i_24_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[59]_i_28_n_0\
    );
\m_axis_data[59]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \m_axis_data_reg[63]_i_18_n_5\,
      O => \m_axis_data[59]_i_29_n_0\
    );
\m_axis_data[59]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \m_axis_data_reg[63]_i_18_n_6\,
      O => \m_axis_data[59]_i_30_n_0\
    );
\m_axis_data[59]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \m_axis_data_reg[63]_i_18_n_7\,
      O => \m_axis_data[59]_i_31_n_0\
    );
\m_axis_data[59]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data[59]_i_32_n_0\
    );
\m_axis_data[59]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data[59]_i_33_n_0\
    );
\m_axis_data[59]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data[59]_i_34_n_0\
    );
\m_axis_data[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__7\(12),
      O => \m_axis_data[59]_i_4_n_0\
    );
\m_axis_data[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__7\(11),
      O => \m_axis_data[59]_i_5_n_0\
    );
\m_axis_data[59]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__7\(10),
      O => \m_axis_data[59]_i_6_n_0\
    );
\m_axis_data[59]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__7\(9),
      O => \m_axis_data[59]_i_7_n_0\
    );
\m_axis_data[59]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__7\(8),
      O => \m_axis_data[59]_i_9_n_0\
    );
\m_axis_data[63]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[63]_i_10_n_0\
    );
\m_axis_data[63]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[63]_i_11_n_0\
    );
\m_axis_data[63]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[63]_i_12_n_0\
    );
\m_axis_data[63]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[63]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[63]_i_13_n_0\
    );
\m_axis_data[63]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \m_axis_data_reg[63]_i_17_n_2\,
      O => \m_axis_data[63]_i_14_n_0\
    );
\m_axis_data[63]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \m_axis_data_reg[63]_i_17_n_7\,
      O => \m_axis_data[63]_i_15_n_0\
    );
\m_axis_data[63]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \m_axis_data_reg[63]_i_18_n_4\,
      O => \m_axis_data[63]_i_16_n_0\
    );
\m_axis_data[63]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data[63]_i_19_n_0\
    );
\m_axis_data[63]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data[63]_i_20_n_0\
    );
\m_axis_data[63]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data[63]_i_21_n_0\
    );
\m_axis_data[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[63]_i_6_n_2\,
      O => \m_axis_data[63]_i_3_n_0\
    );
\m_axis_data[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__7\(14),
      O => \m_axis_data[63]_i_4_n_0\
    );
\m_axis_data[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__7\(13),
      O => \m_axis_data[63]_i_5_n_0\
    );
\m_axis_data_reg[59]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[59]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[63]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[63]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[59]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[59]_i_19_n_5\,
      O(3 downto 0) => \C__7\(9 downto 6),
      S(3) => \m_axis_data[59]_i_20_n_0\,
      S(2) => \m_axis_data[59]_i_21_n_0\,
      S(1) => \m_axis_data[59]_i_22_n_0\,
      S(0) => \m_axis_data[59]_i_23_n_0\
    );
\m_axis_data_reg[59]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[59]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[59]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[59]_i_19_n_7\,
      DI(1) => \m_axis_data_reg[59]_i_24_n_5\,
      DI(0) => \m_axis_data_reg[59]_i_24_n_6\,
      O(3 downto 1) => \C__7\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[59]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[59]_i_25_n_0\,
      S(2) => \m_axis_data[59]_i_26_n_0\,
      S(1) => \m_axis_data[59]_i_27_n_0\,
      S(0) => \m_axis_data[59]_i_28_n_0\
    );
\m_axis_data_reg[59]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[59]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[59]_i_19_n_4\,
      O(2) => \m_axis_data_reg[59]_i_19_n_5\,
      O(1) => \m_axis_data_reg[59]_i_19_n_6\,
      O(0) => \m_axis_data_reg[59]_i_19_n_7\,
      S(3) => \m_axis_data[59]_i_29_n_0\,
      S(2) => \m_axis_data[59]_i_30_n_0\,
      S(1) => \m_axis_data[59]_i_31_n_0\,
      S(0) => \m_axis_data_reg[59]_i_24_n_4\
    );
\m_axis_data_reg[59]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[59]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[59]\(3 downto 0),
      S(3) => \m_axis_data[59]_i_4_n_0\,
      S(2) => \m_axis_data[59]_i_5_n_0\,
      S(1) => \m_axis_data[59]_i_6_n_0\,
      S(0) => \m_axis_data[59]_i_7_n_0\
    );
\m_axis_data_reg[59]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[59]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(12 downto 10),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[59]_i_24_n_4\,
      O(2) => \m_axis_data_reg[59]_i_24_n_5\,
      O(1) => \m_axis_data_reg[59]_i_24_n_6\,
      O(0) => \NLW_m_axis_data_reg[59]_i_24_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[59]_i_32_n_0\,
      S(2) => \m_axis_data[59]_i_33_n_0\,
      S(1) => \m_axis_data[59]_i_34_n_0\,
      S(0) => Q(9)
    );
\m_axis_data_reg[59]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[59]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[59]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[59]_i_9_n_0\,
      S(2) => \m_axis_data[59]_i_10_n_0\,
      S(1) => \m_axis_data[59]_i_11_n_0\,
      S(0) => \m_axis_data[59]_i_12_n_0\
    );
\m_axis_data_reg[59]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[59]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[59]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[59]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[59]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[59]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[59]_i_14_n_0\,
      S(2) => \m_axis_data[59]_i_15_n_0\,
      S(1) => \m_axis_data[59]_i_16_n_0\,
      S(0) => \m_axis_data[59]_i_17_n_0\
    );
\m_axis_data_reg[63]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[63]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[63]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[63]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[63]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[63]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[63]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[63]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[63]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[63]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[63]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[63]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(15 downto 13),
      O(3) => \m_axis_data_reg[63]_i_18_n_4\,
      O(2) => \m_axis_data_reg[63]_i_18_n_5\,
      O(1) => \m_axis_data_reg[63]_i_18_n_6\,
      O(0) => \m_axis_data_reg[63]_i_18_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[63]_i_19_n_0\,
      S(1) => \m_axis_data[63]_i_20_n_0\,
      S(0) => \m_axis_data[63]_i_21_n_0\
    );
\m_axis_data_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[63]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[63]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[63]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[63]_i_3_n_0\,
      S(1) => \m_axis_data[63]_i_4_n_0\,
      S(0) => \m_axis_data[63]_i_5_n_0\
    );
\m_axis_data_reg[63]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[63]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[63]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[63]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[63]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[63]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__7\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[63]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[63]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[63]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[63]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[63]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[63]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[63]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[63]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[63]_i_9_n_5\,
      O(3 downto 0) => \C__7\(13 downto 10),
      S(3) => \m_axis_data[63]_i_10_n_0\,
      S(2) => \m_axis_data[63]_i_11_n_0\,
      S(1) => \m_axis_data[63]_i_12_n_0\,
      S(0) => \m_axis_data[63]_i_13_n_0\
    );
\m_axis_data_reg[63]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[63]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[63]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[63]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[63]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[63]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[63]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[63]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[59]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[63]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[63]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[63]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[63]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[63]_i_9_n_4\,
      O(2) => \m_axis_data_reg[63]_i_9_n_5\,
      O(1) => \m_axis_data_reg[63]_i_9_n_6\,
      O(0) => \m_axis_data_reg[63]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[63]_i_14_n_0\,
      S(1) => \m_axis_data[63]_i_15_n_0\,
      S(0) => \m_axis_data[63]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_6 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[79]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[91]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[95]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[95]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[95]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[83]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[87]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[71]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[84]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[87]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[84]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[76]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_6 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_6;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_6 is
  signal \C__8\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__0_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__13_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[83]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[83]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[87]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_24_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[83]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[87]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__101_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[83]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[83]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[83]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[83]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[87]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[87]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[87]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[87]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[87]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[87]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[87]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__5\ : label is "lutpair75";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__5\ : label is "lutpair74";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__5\ : label is "lutpair73";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__5\ : label is "lutpair72";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__5\ : label is "lutpair76";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__5\ : label is "lutpair75";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__5\ : label is "lutpair74";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__5\ : label is "lutpair73";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__5\ : label is "lutpair78";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__5\ : label is "lutpair77";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__5\ : label is "lutpair76";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__5\ : label is "lutpair78";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__5\ : label is "lutpair77";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__5\ : label is "lutpair136";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__5\ : label is "lutpair72";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__5\ : label is "lutpair136";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__6\ : label is "lutpair71";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__6\ : label is "lutpair71";
begin
\grayscale_o2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__0_carry_n_0\,
      CO(2) => \grayscale_o2__0_carry_n_1\,
      CO(1) => \grayscale_o2__0_carry_n_2\,
      CO(0) => \grayscale_o2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \grayscale_o2__0_carry_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(1)
    );
\grayscale_o2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry_n_0\,
      CO(3) => \grayscale_o2__0_carry__0_n_0\,
      CO(2) => \grayscale_o2__0_carry__0_n_1\,
      CO(1) => \grayscale_o2__0_carry__0_n_2\,
      CO(0) => \grayscale_o2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \m_axis_data_reg[79]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \data_in_reg[71]\(2 downto 0)
    );
\grayscale_o2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[79]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__11_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__11_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__11_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__11_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__11_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__11_n_0\
    );
\grayscale_o2__100_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__11_n_0\
    );
\grayscale_o2__100_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__11_n_0\
    );
\grayscale_o2__100_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__11_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__11_n_0\
    );
\grayscale_o2__100_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__11_n_0\
    );
\grayscale_o2__100_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__11_n_0\
    );
\grayscale_o2__101_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__101_carry_n_0\,
      CO(2) => \grayscale_o2__101_carry_n_1\,
      CO(1) => \grayscale_o2__101_carry_n_2\,
      CO(0) => \grayscale_o2__101_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3 downto 1) => \m_axis_data_reg[91]\(2 downto 0),
      O(0) => \NLW_grayscale_o2__101_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \data_in_reg[84]\(2 downto 0),
      S(0) => Q(17)
    );
\grayscale_o2__101_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry_n_0\,
      CO(3) => \grayscale_o2__101_carry__0_n_0\,
      CO(2) => \grayscale_o2__101_carry__0_n_1\,
      CO(1) => \grayscale_o2__101_carry__0_n_2\,
      CO(0) => \grayscale_o2__101_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 0) => \m_axis_data_reg[95]\(3 downto 0),
      S(3) => Q(22),
      S(2 downto 0) => \data_in_reg[87]\(2 downto 0)
    );
\grayscale_o2__101_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[95]_0\(0),
      CO(0) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[95]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__5_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__5_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__5_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__5_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__5_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__5_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__5_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__5_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__5_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__5_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__5_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__5_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__5_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__5_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__5_n_0\
    );
\grayscale_o2__119_carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__5_n_0\
    );
\grayscale_o2__119_carry__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__5_n_0\
    );
\grayscale_o2__119_carry__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[84]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__5_n_0\
    );
\grayscale_o2__119_carry__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__5_n_0\
    );
\grayscale_o2__119_carry__0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__5_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__5_n_0\
    );
\grayscale_o2__119_carry__0_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__5_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__5_n_0\
    );
\grayscale_o2__119_carry__0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__5_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__5_n_0\
    );
\grayscale_o2__119_carry__0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[84]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__5_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__5_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__5_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__5_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__5_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__5_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__5_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__5_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__5_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__5_n_0\
    );
\grayscale_o2__119_carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__5_n_0\
    );
\grayscale_o2__119_carry__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__5_n_0\
    );
\grayscale_o2__119_carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__5_n_0\
    );
\grayscale_o2__119_carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__5_n_0\
    );
\grayscale_o2__119_carry__1_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__5_n_0\
    );
\grayscale_o2__119_carry__1_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__5_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__5_n_0\
    );
\grayscale_o2__119_carry__1_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__5_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__5_n_0\
    );
\grayscale_o2__119_carry__1_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__5_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__5_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__5_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__5_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__5_n_0\
    );
\grayscale_o2__119_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__5_n_0\
    );
\grayscale_o2__119_carry__2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__5_n_0\
    );
\grayscale_o2__119_carry__2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__5_n_0\
    );
\grayscale_o2__119_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__5_n_0\
    );
\grayscale_o2__119_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__5_n_0\
    );
\grayscale_o2__119_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__5_n_0\
    );
\grayscale_o2__119_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__5_n_0\,
      O => \grayscale_o2__119_carry_i_4__5_n_0\
    );
\grayscale_o2__119_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__5_n_0\
    );
\grayscale_o2__119_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__5_n_0\
    );
\grayscale_o2__119_carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__5_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__6_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__6_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__6_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__6_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__6_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__6_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__6_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__6_n_0\
    );
\grayscale_o2__19_carry__0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__6_n_0\
    );
\grayscale_o2__19_carry__0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__6_n_0\
    );
\grayscale_o2__19_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__6_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__6_n_0\
    );
\grayscale_o2__19_carry__0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__6_n_0\
    );
\grayscale_o2__19_carry__0_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__6_n_0\
    );
\grayscale_o2__19_carry__0_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__6_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__6_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__6_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__6_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__6_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__6_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__6_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__6_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__6_n_0\
    );
\grayscale_o2__19_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__6_n_0\
    );
\grayscale_o2__19_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__6_n_0\
    );
\grayscale_o2__19_carry__1_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__6_n_0\
    );
\grayscale_o2__19_carry__1_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__6_n_0\
    );
\grayscale_o2__19_carry__1_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__6_n_0\
    );
\grayscale_o2__19_carry__1_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__6_n_0\
    );
\grayscale_o2__19_carry__1_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__6_n_0\
    );
\grayscale_o2__19_carry__1_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__6_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__6_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__6_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__6_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__6_n_0\
    );
\grayscale_o2__19_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__6_n_0\
    );
\grayscale_o2__19_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__6_n_0\
    );
\grayscale_o2__19_carry__2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__6_n_0\
    );
\grayscale_o2__19_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \grayscale_o2__0_carry_n_7\,
      O => \grayscale_o2__19_carry_i_1__6_n_0\
    );
\grayscale_o2__19_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__6_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__4_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__4_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__6_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__4_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__4_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__4_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__4_n_0\
    );
\grayscale_o2__56_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__4_n_0\
    );
\grayscale_o2__56_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__4_n_0\
    );
\grayscale_o2__56_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__4_n_0\
    );
\grayscale_o2__56_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__4_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__6_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__6_n_0\
    );
\grayscale_o2__56_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__6_n_0\
    );
\grayscale_o2__56_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__6_n_0\
    );
\grayscale_o2__56_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__4_n_0\
    );
\grayscale_o2__56_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__4_n_0\
    );
\grayscale_o2__56_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__6_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__6_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__6_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__6_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__6_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__6_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__6_n_0\
    );
\grayscale_o2__82_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__6_n_0\
    );
\grayscale_o2__82_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__6_n_0\
    );
\grayscale_o2__82_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__6_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__6_n_0\
    );
\grayscale_o2__82_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__6_n_0\
    );
\grayscale_o2__82_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__6_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__12_n_0\,
      S(2) => \grayscale_o2_carry_i_2__12_n_0\,
      S(1) => \grayscale_o2_carry_i_3__13_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__12_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__12_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__12_n_0\
    );
\grayscale_o2_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__12_n_0\
    );
\grayscale_o2_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__12_n_0\
    );
\grayscale_o2_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__12_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__12_n_0\
    );
\grayscale_o2_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__12_n_0\
    );
\grayscale_o2_carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__13_n_0\
    );
\m_axis_data[83]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__8\(7),
      O => \m_axis_data[83]_i_10_n_0\
    );
\m_axis_data[83]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__8\(6),
      O => \m_axis_data[83]_i_11_n_0\
    );
\m_axis_data[83]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__8\(5),
      O => \m_axis_data[83]_i_12_n_0\
    );
\m_axis_data[83]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__8\(4),
      O => \m_axis_data[83]_i_14_n_0\
    );
\m_axis_data[83]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__8\(3),
      O => \m_axis_data[83]_i_15_n_0\
    );
\m_axis_data[83]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \m_axis_data_reg[83]_i_24_n_6\,
      O => \m_axis_data[83]_i_16_n_0\
    );
\m_axis_data[83]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => \data_in_reg[76]\(0),
      O => \m_axis_data[83]_i_17_n_0\
    );
\m_axis_data[83]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[83]_i_20_n_0\
    );
\m_axis_data[83]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[83]_i_21_n_0\
    );
\m_axis_data[83]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[83]_i_22_n_0\
    );
\m_axis_data[83]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[83]_i_23_n_0\
    );
\m_axis_data[83]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[83]_i_25_n_0\
    );
\m_axis_data[83]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[83]_i_26_n_0\
    );
\m_axis_data[83]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_24_n_5\,
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[83]_i_27_n_0\
    );
\m_axis_data[83]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[83]_i_24_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[83]_i_28_n_0\
    );
\m_axis_data[83]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \m_axis_data_reg[87]_i_18_n_5\,
      O => \m_axis_data[83]_i_29_n_0\
    );
\m_axis_data[83]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \m_axis_data_reg[87]_i_18_n_6\,
      O => \m_axis_data[83]_i_30_n_0\
    );
\m_axis_data[83]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \m_axis_data_reg[87]_i_18_n_7\,
      O => \m_axis_data[83]_i_31_n_0\
    );
\m_axis_data[83]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data[83]_i_32_n_0\
    );
\m_axis_data[83]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data[83]_i_33_n_0\
    );
\m_axis_data[83]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data[83]_i_34_n_0\
    );
\m_axis_data[83]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__8\(12),
      O => \m_axis_data[83]_i_4_n_0\
    );
\m_axis_data[83]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__8\(11),
      O => \m_axis_data[83]_i_5_n_0\
    );
\m_axis_data[83]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__8\(10),
      O => \m_axis_data[83]_i_6_n_0\
    );
\m_axis_data[83]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__8\(9),
      O => \m_axis_data[83]_i_7_n_0\
    );
\m_axis_data[83]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__8\(8),
      O => \m_axis_data[83]_i_9_n_0\
    );
\m_axis_data[87]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[87]_i_10_n_0\
    );
\m_axis_data[87]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[87]_i_11_n_0\
    );
\m_axis_data[87]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[87]_i_12_n_0\
    );
\m_axis_data[87]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[87]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[87]_i_13_n_0\
    );
\m_axis_data[87]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \m_axis_data_reg[87]_i_17_n_2\,
      O => \m_axis_data[87]_i_14_n_0\
    );
\m_axis_data[87]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \m_axis_data_reg[87]_i_17_n_7\,
      O => \m_axis_data[87]_i_15_n_0\
    );
\m_axis_data[87]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \m_axis_data_reg[87]_i_18_n_4\,
      O => \m_axis_data[87]_i_16_n_0\
    );
\m_axis_data[87]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data[87]_i_19_n_0\
    );
\m_axis_data[87]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data[87]_i_20_n_0\
    );
\m_axis_data[87]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data[87]_i_21_n_0\
    );
\m_axis_data[87]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[87]_i_6_n_2\,
      O => \m_axis_data[87]_i_3_n_0\
    );
\m_axis_data[87]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__8\(14),
      O => \m_axis_data[87]_i_4_n_0\
    );
\m_axis_data[87]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__8\(13),
      O => \m_axis_data[87]_i_5_n_0\
    );
\m_axis_data_reg[83]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[83]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[87]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[87]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[83]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[83]_i_19_n_5\,
      O(3 downto 0) => \C__8\(9 downto 6),
      S(3) => \m_axis_data[83]_i_20_n_0\,
      S(2) => \m_axis_data[83]_i_21_n_0\,
      S(1) => \m_axis_data[83]_i_22_n_0\,
      S(0) => \m_axis_data[83]_i_23_n_0\
    );
\m_axis_data_reg[83]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[83]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[83]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[83]_i_19_n_7\,
      DI(1) => \m_axis_data_reg[83]_i_24_n_5\,
      DI(0) => \m_axis_data_reg[83]_i_24_n_6\,
      O(3 downto 1) => \C__8\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[83]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[83]_i_25_n_0\,
      S(2) => \m_axis_data[83]_i_26_n_0\,
      S(1) => \m_axis_data[83]_i_27_n_0\,
      S(0) => \m_axis_data[83]_i_28_n_0\
    );
\m_axis_data_reg[83]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[83]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[83]_i_19_n_4\,
      O(2) => \m_axis_data_reg[83]_i_19_n_5\,
      O(1) => \m_axis_data_reg[83]_i_19_n_6\,
      O(0) => \m_axis_data_reg[83]_i_19_n_7\,
      S(3) => \m_axis_data[83]_i_29_n_0\,
      S(2) => \m_axis_data[83]_i_30_n_0\,
      S(1) => \m_axis_data[83]_i_31_n_0\,
      S(0) => \m_axis_data_reg[83]_i_24_n_4\
    );
\m_axis_data_reg[83]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[83]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[83]\(3 downto 0),
      S(3) => \m_axis_data[83]_i_4_n_0\,
      S(2) => \m_axis_data[83]_i_5_n_0\,
      S(1) => \m_axis_data[83]_i_6_n_0\,
      S(0) => \m_axis_data[83]_i_7_n_0\
    );
\m_axis_data_reg[83]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[83]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(12 downto 10),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[83]_i_24_n_4\,
      O(2) => \m_axis_data_reg[83]_i_24_n_5\,
      O(1) => \m_axis_data_reg[83]_i_24_n_6\,
      O(0) => \NLW_m_axis_data_reg[83]_i_24_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[83]_i_32_n_0\,
      S(2) => \m_axis_data[83]_i_33_n_0\,
      S(1) => \m_axis_data[83]_i_34_n_0\,
      S(0) => Q(9)
    );
\m_axis_data_reg[83]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[83]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[83]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[83]_i_9_n_0\,
      S(2) => \m_axis_data[83]_i_10_n_0\,
      S(1) => \m_axis_data[83]_i_11_n_0\,
      S(0) => \m_axis_data[83]_i_12_n_0\
    );
\m_axis_data_reg[83]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[83]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[83]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[83]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[83]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[83]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[83]_i_14_n_0\,
      S(2) => \m_axis_data[83]_i_15_n_0\,
      S(1) => \m_axis_data[83]_i_16_n_0\,
      S(0) => \m_axis_data[83]_i_17_n_0\
    );
\m_axis_data_reg[87]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[87]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[87]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[87]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[87]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[87]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[87]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[87]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[87]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[87]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[87]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[87]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(15 downto 13),
      O(3) => \m_axis_data_reg[87]_i_18_n_4\,
      O(2) => \m_axis_data_reg[87]_i_18_n_5\,
      O(1) => \m_axis_data_reg[87]_i_18_n_6\,
      O(0) => \m_axis_data_reg[87]_i_18_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[87]_i_19_n_0\,
      S(1) => \m_axis_data[87]_i_20_n_0\,
      S(0) => \m_axis_data[87]_i_21_n_0\
    );
\m_axis_data_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[87]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[87]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[87]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[87]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[87]_i_3_n_0\,
      S(1) => \m_axis_data[87]_i_4_n_0\,
      S(0) => \m_axis_data[87]_i_5_n_0\
    );
\m_axis_data_reg[87]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[87]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[87]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[87]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[87]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[87]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__8\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[87]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[87]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[87]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[87]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[87]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[87]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[87]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[87]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[87]_i_9_n_5\,
      O(3 downto 0) => \C__8\(13 downto 10),
      S(3) => \m_axis_data[87]_i_10_n_0\,
      S(2) => \m_axis_data[87]_i_11_n_0\,
      S(1) => \m_axis_data[87]_i_12_n_0\,
      S(0) => \m_axis_data[87]_i_13_n_0\
    );
\m_axis_data_reg[87]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[87]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[87]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[87]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[87]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[87]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[87]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[87]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[83]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[87]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[87]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[87]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[87]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[87]_i_9_n_4\,
      O(2) => \m_axis_data_reg[87]_i_9_n_5\,
      O(1) => \m_axis_data_reg[87]_i_9_n_6\,
      O(0) => \m_axis_data_reg[87]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[87]_i_14_n_0\,
      S(1) => \m_axis_data[87]_i_15_n_0\,
      S(0) => \m_axis_data[87]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_7 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[103]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[103]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[115]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[119]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[119]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[119]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[107]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[111]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[95]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[108]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[111]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[108]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_in_reg[100]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_7 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_7;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_7 is
  signal \C__9\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__0_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__0_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__101_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__14_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[107]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[107]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[111]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_24_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[107]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_17_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_17_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_18_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[111]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__101_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_grayscale_o2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[107]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[107]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[107]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[107]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[111]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[111]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[111]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[111]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[111]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[111]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[111]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__6\ : label is "lutpair83";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__6\ : label is "lutpair82";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__6\ : label is "lutpair81";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__6\ : label is "lutpair80";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__6\ : label is "lutpair84";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__6\ : label is "lutpair83";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__6\ : label is "lutpair82";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__6\ : label is "lutpair81";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__6\ : label is "lutpair86";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__6\ : label is "lutpair85";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__6\ : label is "lutpair84";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__6\ : label is "lutpair86";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__6\ : label is "lutpair85";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__6\ : label is "lutpair137";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__6\ : label is "lutpair80";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__6\ : label is "lutpair137";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__7\ : label is "lutpair79";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__7\ : label is "lutpair79";
begin
\grayscale_o2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__0_carry_n_0\,
      CO(2) => \grayscale_o2__0_carry_n_1\,
      CO(1) => \grayscale_o2__0_carry_n_2\,
      CO(0) => \grayscale_o2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \grayscale_o2__0_carry_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => Q(1)
    );
\grayscale_o2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry_n_0\,
      CO(3) => \grayscale_o2__0_carry__0_n_0\,
      CO(2) => \grayscale_o2__0_carry__0_n_1\,
      CO(1) => \grayscale_o2__0_carry__0_n_2\,
      CO(0) => \grayscale_o2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \m_axis_data_reg[103]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \data_in_reg[95]\(2 downto 0)
    );
\grayscale_o2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_grayscale_o2__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[103]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__12_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__12_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__12_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__12_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__12_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__12_n_0\
    );
\grayscale_o2__100_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__12_n_0\
    );
\grayscale_o2__100_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__12_n_0\
    );
\grayscale_o2__100_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__12_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__12_n_0\
    );
\grayscale_o2__100_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__12_n_0\
    );
\grayscale_o2__100_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__12_n_0\
    );
\grayscale_o2__101_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__101_carry_n_0\,
      CO(2) => \grayscale_o2__101_carry_n_1\,
      CO(1) => \grayscale_o2__101_carry_n_2\,
      CO(0) => \grayscale_o2__101_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3 downto 1) => \m_axis_data_reg[115]\(2 downto 0),
      O(0) => \NLW_grayscale_o2__101_carry_O_UNCONNECTED\(0),
      S(3 downto 1) => \data_in_reg[108]\(2 downto 0),
      S(0) => Q(17)
    );
\grayscale_o2__101_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry_n_0\,
      CO(3) => \grayscale_o2__101_carry__0_n_0\,
      CO(2) => \grayscale_o2__101_carry__0_n_1\,
      CO(1) => \grayscale_o2__101_carry__0_n_2\,
      CO(0) => \grayscale_o2__101_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 0) => \m_axis_data_reg[119]\(3 downto 0),
      S(3) => Q(22),
      S(2 downto 0) => \data_in_reg[111]\(2 downto 0)
    );
\grayscale_o2__101_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__101_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[119]_0\(0),
      CO(0) => \NLW_grayscale_o2__101_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__101_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[119]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__6_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__6_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__6_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__6_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__6_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__6_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__6_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__6_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__6_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__6_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__6_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__6_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__6_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__6_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__6_n_0\
    );
\grayscale_o2__119_carry__0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__6_n_0\
    );
\grayscale_o2__119_carry__0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__6_n_0\
    );
\grayscale_o2__119_carry__0_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_in_reg[108]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__6_n_0\
    );
\grayscale_o2__119_carry__0_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__6_n_0\
    );
\grayscale_o2__119_carry__0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__6_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__6_n_0\
    );
\grayscale_o2__119_carry__0_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__6_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__6_n_0\
    );
\grayscale_o2__119_carry__0_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__6_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__6_n_0\
    );
\grayscale_o2__119_carry__0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_in_reg[108]_0\(0),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__6_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__6_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__6_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__6_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__6_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__6_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__6_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__6_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__6_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__6_n_0\
    );
\grayscale_o2__119_carry__1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__6_n_0\
    );
\grayscale_o2__119_carry__1_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__6_n_0\
    );
\grayscale_o2__119_carry__1_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__6_n_0\
    );
\grayscale_o2__119_carry__1_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__6_n_0\
    );
\grayscale_o2__119_carry__1_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__6_n_0\
    );
\grayscale_o2__119_carry__1_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__6_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__6_n_0\
    );
\grayscale_o2__119_carry__1_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__6_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__6_n_0\
    );
\grayscale_o2__119_carry__1_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__6_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__6_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__6_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__6_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__6_n_0\
    );
\grayscale_o2__119_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__6_n_0\
    );
\grayscale_o2__119_carry__2_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__6_n_0\
    );
\grayscale_o2__119_carry__2_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__6_n_0\
    );
\grayscale_o2__119_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__6_n_0\
    );
\grayscale_o2__119_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__6_n_0\
    );
\grayscale_o2__119_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__6_n_0\
    );
\grayscale_o2__119_carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__6_n_0\,
      O => \grayscale_o2__119_carry_i_4__6_n_0\
    );
\grayscale_o2__119_carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__6_n_0\
    );
\grayscale_o2__119_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__6_n_0\
    );
\grayscale_o2__119_carry_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__6_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__7_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__7_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__7_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__7_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__7_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__7_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__7_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__7_n_0\
    );
\grayscale_o2__19_carry__0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__7_n_0\
    );
\grayscale_o2__19_carry__0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__7_n_0\
    );
\grayscale_o2__19_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__7_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__7_n_0\
    );
\grayscale_o2__19_carry__0_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__7_n_0\
    );
\grayscale_o2__19_carry__0_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__7_n_0\
    );
\grayscale_o2__19_carry__0_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__7_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__7_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__7_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__7_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__7_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__7_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__7_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__7_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__7_n_0\
    );
\grayscale_o2__19_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__7_n_0\
    );
\grayscale_o2__19_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__7_n_0\
    );
\grayscale_o2__19_carry__1_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__7_n_0\
    );
\grayscale_o2__19_carry__1_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__7_n_0\
    );
\grayscale_o2__19_carry__1_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__7_n_0\
    );
\grayscale_o2__19_carry__1_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__7_n_0\
    );
\grayscale_o2__19_carry__1_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__7_n_0\
    );
\grayscale_o2__19_carry__1_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__7_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__7_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__7_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__7_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__7_n_0\
    );
\grayscale_o2__19_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__7_n_0\
    );
\grayscale_o2__19_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__7_n_0\
    );
\grayscale_o2__19_carry__2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__7_n_0\
    );
\grayscale_o2__19_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \grayscale_o2__0_carry_n_7\,
      O => \grayscale_o2__19_carry_i_1__7_n_0\
    );
\grayscale_o2__19_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__7_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__7_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__0_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__0_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__0_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__0_n_0\
    );
\grayscale_o2__56_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__0_n_0\
    );
\grayscale_o2__56_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__0_n_0\
    );
\grayscale_o2__56_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__0_n_0\
    );
\grayscale_o2__56_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__0_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__7_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__7_n_0\
    );
\grayscale_o2__56_carry__1_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__7_n_0\
    );
\grayscale_o2__56_carry__1_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__7_n_0\
    );
\grayscale_o2__56_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__0_n_0\
    );
\grayscale_o2__56_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__0_n_0\
    );
\grayscale_o2__56_carry_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__7_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \NLW_grayscale_o2__82_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__82_carry_i_1__7_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__7_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__7_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__7_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__7_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__7_n_0\
    );
\grayscale_o2__82_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__7_n_0\
    );
\grayscale_o2__82_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__7_n_0\
    );
\grayscale_o2__82_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__7_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__7_n_0\
    );
\grayscale_o2__82_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__7_n_0\
    );
\grayscale_o2__82_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__7_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => NLW_grayscale_o2_carry_O_UNCONNECTED(0),
      S(3) => \grayscale_o2_carry_i_1__13_n_0\,
      S(2) => \grayscale_o2_carry_i_2__13_n_0\,
      S(1) => \grayscale_o2_carry_i_3__14_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__13_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__13_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__13_n_0\
    );
\grayscale_o2_carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__13_n_0\
    );
\grayscale_o2_carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__13_n_0\
    );
\grayscale_o2_carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__13_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__13_n_0\
    );
\grayscale_o2_carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__13_n_0\
    );
\grayscale_o2_carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__14_n_0\
    );
\m_axis_data[107]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__9\(7),
      O => \m_axis_data[107]_i_10_n_0\
    );
\m_axis_data[107]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__9\(6),
      O => \m_axis_data[107]_i_11_n_0\
    );
\m_axis_data[107]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__9\(5),
      O => \m_axis_data[107]_i_12_n_0\
    );
\m_axis_data[107]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__9\(4),
      O => \m_axis_data[107]_i_14_n_0\
    );
\m_axis_data[107]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__9\(3),
      O => \m_axis_data[107]_i_15_n_0\
    );
\m_axis_data[107]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \m_axis_data_reg[107]_i_24_n_6\,
      O => \m_axis_data[107]_i_16_n_0\
    );
\m_axis_data[107]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => \data_in_reg[100]\(0),
      O => \m_axis_data[107]_i_17_n_0\
    );
\m_axis_data[107]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[107]_i_20_n_0\
    );
\m_axis_data[107]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[107]_i_21_n_0\
    );
\m_axis_data[107]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[107]_i_22_n_0\
    );
\m_axis_data[107]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[107]_i_23_n_0\
    );
\m_axis_data[107]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[107]_i_25_n_0\
    );
\m_axis_data[107]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[107]_i_26_n_0\
    );
\m_axis_data[107]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_24_n_5\,
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[107]_i_27_n_0\
    );
\m_axis_data[107]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[107]_i_24_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[107]_i_28_n_0\
    );
\m_axis_data[107]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \m_axis_data_reg[111]_i_18_n_5\,
      O => \m_axis_data[107]_i_29_n_0\
    );
\m_axis_data[107]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \m_axis_data_reg[111]_i_18_n_6\,
      O => \m_axis_data[107]_i_30_n_0\
    );
\m_axis_data[107]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \m_axis_data_reg[111]_i_18_n_7\,
      O => \m_axis_data[107]_i_31_n_0\
    );
\m_axis_data[107]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => \m_axis_data[107]_i_32_n_0\
    );
\m_axis_data[107]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => \m_axis_data[107]_i_33_n_0\
    );
\m_axis_data[107]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => \m_axis_data[107]_i_34_n_0\
    );
\m_axis_data[107]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__9\(12),
      O => \m_axis_data[107]_i_4_n_0\
    );
\m_axis_data[107]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__9\(11),
      O => \m_axis_data[107]_i_5_n_0\
    );
\m_axis_data[107]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__9\(10),
      O => \m_axis_data[107]_i_6_n_0\
    );
\m_axis_data[107]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__9\(9),
      O => \m_axis_data[107]_i_7_n_0\
    );
\m_axis_data[107]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__9\(8),
      O => \m_axis_data[107]_i_9_n_0\
    );
\m_axis_data[111]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[111]_i_10_n_0\
    );
\m_axis_data[111]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[111]_i_11_n_0\
    );
\m_axis_data[111]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[111]_i_12_n_0\
    );
\m_axis_data[111]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[111]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[111]_i_13_n_0\
    );
\m_axis_data[111]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \m_axis_data_reg[111]_i_17_n_2\,
      O => \m_axis_data[111]_i_14_n_0\
    );
\m_axis_data[111]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \m_axis_data_reg[111]_i_17_n_7\,
      O => \m_axis_data[111]_i_15_n_0\
    );
\m_axis_data[111]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \m_axis_data_reg[111]_i_18_n_4\,
      O => \m_axis_data[111]_i_16_n_0\
    );
\m_axis_data[111]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data[111]_i_19_n_0\
    );
\m_axis_data[111]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data[111]_i_20_n_0\
    );
\m_axis_data[111]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data[111]_i_21_n_0\
    );
\m_axis_data[111]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[111]_i_6_n_2\,
      O => \m_axis_data[111]_i_3_n_0\
    );
\m_axis_data[111]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__9\(14),
      O => \m_axis_data[111]_i_4_n_0\
    );
\m_axis_data[111]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__9\(13),
      O => \m_axis_data[111]_i_5_n_0\
    );
\m_axis_data_reg[107]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[107]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[111]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[111]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[107]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[107]_i_19_n_5\,
      O(3 downto 0) => \C__9\(9 downto 6),
      S(3) => \m_axis_data[107]_i_20_n_0\,
      S(2) => \m_axis_data[107]_i_21_n_0\,
      S(1) => \m_axis_data[107]_i_22_n_0\,
      S(0) => \m_axis_data[107]_i_23_n_0\
    );
\m_axis_data_reg[107]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[107]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[107]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[107]_i_19_n_7\,
      DI(1) => \m_axis_data_reg[107]_i_24_n_5\,
      DI(0) => \m_axis_data_reg[107]_i_24_n_6\,
      O(3 downto 1) => \C__9\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[107]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[107]_i_25_n_0\,
      S(2) => \m_axis_data[107]_i_26_n_0\,
      S(1) => \m_axis_data[107]_i_27_n_0\,
      S(0) => \m_axis_data[107]_i_28_n_0\
    );
\m_axis_data_reg[107]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[107]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[107]_i_19_n_4\,
      O(2) => \m_axis_data_reg[107]_i_19_n_5\,
      O(1) => \m_axis_data_reg[107]_i_19_n_6\,
      O(0) => \m_axis_data_reg[107]_i_19_n_7\,
      S(3) => \m_axis_data[107]_i_29_n_0\,
      S(2) => \m_axis_data[107]_i_30_n_0\,
      S(1) => \m_axis_data[107]_i_31_n_0\,
      S(0) => \m_axis_data_reg[107]_i_24_n_4\
    );
\m_axis_data_reg[107]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[107]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[107]\(3 downto 0),
      S(3) => \m_axis_data[107]_i_4_n_0\,
      S(2) => \m_axis_data[107]_i_5_n_0\,
      S(1) => \m_axis_data[107]_i_6_n_0\,
      S(0) => \m_axis_data[107]_i_7_n_0\
    );
\m_axis_data_reg[107]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[107]_i_24_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_24_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_24_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(12 downto 10),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[107]_i_24_n_4\,
      O(2) => \m_axis_data_reg[107]_i_24_n_5\,
      O(1) => \m_axis_data_reg[107]_i_24_n_6\,
      O(0) => \NLW_m_axis_data_reg[107]_i_24_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[107]_i_32_n_0\,
      S(2) => \m_axis_data[107]_i_33_n_0\,
      S(1) => \m_axis_data[107]_i_34_n_0\,
      S(0) => Q(9)
    );
\m_axis_data_reg[107]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[107]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[107]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[107]_i_9_n_0\,
      S(2) => \m_axis_data[107]_i_10_n_0\,
      S(1) => \m_axis_data[107]_i_11_n_0\,
      S(0) => \m_axis_data[107]_i_12_n_0\
    );
\m_axis_data_reg[107]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[107]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[107]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[107]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[107]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[107]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[107]_i_14_n_0\,
      S(2) => \m_axis_data[107]_i_15_n_0\,
      S(1) => \m_axis_data[107]_i_16_n_0\,
      S(0) => \m_axis_data[107]_i_17_n_0\
    );
\m_axis_data_reg[111]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[111]_i_18_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[111]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[111]_i_17_n_2\,
      CO(0) => \NLW_m_axis_data_reg[111]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[111]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[111]_i_17_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[111]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_24_n_0\,
      CO(3) => \m_axis_data_reg[111]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[111]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[111]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[111]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(15 downto 13),
      O(3) => \m_axis_data_reg[111]_i_18_n_4\,
      O(2) => \m_axis_data_reg[111]_i_18_n_5\,
      O(1) => \m_axis_data_reg[111]_i_18_n_6\,
      O(0) => \m_axis_data_reg[111]_i_18_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[111]_i_19_n_0\,
      S(1) => \m_axis_data[111]_i_20_n_0\,
      S(0) => \m_axis_data[111]_i_21_n_0\
    );
\m_axis_data_reg[111]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[111]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[111]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[111]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[111]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[111]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[111]_i_3_n_0\,
      S(1) => \m_axis_data[111]_i_4_n_0\,
      S(0) => \m_axis_data[111]_i_5_n_0\
    );
\m_axis_data_reg[111]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[111]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[111]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[111]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[111]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[111]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__9\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[111]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[111]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[111]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[111]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[111]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[111]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[111]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[111]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[111]_i_9_n_5\,
      O(3 downto 0) => \C__9\(13 downto 10),
      S(3) => \m_axis_data[111]_i_10_n_0\,
      S(2) => \m_axis_data[111]_i_11_n_0\,
      S(1) => \m_axis_data[111]_i_12_n_0\,
      S(0) => \m_axis_data[111]_i_13_n_0\
    );
\m_axis_data_reg[111]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[111]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[111]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[111]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[111]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[111]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[111]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[111]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[107]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[111]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[111]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[111]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[111]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[111]_i_9_n_4\,
      O(2) => \m_axis_data_reg[111]_i_9_n_5\,
      O(1) => \m_axis_data_reg[111]_i_9_n_6\,
      O(0) => \m_axis_data_reg[111]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[111]_i_14_n_0\,
      S(1) => \m_axis_data[111]_i_15_n_0\,
      S(0) => \m_axis_data[111]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_8 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_in_reg[20]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_8 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_8;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_8 is
  signal \C__0\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__6_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[27]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[27]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[27]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[27]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[27]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[27]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1\ : label is "lutpair12";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2\ : label is "lutpair11";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3\ : label is "lutpair10";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4\ : label is "lutpair9";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5\ : label is "lutpair13";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6\ : label is "lutpair12";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7\ : label is "lutpair11";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8\ : label is "lutpair10";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2\ : label is "lutpair15";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3\ : label is "lutpair14";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4\ : label is "lutpair13";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7\ : label is "lutpair15";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8\ : label is "lutpair14";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1\ : label is "lutpair128";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4\ : label is "lutpair9";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5\ : label is "lutpair128";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1\ : label is "lutpair8";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4\ : label is "lutpair8";
begin
\grayscale_o2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[31]_0\(2)
    );
\grayscale_o2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[31]_0\(1)
    );
\grayscale_o2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[31]_0\(0)
    );
\grayscale_o2__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => S(2)
    );
\grayscale_o2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => S(1)
    );
\grayscale_o2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => S(0)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__5_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__5_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__5_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__5_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__5_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__5_n_0\
    );
\grayscale_o2__100_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__5_n_0\
    );
\grayscale_o2__100_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__5_n_0\
    );
\grayscale_o2__100_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__5_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__5_n_0\
    );
\grayscale_o2__100_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__5_n_0\
    );
\grayscale_o2__100_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__5_n_0\
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8_n_0\
    );
\grayscale_o2__119_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1_n_0\
    );
\grayscale_o2__119_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2_n_0\
    );
\grayscale_o2__119_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3_n_0\
    );
\grayscale_o2__119_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4_n_0\
    );
\grayscale_o2__119_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1_n_0\,
      O => \grayscale_o2__119_carry__0_i_5_n_0\
    );
\grayscale_o2__119_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2_n_0\,
      O => \grayscale_o2__119_carry__0_i_6_n_0\
    );
\grayscale_o2__119_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3_n_0\,
      O => \grayscale_o2__119_carry__0_i_7_n_0\
    );
\grayscale_o2__119_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4_n_0\,
      O => \grayscale_o2__119_carry__0_i_8_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8_n_0\
    );
\grayscale_o2__119_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1_n_0\
    );
\grayscale_o2__119_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2_n_0\
    );
\grayscale_o2__119_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3_n_0\
    );
\grayscale_o2__119_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4_n_0\
    );
\grayscale_o2__119_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5_n_0\
    );
\grayscale_o2__119_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6_n_0\
    );
\grayscale_o2__119_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3_n_0\,
      O => \grayscale_o2__119_carry__1_i_7_n_0\
    );
\grayscale_o2__119_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4_n_0\,
      O => \grayscale_o2__119_carry__1_i_8_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3_n_0\
    );
\grayscale_o2__119_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1_n_0\
    );
\grayscale_o2__119_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2_n_0\
    );
\grayscale_o2__119_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3_n_0\
    );
\grayscale_o2__119_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1_n_0\
    );
\grayscale_o2__119_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2_n_0\
    );
\grayscale_o2__119_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3_n_0\
    );
\grayscale_o2__119_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1_n_0\,
      O => \grayscale_o2__119_carry_i_4_n_0\
    );
\grayscale_o2__119_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5_n_0\
    );
\grayscale_o2__119_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6_n_0\
    );
\grayscale_o2__119_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6_n_0\
    );
\grayscale_o2__19_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1_n_0\
    );
\grayscale_o2__19_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2_n_0\
    );
\grayscale_o2__19_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1_n_0\,
      O => \grayscale_o2__19_carry__0_i_3_n_0\
    );
\grayscale_o2__19_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4_n_0\
    );
\grayscale_o2__19_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5_n_0\
    );
\grayscale_o2__19_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8_n_0\
    );
\grayscale_o2__19_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1_n_0\
    );
\grayscale_o2__19_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2_n_0\
    );
\grayscale_o2__19_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3_n_0\
    );
\grayscale_o2__19_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4_n_0\
    );
\grayscale_o2__19_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5_n_0\
    );
\grayscale_o2__19_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6_n_0\
    );
\grayscale_o2__19_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7_n_0\
    );
\grayscale_o2__19_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3_n_0\
    );
\grayscale_o2__19_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1_n_0\
    );
\grayscale_o2__19_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2_n_0\
    );
\grayscale_o2__19_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3_n_0\
    );
\grayscale_o2__19_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1_n_0\
    );
\grayscale_o2__19_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__11_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__11_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__11_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__11_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__11_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__11_n_0\
    );
\grayscale_o2__56_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__11_n_0\
    );
\grayscale_o2__56_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__11_n_0\
    );
\grayscale_o2__56_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__11_n_0\
    );
\grayscale_o2__56_carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__11_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2_n_0\
    );
\grayscale_o2__56_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1_n_0\
    );
\grayscale_o2__56_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2_n_0\
    );
\grayscale_o2__56_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__11_n_0\
    );
\grayscale_o2__56_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__11_n_0\
    );
\grayscale_o2__56_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \m_axis_data_reg[35]\(0),
      S(3) => \grayscale_o2__82_carry_i_1_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3_n_0\
    );
\grayscale_o2__82_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1_n_0\
    );
\grayscale_o2__82_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2_n_0\
    );
\grayscale_o2__82_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1_n_0\
    );
\grayscale_o2__82_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2_n_0\
    );
\grayscale_o2__82_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => O(0),
      S(3) => \grayscale_o2_carry_i_1__5_n_0\,
      S(2) => \grayscale_o2_carry_i_2__5_n_0\,
      S(1) => \grayscale_o2_carry_i_3__6_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__5_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__5_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__5_n_0\
    );
\grayscale_o2_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__5_n_0\
    );
\grayscale_o2_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__5_n_0\
    );
\grayscale_o2_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__5_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__5_n_0\
    );
\grayscale_o2_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__5_n_0\
    );
\grayscale_o2_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__6_n_0\
    );
\m_axis_data[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__0\(7),
      O => \m_axis_data[27]_i_10_n_0\
    );
\m_axis_data[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__0\(6),
      O => \m_axis_data[27]_i_11_n_0\
    );
\m_axis_data[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__0\(5),
      O => \m_axis_data[27]_i_12_n_0\
    );
\m_axis_data[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__0\(4),
      O => \m_axis_data[27]_i_14_n_0\
    );
\m_axis_data[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__0\(3),
      O => \m_axis_data[27]_i_15_n_0\
    );
\m_axis_data[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => \data_in_reg[20]\(0),
      O => \m_axis_data[27]_i_16_n_0\
    );
\m_axis_data[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[27]_i_17_n_0\
    );
\m_axis_data[27]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[27]_i_20_n_0\
    );
\m_axis_data[27]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[27]_i_21_n_0\
    );
\m_axis_data[27]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[27]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[27]_i_22_n_0\
    );
\m_axis_data[27]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[27]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[27]_i_23_n_0\
    );
\m_axis_data[27]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[27]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[27]_i_24_n_0\
    );
\m_axis_data[27]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[27]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[27]_i_25_n_0\
    );
\m_axis_data[27]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[20]\(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[27]_i_26_n_0\
    );
\m_axis_data[27]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_in_reg[20]\(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[27]_i_27_n_0\
    );
\m_axis_data[27]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[23]\(2),
      O => \m_axis_data[27]_i_28_n_0\
    );
\m_axis_data[27]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[23]\(1),
      O => \m_axis_data[27]_i_29_n_0\
    );
\m_axis_data[27]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[23]\(0),
      O => \m_axis_data[27]_i_30_n_0\
    );
\m_axis_data[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__0\(12),
      O => \m_axis_data[27]_i_4_n_0\
    );
\m_axis_data[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__0\(11),
      O => \m_axis_data[27]_i_5_n_0\
    );
\m_axis_data[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__0\(10),
      O => \m_axis_data[27]_i_6_n_0\
    );
\m_axis_data[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__0\(9),
      O => \m_axis_data[27]_i_7_n_0\
    );
\m_axis_data[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__0\(8),
      O => \m_axis_data[27]_i_9_n_0\
    );
\m_axis_data[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[31]_i_10_n_0\
    );
\m_axis_data[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[31]_i_11_n_0\
    );
\m_axis_data[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[31]_i_12_n_0\
    );
\m_axis_data[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[31]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[31]_i_13_n_0\
    );
\m_axis_data[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[31]_i_14_n_0\
    );
\m_axis_data[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[23]_0\(0),
      O => \m_axis_data[31]_i_15_n_0\
    );
\m_axis_data[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[23]\(3),
      O => \m_axis_data[31]_i_16_n_0\
    );
\m_axis_data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[31]_i_6_n_2\,
      O => \m_axis_data[31]_i_3_n_0\
    );
\m_axis_data[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__0\(14),
      O => \m_axis_data[31]_i_4_n_0\
    );
\m_axis_data[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__0\(13),
      O => \m_axis_data[31]_i_5_n_0\
    );
\m_axis_data_reg[27]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[27]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[31]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[31]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[27]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[27]_i_19_n_5\,
      O(3 downto 0) => \C__0\(9 downto 6),
      S(3) => \m_axis_data[27]_i_20_n_0\,
      S(2) => \m_axis_data[27]_i_21_n_0\,
      S(1) => \m_axis_data[27]_i_22_n_0\,
      S(0) => \m_axis_data[27]_i_23_n_0\
    );
\m_axis_data_reg[27]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[27]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[27]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[27]_i_19_n_7\,
      DI(1 downto 0) => \data_in_reg[20]\(1 downto 0),
      O(3 downto 1) => \C__0\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[27]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[27]_i_24_n_0\,
      S(2) => \m_axis_data[27]_i_25_n_0\,
      S(1) => \m_axis_data[27]_i_26_n_0\,
      S(0) => \m_axis_data[27]_i_27_n_0\
    );
\m_axis_data_reg[27]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[27]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[27]_i_19_n_4\,
      O(2) => \m_axis_data_reg[27]_i_19_n_5\,
      O(1) => \m_axis_data_reg[27]_i_19_n_6\,
      O(0) => \m_axis_data_reg[27]_i_19_n_7\,
      S(3) => \m_axis_data[27]_i_28_n_0\,
      S(2) => \m_axis_data[27]_i_29_n_0\,
      S(1) => \m_axis_data[27]_i_30_n_0\,
      S(0) => \data_in_reg[20]\(2)
    );
\m_axis_data_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[27]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[27]\(3 downto 0),
      S(3) => \m_axis_data[27]_i_4_n_0\,
      S(2) => \m_axis_data[27]_i_5_n_0\,
      S(1) => \m_axis_data[27]_i_6_n_0\,
      S(0) => \m_axis_data[27]_i_7_n_0\
    );
\m_axis_data_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[27]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[27]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[27]_i_9_n_0\,
      S(2) => \m_axis_data[27]_i_10_n_0\,
      S(1) => \m_axis_data[27]_i_11_n_0\,
      S(0) => \m_axis_data[27]_i_12_n_0\
    );
\m_axis_data_reg[27]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[27]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[27]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[27]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[27]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[27]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[27]_i_14_n_0\,
      S(2) => \m_axis_data[27]_i_15_n_0\,
      S(1) => \m_axis_data[27]_i_16_n_0\,
      S(0) => \m_axis_data[27]_i_17_n_0\
    );
\m_axis_data_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[31]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[31]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[31]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[31]_i_3_n_0\,
      S(1) => \m_axis_data[31]_i_4_n_0\,
      S(0) => \m_axis_data[31]_i_5_n_0\
    );
\m_axis_data_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[31]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[31]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[31]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[31]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__0\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[31]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[31]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[31]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[31]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[31]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[31]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[31]_i_9_n_5\,
      O(3 downto 0) => \C__0\(13 downto 10),
      S(3) => \m_axis_data[31]_i_10_n_0\,
      S(2) => \m_axis_data[31]_i_11_n_0\,
      S(1) => \m_axis_data[31]_i_12_n_0\,
      S(0) => \m_axis_data[31]_i_13_n_0\
    );
\m_axis_data_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[31]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[31]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[31]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[31]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[31]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[31]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[27]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[31]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[31]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[31]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[31]_i_9_n_4\,
      O(2) => \m_axis_data_reg[31]_i_9_n_5\,
      O(1) => \m_axis_data_reg[31]_i_9_n_6\,
      O(0) => \m_axis_data_reg[31]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[31]_i_14_n_0\,
      S(1) => \m_axis_data[31]_i_15_n_0\,
      S(0) => \m_axis_data[31]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_rgb_to_grayscale_9 is
  port (
    \m_axis_data_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[59]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_data_reg[51]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_data_reg[55]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_in_reg[47]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_reg[47]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_rgb_to_grayscale_9 : entity is "rgb_to_grayscale";
end hdmi_grayscale_top_0_0_rgb_to_grayscale_9;

architecture STRUCTURE of hdmi_grayscale_top_0_0_rgb_to_grayscale_9 is
  signal \C__1\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grayscale_o2__100_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__100_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__119_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_6\ : STD_LOGIC;
  signal \grayscale_o2__19_carry__2_n_7\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__19_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2__56_carry_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_0\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_1\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_2\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_3\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_4\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_5\ : STD_LOGIC;
  signal \grayscale_o2__82_carry_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_1\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_3\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_4\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_5\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_6\ : STD_LOGIC;
  signal \grayscale_o2_carry__0_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_2\ : STD_LOGIC;
  signal \grayscale_o2_carry__1_n_7\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \grayscale_o2_carry_i_3__7_n_0\ : STD_LOGIC;
  signal grayscale_o2_carry_n_0 : STD_LOGIC;
  signal grayscale_o2_carry_n_1 : STD_LOGIC;
  signal grayscale_o2_carry_n_2 : STD_LOGIC;
  signal grayscale_o2_carry_n_3 : STD_LOGIC;
  signal grayscale_o2_carry_n_4 : STD_LOGIC;
  signal grayscale_o2_carry_n_5 : STD_LOGIC;
  signal grayscale_o2_carry_n_6 : STD_LOGIC;
  signal \m_axis_data[51]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data[51]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_data[55]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_13_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_13_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_13_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_18_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_18_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_18_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_19_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_3_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_3_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_3_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_8_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[51]_i_8_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_2_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_2_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_2_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_6_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_7_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_7_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_7_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_8_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_8_n_7\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_1\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_2\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_3\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_4\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_5\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_6\ : STD_LOGIC;
  signal \m_axis_data_reg[55]_i_9_n_7\ : STD_LOGIC;
  signal \NLW_grayscale_o2__100_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayscale_o2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[51]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_axis_data_reg[51]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[51]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[55]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_data_reg[55]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[55]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axis_data_reg[55]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_data_reg[55]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_1__0\ : label is "lutpair20";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_2__0\ : label is "lutpair19";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_3__0\ : label is "lutpair18";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_4__0\ : label is "lutpair17";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_5__0\ : label is "lutpair21";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_6__0\ : label is "lutpair20";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_7__0\ : label is "lutpair19";
  attribute HLUTNM of \grayscale_o2__119_carry__0_i_8__0\ : label is "lutpair18";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_2__0\ : label is "lutpair23";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_3__0\ : label is "lutpair22";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_4__0\ : label is "lutpair21";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_7__0\ : label is "lutpair23";
  attribute HLUTNM of \grayscale_o2__119_carry__1_i_8__0\ : label is "lutpair22";
  attribute HLUTNM of \grayscale_o2__119_carry_i_1__0\ : label is "lutpair129";
  attribute HLUTNM of \grayscale_o2__119_carry_i_4__0\ : label is "lutpair17";
  attribute HLUTNM of \grayscale_o2__119_carry_i_5__0\ : label is "lutpair129";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_1__0\ : label is "lutpair16";
  attribute HLUTNM of \grayscale_o2__19_carry__0_i_4__0\ : label is "lutpair16";
begin
\grayscale_o2__0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \m_axis_data_reg[55]_0\(2)
    );
\grayscale_o2__0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      O => \m_axis_data_reg[55]_0\(1)
    );
\grayscale_o2__0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      O => \m_axis_data_reg[55]_0\(0)
    );
\grayscale_o2__0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      O => S(2)
    );
\grayscale_o2__0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      O => S(1)
    );
\grayscale_o2__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      O => S(0)
    );
\grayscale_o2__100_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__100_carry_n_0\,
      CO(2) => \grayscale_o2__100_carry_n_1\,
      CO(1) => \grayscale_o2__100_carry_n_2\,
      CO(0) => \grayscale_o2__100_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__100_carry_n_4\,
      O(2) => \grayscale_o2__100_carry_n_5\,
      O(1) => \grayscale_o2__100_carry_n_6\,
      O(0) => \NLW_grayscale_o2__100_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__100_carry_i_1__6_n_0\,
      S(2) => \grayscale_o2__100_carry_i_2__6_n_0\,
      S(1) => \grayscale_o2__100_carry_i_3__6_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__100_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry_n_0\,
      CO(3) => \grayscale_o2__100_carry__0_n_0\,
      CO(2) => \grayscale_o2__100_carry__0_n_1\,
      CO(1) => \grayscale_o2__100_carry__0_n_2\,
      CO(0) => \grayscale_o2__100_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__100_carry__0_n_4\,
      O(2) => \grayscale_o2__100_carry__0_n_5\,
      O(1) => \grayscale_o2__100_carry__0_n_6\,
      O(0) => \grayscale_o2__100_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__100_carry__0_i_1__6_n_0\,
      S(1) => \grayscale_o2__100_carry__0_i_2__6_n_0\,
      S(0) => \grayscale_o2__100_carry__0_i_3__6_n_0\
    );
\grayscale_o2__100_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__100_carry__0_i_1__6_n_0\
    );
\grayscale_o2__100_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__100_carry__0_i_2__6_n_0\
    );
\grayscale_o2__100_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__100_carry__0_i_3__6_n_0\
    );
\grayscale_o2__100_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__100_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__100_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__100_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__100_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__100_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__100_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__100_carry_i_1__6_n_0\
    );
\grayscale_o2__100_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__100_carry_i_2__6_n_0\
    );
\grayscale_o2__100_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__100_carry_i_3__6_n_0\
    );
\grayscale_o2__119_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__119_carry_n_0\,
      CO(2) => \grayscale_o2__119_carry_n_1\,
      CO(1) => \grayscale_o2__119_carry_n_2\,
      CO(0) => \grayscale_o2__119_carry_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_i_1__0_n_0\,
      DI(2) => \grayscale_o2__119_carry_i_2__0_n_0\,
      DI(1) => \grayscale_o2__119_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \grayscale_o2__119_carry_n_4\,
      O(2) => \grayscale_o2__119_carry_n_5\,
      O(1) => \grayscale_o2__119_carry_n_6\,
      O(0) => \grayscale_o2__119_carry_n_7\,
      S(3) => \grayscale_o2__119_carry_i_4__0_n_0\,
      S(2) => \grayscale_o2__119_carry_i_5__0_n_0\,
      S(1) => \grayscale_o2__119_carry_i_6__0_n_0\,
      S(0) => \grayscale_o2__119_carry_i_7__0_n_0\
    );
\grayscale_o2__119_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry_n_0\,
      CO(3) => \grayscale_o2__119_carry__0_n_0\,
      CO(2) => \grayscale_o2__119_carry__0_n_1\,
      CO(1) => \grayscale_o2__119_carry__0_n_2\,
      CO(0) => \grayscale_o2__119_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_i_1__0_n_0\,
      DI(2) => \grayscale_o2__119_carry__0_i_2__0_n_0\,
      DI(1) => \grayscale_o2__119_carry__0_i_3__0_n_0\,
      DI(0) => \grayscale_o2__119_carry__0_i_4__0_n_0\,
      O(3) => \grayscale_o2__119_carry__0_n_4\,
      O(2) => \grayscale_o2__119_carry__0_n_5\,
      O(1) => \grayscale_o2__119_carry__0_n_6\,
      O(0) => \grayscale_o2__119_carry__0_n_7\,
      S(3) => \grayscale_o2__119_carry__0_i_5__0_n_0\,
      S(2) => \grayscale_o2__119_carry__0_i_6__0_n_0\,
      S(1) => \grayscale_o2__119_carry__0_i_7__0_n_0\,
      S(0) => \grayscale_o2__119_carry__0_i_8__0_n_0\
    );
\grayscale_o2__119_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      O => \grayscale_o2__119_carry__0_i_1__0_n_0\
    );
\grayscale_o2__119_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      O => \grayscale_o2__119_carry__0_i_2__0_n_0\
    );
\grayscale_o2__119_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      O => \grayscale_o2__119_carry__0_i_3__0_n_0\
    );
\grayscale_o2__119_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      O => \grayscale_o2__119_carry__0_i_4__0_n_0\
    );
\grayscale_o2__119_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      I3 => \grayscale_o2__119_carry__0_i_1__0_n_0\,
      O => \grayscale_o2__119_carry__0_i_5__0_n_0\
    );
\grayscale_o2__119_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_5\,
      I1 => \grayscale_o2__82_carry__0_n_6\,
      I2 => \grayscale_o2__56_carry__1_n_7\,
      I3 => \grayscale_o2__119_carry__0_i_2__0_n_0\,
      O => \grayscale_o2__119_carry__0_i_6__0_n_0\
    );
\grayscale_o2__119_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_6\,
      I1 => \grayscale_o2__82_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry__0_n_4\,
      I3 => \grayscale_o2__119_carry__0_i_3__0_n_0\,
      O => \grayscale_o2__119_carry__0_i_7__0_n_0\
    );
\grayscale_o2__119_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(17),
      I1 => \grayscale_o2__82_carry_n_4\,
      I2 => \grayscale_o2__56_carry__0_n_5\,
      I3 => \grayscale_o2__119_carry__0_i_4__0_n_0\,
      O => \grayscale_o2__119_carry__0_i_8__0_n_0\
    );
\grayscale_o2__119_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__0_n_0\,
      CO(3) => \grayscale_o2__119_carry__1_n_0\,
      CO(2) => \grayscale_o2__119_carry__1_n_1\,
      CO(1) => \grayscale_o2__119_carry__1_n_2\,
      CO(0) => \grayscale_o2__119_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_i_1__0_n_0\,
      DI(2) => \grayscale_o2__119_carry__1_i_2__0_n_0\,
      DI(1) => \grayscale_o2__119_carry__1_i_3__0_n_0\,
      DI(0) => \grayscale_o2__119_carry__1_i_4__0_n_0\,
      O(3) => \grayscale_o2__119_carry__1_n_4\,
      O(2) => \grayscale_o2__119_carry__1_n_5\,
      O(1) => \grayscale_o2__119_carry__1_n_6\,
      O(0) => \grayscale_o2__119_carry__1_n_7\,
      S(3) => \grayscale_o2__119_carry__1_i_5__0_n_0\,
      S(2) => \grayscale_o2__119_carry__1_i_6__0_n_0\,
      S(1) => \grayscale_o2__119_carry__1_i_7__0_n_0\,
      S(0) => \grayscale_o2__119_carry__1_i_8__0_n_0\
    );
\grayscale_o2__119_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_5\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_1__0_n_0\
    );
\grayscale_o2__119_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_2__0_n_0\
    );
\grayscale_o2__119_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_3__0_n_0\
    );
\grayscale_o2__119_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2__100_carry_n_4\,
      I1 => \grayscale_o2__82_carry__0_n_5\,
      I2 => \grayscale_o2__56_carry__1_n_6\,
      O => \grayscale_o2__119_carry__1_i_4__0_n_0\
    );
\grayscale_o2__119_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \grayscale_o2__82_carry__1_n_2\,
      I1 => \grayscale_o2__100_carry__0_n_5\,
      I2 => \grayscale_o2__100_carry__0_n_4\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_5__0_n_0\
    );
\grayscale_o2__119_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_i_2__0_n_0\,
      I1 => \grayscale_o2__82_carry__1_n_2\,
      I2 => \grayscale_o2__100_carry__0_n_5\,
      I3 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__1_i_6__0_n_0\
    );
\grayscale_o2__119_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_6\,
      I1 => \grayscale_o2__82_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_3__0_n_0\,
      O => \grayscale_o2__119_carry__1_i_7__0_n_0\
    );
\grayscale_o2__119_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_7\,
      I1 => \grayscale_o2__82_carry__0_n_4\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      I3 => \grayscale_o2__119_carry__1_i_4__0_n_0\,
      O => \grayscale_o2__119_carry__1_i_8__0_n_0\
    );
\grayscale_o2__119_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__119_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__119_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__119_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__119_carry__2_i_1__0_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__119_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__119_carry__2_n_6\,
      O(0) => \grayscale_o2__119_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__119_carry__2_i_2__0_n_0\,
      S(0) => \grayscale_o2__119_carry__2_i_3__0_n_0\
    );
\grayscale_o2__119_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_1__0_n_0\
    );
\grayscale_o2__119_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__1_n_7\,
      I1 => \grayscale_o2__100_carry__1_n_2\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_2__0_n_0\
    );
\grayscale_o2__119_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \grayscale_o2__100_carry__0_n_4\,
      I1 => \grayscale_o2__100_carry__1_n_7\,
      I2 => \grayscale_o2__56_carry__1_n_1\,
      O => \grayscale_o2__119_carry__2_i_3__0_n_0\
    );
\grayscale_o2__119_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      O => \grayscale_o2__119_carry_i_1__0_n_0\
    );
\grayscale_o2__119_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_4\,
      I1 => Q(17),
      O => \grayscale_o2__119_carry_i_2__0_n_0\
    );
\grayscale_o2__119_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_3__0_n_0\
    );
\grayscale_o2__119_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(16),
      I1 => \grayscale_o2__82_carry_n_5\,
      I2 => \grayscale_o2__56_carry__0_n_6\,
      I3 => \grayscale_o2__119_carry_i_1__0_n_0\,
      O => \grayscale_o2__119_carry_i_4__0_n_0\
    );
\grayscale_o2__119_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \grayscale_o2__82_carry_n_6\,
      I1 => \grayscale_o2__56_carry__0_n_7\,
      I2 => \grayscale_o2__56_carry_n_4\,
      I3 => Q(17),
      O => \grayscale_o2__119_carry_i_5__0_n_0\
    );
\grayscale_o2__119_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \grayscale_o2__56_carry_n_4\,
      O => \grayscale_o2__119_carry_i_6__0_n_0\
    );
\grayscale_o2__119_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_5\,
      I1 => Q(16),
      O => \grayscale_o2__119_carry_i_7__0_n_0\
    );
\grayscale_o2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__19_carry_n_0\,
      CO(2) => \grayscale_o2__19_carry_n_1\,
      CO(1) => \grayscale_o2__19_carry_n_2\,
      CO(0) => \grayscale_o2__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => '0',
      O(3) => \grayscale_o2__19_carry_n_4\,
      O(2) => \grayscale_o2__19_carry_n_5\,
      O(1) => \grayscale_o2__19_carry_n_6\,
      O(0) => \NLW_grayscale_o2__19_carry_O_UNCONNECTED\(0),
      S(3) => \grayscale_o2__19_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2__19_carry_i_2__0_n_0\,
      S(1) => Q(0),
      S(0) => '0'
    );
\grayscale_o2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry_n_0\,
      CO(3) => \grayscale_o2__19_carry__0_n_0\,
      CO(2) => \grayscale_o2__19_carry__0_n_1\,
      CO(1) => \grayscale_o2__19_carry__0_n_2\,
      CO(0) => \grayscale_o2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__0_i_1__0_n_0\,
      DI(2) => \grayscale_o2__19_carry__0_i_2__0_n_0\,
      DI(1) => Q(0),
      DI(0) => Q(3),
      O(3) => \grayscale_o2__19_carry__0_n_4\,
      O(2) => \grayscale_o2__19_carry__0_n_5\,
      O(1) => \grayscale_o2__19_carry__0_n_6\,
      O(0) => \grayscale_o2__19_carry__0_n_7\,
      S(3) => \grayscale_o2__19_carry__0_i_3__0_n_0\,
      S(2) => \grayscale_o2__19_carry__0_i_4__0_n_0\,
      S(1) => \grayscale_o2__19_carry__0_i_5__0_n_0\,
      S(0) => \grayscale_o2__19_carry__0_i_6__0_n_0\
    );
\grayscale_o2__19_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      O => \grayscale_o2__19_carry__0_i_1__0_n_0\
    );
\grayscale_o2__19_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => grayscale_o2_carry_n_4,
      I2 => Q(5),
      O => \grayscale_o2__19_carry__0_i_2__0_n_0\
    );
\grayscale_o2__19_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => \grayscale_o2__19_carry__0_i_1__0_n_0\,
      O => \grayscale_o2__19_carry__0_i_3__0_n_0\
    );
\grayscale_o2__19_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => grayscale_o2_carry_n_4,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(4),
      I4 => grayscale_o2_carry_n_5,
      O => \grayscale_o2__19_carry__0_i_4__0_n_0\
    );
\grayscale_o2__19_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => grayscale_o2_carry_n_5,
      I1 => Q(4),
      I2 => Q(0),
      O => \grayscale_o2__19_carry__0_i_5__0_n_0\
    );
\grayscale_o2__19_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => grayscale_o2_carry_n_6,
      O => \grayscale_o2__19_carry__0_i_6__0_n_0\
    );
\grayscale_o2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__0_n_0\,
      CO(3) => \grayscale_o2__19_carry__1_n_0\,
      CO(2) => \grayscale_o2__19_carry__1_n_1\,
      CO(1) => \grayscale_o2__19_carry__1_n_2\,
      CO(0) => \grayscale_o2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__19_carry__1_i_1__0_n_0\,
      DI(2) => \grayscale_o2__19_carry__1_i_2__0_n_0\,
      DI(1) => \grayscale_o2__19_carry__1_i_3__0_n_0\,
      DI(0) => \grayscale_o2__19_carry__1_i_4__0_n_0\,
      O(3) => \grayscale_o2__19_carry__1_n_4\,
      O(2) => \grayscale_o2__19_carry__1_n_5\,
      O(1) => \grayscale_o2__19_carry__1_n_6\,
      O(0) => \grayscale_o2__19_carry__1_n_7\,
      S(3) => \grayscale_o2__19_carry__1_i_5__0_n_0\,
      S(2) => \grayscale_o2__19_carry__1_i_6__0_n_0\,
      S(1) => \grayscale_o2__19_carry__1_i_7__0_n_0\,
      S(0) => \grayscale_o2__19_carry__1_i_8__0_n_0\
    );
\grayscale_o2__19_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_4\,
      I1 => Q(5),
      O => \grayscale_o2__19_carry__1_i_1__0_n_0\
    );
\grayscale_o2__19_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_5\,
      I1 => Q(4),
      O => \grayscale_o2__19_carry__1_i_2__0_n_0\
    );
\grayscale_o2__19_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_6\,
      I1 => Q(7),
      I2 => Q(3),
      O => \grayscale_o2__19_carry__1_i_3__0_n_0\
    );
\grayscale_o2__19_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \grayscale_o2_carry__0_n_7\,
      I1 => Q(6),
      I2 => Q(2),
      O => \grayscale_o2__19_carry__1_i_4__0_n_0\
    );
\grayscale_o2__19_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(5),
      I1 => \grayscale_o2_carry__0_n_4\,
      I2 => \grayscale_o2_carry__1_n_7\,
      I3 => Q(6),
      O => \grayscale_o2__19_carry__1_i_5__0_n_0\
    );
\grayscale_o2__19_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(4),
      I1 => \grayscale_o2_carry__0_n_5\,
      I2 => \grayscale_o2_carry__0_n_4\,
      I3 => Q(5),
      O => \grayscale_o2__19_carry__1_i_6__0_n_0\
    );
\grayscale_o2__19_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => \grayscale_o2_carry__0_n_5\,
      I4 => Q(4),
      O => \grayscale_o2__19_carry__1_i_7__0_n_0\
    );
\grayscale_o2__19_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \grayscale_o2__19_carry__1_i_4__0_n_0\,
      I1 => Q(7),
      I2 => \grayscale_o2_carry__0_n_6\,
      I3 => Q(3),
      O => \grayscale_o2__19_carry__1_i_8__0_n_0\
    );
\grayscale_o2__19_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__19_carry__1_n_0\,
      CO(3 downto 1) => \NLW_grayscale_o2__19_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grayscale_o2__19_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayscale_o2__19_carry__2_i_1__0_n_0\,
      O(3 downto 2) => \NLW_grayscale_o2__19_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__19_carry__2_n_6\,
      O(0) => \grayscale_o2__19_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grayscale_o2__19_carry__2_i_2__0_n_0\,
      S(0) => \grayscale_o2__19_carry__2_i_3__0_n_0\
    );
\grayscale_o2__19_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_7\,
      I1 => Q(6),
      O => \grayscale_o2__19_carry__2_i_1__0_n_0\
    );
\grayscale_o2__19_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grayscale_o2_carry__1_n_2\,
      I1 => Q(7),
      O => \grayscale_o2__19_carry__2_i_2__0_n_0\
    );
\grayscale_o2__19_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(6),
      I1 => \grayscale_o2_carry__1_n_7\,
      I2 => \grayscale_o2_carry__1_n_2\,
      I3 => Q(7),
      O => \grayscale_o2__19_carry__2_i_3__0_n_0\
    );
\grayscale_o2__19_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \grayscale_o2__19_carry_i_1__0_n_0\
    );
\grayscale_o2__19_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \grayscale_o2__19_carry_i_2__0_n_0\
    );
\grayscale_o2__56_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__56_carry_n_0\,
      CO(2) => \grayscale_o2__56_carry_n_1\,
      CO(1) => \grayscale_o2__56_carry_n_2\,
      CO(0) => \grayscale_o2__56_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(17 downto 16),
      DI(1 downto 0) => B"01",
      O(3) => \grayscale_o2__56_carry_n_4\,
      O(2) => \grayscale_o2__56_carry_n_5\,
      O(1) => \grayscale_o2__56_carry_n_6\,
      O(0) => \grayscale_o2__56_carry_n_7\,
      S(3) => \grayscale_o2__56_carry_i_1__8_n_0\,
      S(2) => \grayscale_o2__56_carry_i_2__8_n_0\,
      S(1) => \grayscale_o2__56_carry_i_3__0_n_0\,
      S(0) => Q(16)
    );
\grayscale_o2__56_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry_n_0\,
      CO(3) => \grayscale_o2__56_carry__0_n_0\,
      CO(2) => \grayscale_o2__56_carry__0_n_1\,
      CO(1) => \grayscale_o2__56_carry__0_n_2\,
      CO(0) => \grayscale_o2__56_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(21 downto 18),
      O(3) => \grayscale_o2__56_carry__0_n_4\,
      O(2) => \grayscale_o2__56_carry__0_n_5\,
      O(1) => \grayscale_o2__56_carry__0_n_6\,
      O(0) => \grayscale_o2__56_carry__0_n_7\,
      S(3) => \grayscale_o2__56_carry__0_i_1__8_n_0\,
      S(2) => \grayscale_o2__56_carry__0_i_2__8_n_0\,
      S(1) => \grayscale_o2__56_carry__0_i_3__8_n_0\,
      S(0) => \grayscale_o2__56_carry__0_i_4__8_n_0\
    );
\grayscale_o2__56_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      O => \grayscale_o2__56_carry__0_i_1__8_n_0\
    );
\grayscale_o2__56_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      O => \grayscale_o2__56_carry__0_i_2__8_n_0\
    );
\grayscale_o2__56_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      O => \grayscale_o2__56_carry__0_i_3__8_n_0\
    );
\grayscale_o2__56_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      O => \grayscale_o2__56_carry__0_i_4__8_n_0\
    );
\grayscale_o2__56_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__56_carry__0_n_0\,
      CO(3) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \grayscale_o2__56_carry__1_n_1\,
      CO(1) => \NLW_grayscale_o2__56_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \grayscale_o2__56_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(23 downto 22),
      O(3 downto 2) => \NLW_grayscale_o2__56_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \grayscale_o2__56_carry__1_n_6\,
      O(0) => \grayscale_o2__56_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \grayscale_o2__56_carry__1_i_1__0_n_0\,
      S(0) => \grayscale_o2__56_carry__1_i_2__0_n_0\
    );
\grayscale_o2__56_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \grayscale_o2__56_carry__1_i_1__0_n_0\
    );
\grayscale_o2__56_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      O => \grayscale_o2__56_carry__1_i_2__0_n_0\
    );
\grayscale_o2__56_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => Q(19),
      O => \grayscale_o2__56_carry_i_1__8_n_0\
    );
\grayscale_o2__56_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(18),
      O => \grayscale_o2__56_carry_i_2__8_n_0\
    );
\grayscale_o2__56_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \grayscale_o2__56_carry_i_3__0_n_0\
    );
\grayscale_o2__82_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayscale_o2__82_carry_n_0\,
      CO(2) => \grayscale_o2__82_carry_n_1\,
      CO(1) => \grayscale_o2__82_carry_n_2\,
      CO(0) => \grayscale_o2__82_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => \grayscale_o2__82_carry_n_4\,
      O(2) => \grayscale_o2__82_carry_n_5\,
      O(1) => \grayscale_o2__82_carry_n_6\,
      O(0) => \m_axis_data_reg[59]\(0),
      S(3) => \grayscale_o2__82_carry_i_1__0_n_0\,
      S(2) => \grayscale_o2__82_carry_i_2__0_n_0\,
      S(1) => \grayscale_o2__82_carry_i_3__0_n_0\,
      S(0) => Q(17)
    );
\grayscale_o2__82_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry_n_0\,
      CO(3) => \grayscale_o2__82_carry__0_n_0\,
      CO(2) => \grayscale_o2__82_carry__0_n_1\,
      CO(1) => \grayscale_o2__82_carry__0_n_2\,
      CO(0) => \grayscale_o2__82_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3) => \grayscale_o2__82_carry__0_n_4\,
      O(2) => \grayscale_o2__82_carry__0_n_5\,
      O(1) => \grayscale_o2__82_carry__0_n_6\,
      O(0) => \grayscale_o2__82_carry__0_n_7\,
      S(3) => Q(22),
      S(2) => \grayscale_o2__82_carry__0_i_1__0_n_0\,
      S(1) => \grayscale_o2__82_carry__0_i_2__0_n_0\,
      S(0) => \grayscale_o2__82_carry__0_i_3__0_n_0\
    );
\grayscale_o2__82_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => \grayscale_o2__82_carry__0_i_1__0_n_0\
    );
\grayscale_o2__82_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \grayscale_o2__82_carry__0_i_2__0_n_0\
    );
\grayscale_o2__82_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => \grayscale_o2__82_carry__0_i_3__0_n_0\
    );
\grayscale_o2__82_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2__82_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2__82_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2__82_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2__82_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2__82_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\grayscale_o2__82_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => \grayscale_o2__82_carry_i_1__0_n_0\
    );
\grayscale_o2__82_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      O => \grayscale_o2__82_carry_i_2__0_n_0\
    );
\grayscale_o2__82_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => Q(16),
      O => \grayscale_o2__82_carry_i_3__0_n_0\
    );
grayscale_o2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayscale_o2_carry_n_0,
      CO(2) => grayscale_o2_carry_n_1,
      CO(1) => grayscale_o2_carry_n_2,
      CO(0) => grayscale_o2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3) => grayscale_o2_carry_n_4,
      O(2) => grayscale_o2_carry_n_5,
      O(1) => grayscale_o2_carry_n_6,
      O(0) => \m_axis_data_reg[35]\(0),
      S(3) => \grayscale_o2_carry_i_1__6_n_0\,
      S(2) => \grayscale_o2_carry_i_2__6_n_0\,
      S(1) => \grayscale_o2_carry_i_3__7_n_0\,
      S(0) => Q(1)
    );
\grayscale_o2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayscale_o2_carry_n_0,
      CO(3) => \grayscale_o2_carry__0_n_0\,
      CO(2) => \grayscale_o2_carry__0_n_1\,
      CO(1) => \grayscale_o2_carry__0_n_2\,
      CO(0) => \grayscale_o2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3) => \grayscale_o2_carry__0_n_4\,
      O(2) => \grayscale_o2_carry__0_n_5\,
      O(1) => \grayscale_o2_carry__0_n_6\,
      O(0) => \grayscale_o2_carry__0_n_7\,
      S(3) => Q(6),
      S(2) => \grayscale_o2_carry__0_i_1__6_n_0\,
      S(1) => \grayscale_o2_carry__0_i_2__6_n_0\,
      S(0) => \grayscale_o2_carry__0_i_3__6_n_0\
    );
\grayscale_o2_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      O => \grayscale_o2_carry__0_i_1__6_n_0\
    );
\grayscale_o2_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      O => \grayscale_o2_carry__0_i_2__6_n_0\
    );
\grayscale_o2_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      O => \grayscale_o2_carry__0_i_3__6_n_0\
    );
\grayscale_o2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayscale_o2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayscale_o2_carry__1_n_2\,
      CO(0) => \NLW_grayscale_o2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grayscale_o2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \grayscale_o2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\grayscale_o2_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \grayscale_o2_carry_i_1__6_n_0\
    );
\grayscale_o2_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \grayscale_o2_carry_i_2__6_n_0\
    );
\grayscale_o2_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \grayscale_o2_carry_i_3__7_n_0\
    );
\m_axis_data[51]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_7\,
      I1 => \C__1\(7),
      O => \m_axis_data[51]_i_10_n_0\
    );
\m_axis_data[51]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_4\,
      I1 => \C__1\(6),
      O => \m_axis_data[51]_i_11_n_0\
    );
\m_axis_data[51]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_5\,
      I1 => \C__1\(5),
      O => \m_axis_data[51]_i_12_n_0\
    );
\m_axis_data[51]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_6\,
      I1 => \C__1\(4),
      O => \m_axis_data[51]_i_14_n_0\
    );
\m_axis_data[51]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry_n_7\,
      I1 => \C__1\(3),
      O => \m_axis_data[51]_i_15_n_0\
    );
\m_axis_data[51]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_6\,
      I1 => \grayscale_o2__19_carry_n_6\,
      I2 => O(0),
      O => \m_axis_data[51]_i_16_n_0\
    );
\m_axis_data[51]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__56_carry_n_7\,
      I1 => Q(9),
      O => \m_axis_data[51]_i_17_n_0\
    );
\m_axis_data[51]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_9_n_6\,
      I1 => \grayscale_o2__19_carry__1_n_7\,
      O => \m_axis_data[51]_i_20_n_0\
    );
\m_axis_data[51]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_9_n_7\,
      I1 => \grayscale_o2__19_carry__0_n_4\,
      O => \m_axis_data[51]_i_21_n_0\
    );
\m_axis_data[51]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[51]_i_19_n_4\,
      I1 => \grayscale_o2__19_carry__0_n_5\,
      O => \m_axis_data[51]_i_22_n_0\
    );
\m_axis_data[51]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[51]_i_19_n_5\,
      I1 => \grayscale_o2__19_carry__0_n_6\,
      O => \m_axis_data[51]_i_23_n_0\
    );
\m_axis_data[51]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[51]_i_19_n_6\,
      I1 => \grayscale_o2__19_carry__0_n_7\,
      O => \m_axis_data[51]_i_24_n_0\
    );
\m_axis_data[51]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[51]_i_19_n_7\,
      I1 => \grayscale_o2__19_carry_n_4\,
      O => \m_axis_data[51]_i_25_n_0\
    );
\m_axis_data[51]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \grayscale_o2__19_carry_n_5\,
      O => \m_axis_data[51]_i_26_n_0\
    );
\m_axis_data[51]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \grayscale_o2__19_carry_n_6\,
      O => \m_axis_data[51]_i_27_n_0\
    );
\m_axis_data[51]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \data_in_reg[47]\(2),
      O => \m_axis_data[51]_i_28_n_0\
    );
\m_axis_data[51]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \data_in_reg[47]\(1),
      O => \m_axis_data[51]_i_29_n_0\
    );
\m_axis_data[51]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \data_in_reg[47]\(0),
      O => \m_axis_data[51]_i_30_n_0\
    );
\m_axis_data[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_6\,
      I1 => \C__1\(12),
      O => \m_axis_data[51]_i_4_n_0\
    );
\m_axis_data[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_7\,
      I1 => \C__1\(11),
      O => \m_axis_data[51]_i_5_n_0\
    );
\m_axis_data[51]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_4\,
      I1 => \C__1\(10),
      O => \m_axis_data[51]_i_6_n_0\
    );
\m_axis_data[51]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_5\,
      I1 => \C__1\(9),
      O => \m_axis_data[51]_i_7_n_0\
    );
\m_axis_data[51]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__0_n_6\,
      I1 => \C__1\(8),
      O => \m_axis_data[51]_i_9_n_0\
    );
\m_axis_data[55]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_8_n_2\,
      I1 => \grayscale_o2__19_carry__2_n_7\,
      O => \m_axis_data[55]_i_10_n_0\
    );
\m_axis_data[55]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_8_n_7\,
      I1 => \grayscale_o2__19_carry__1_n_4\,
      O => \m_axis_data[55]_i_11_n_0\
    );
\m_axis_data[55]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_9_n_4\,
      I1 => \grayscale_o2__19_carry__1_n_5\,
      O => \m_axis_data[55]_i_12_n_0\
    );
\m_axis_data[55]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axis_data_reg[55]_i_9_n_5\,
      I1 => \grayscale_o2__19_carry__1_n_6\,
      O => \m_axis_data[55]_i_13_n_0\
    );
\m_axis_data[55]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => CO(0),
      O => \m_axis_data[55]_i_14_n_0\
    );
\m_axis_data[55]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \data_in_reg[47]_0\(0),
      O => \m_axis_data[55]_i_15_n_0\
    );
\m_axis_data[55]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_in_reg[47]\(3),
      O => \m_axis_data[55]_i_16_n_0\
    );
\m_axis_data[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__2_n_7\,
      I1 => \m_axis_data_reg[55]_i_6_n_2\,
      O => \m_axis_data[55]_i_3_n_0\
    );
\m_axis_data[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_4\,
      I1 => \C__1\(14),
      O => \m_axis_data[55]_i_4_n_0\
    );
\m_axis_data[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grayscale_o2__119_carry__1_n_5\,
      I1 => \C__1\(13),
      O => \m_axis_data[55]_i_5_n_0\
    );
\m_axis_data_reg[51]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_18_n_0\,
      CO(3) => \m_axis_data_reg[51]_i_13_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_13_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_13_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[55]_i_9_n_6\,
      DI(2) => \m_axis_data_reg[55]_i_9_n_7\,
      DI(1) => \m_axis_data_reg[51]_i_19_n_4\,
      DI(0) => \m_axis_data_reg[51]_i_19_n_5\,
      O(3 downto 0) => \C__1\(9 downto 6),
      S(3) => \m_axis_data[51]_i_20_n_0\,
      S(2) => \m_axis_data[51]_i_21_n_0\,
      S(1) => \m_axis_data[51]_i_22_n_0\,
      S(0) => \m_axis_data[51]_i_23_n_0\
    );
\m_axis_data_reg[51]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[51]_i_18_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_18_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_18_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[51]_i_19_n_6\,
      DI(2) => \m_axis_data_reg[51]_i_19_n_7\,
      DI(1 downto 0) => O(1 downto 0),
      O(3 downto 1) => \C__1\(5 downto 3),
      O(0) => \NLW_m_axis_data_reg[51]_i_18_O_UNCONNECTED\(0),
      S(3) => \m_axis_data[51]_i_24_n_0\,
      S(2) => \m_axis_data[51]_i_25_n_0\,
      S(1) => \m_axis_data[51]_i_26_n_0\,
      S(0) => \m_axis_data[51]_i_27_n_0\
    );
\m_axis_data_reg[51]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[51]_i_19_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_19_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_19_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(10 downto 8),
      DI(0) => '0',
      O(3) => \m_axis_data_reg[51]_i_19_n_4\,
      O(2) => \m_axis_data_reg[51]_i_19_n_5\,
      O(1) => \m_axis_data_reg[51]_i_19_n_6\,
      O(0) => \m_axis_data_reg[51]_i_19_n_7\,
      S(3) => \m_axis_data[51]_i_28_n_0\,
      S(2) => \m_axis_data[51]_i_29_n_0\,
      S(1) => \m_axis_data[51]_i_30_n_0\,
      S(0) => O(2)
    );
\m_axis_data_reg[51]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_3_n_0\,
      CO(3) => \m_axis_data_reg[51]_i_2_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__1_n_6\,
      DI(2) => \grayscale_o2__119_carry__1_n_7\,
      DI(1) => \grayscale_o2__119_carry__0_n_4\,
      DI(0) => \grayscale_o2__119_carry__0_n_5\,
      O(3 downto 0) => \m_axis_data_reg[51]\(3 downto 0),
      S(3) => \m_axis_data[51]_i_4_n_0\,
      S(2) => \m_axis_data[51]_i_5_n_0\,
      S(1) => \m_axis_data[51]_i_6_n_0\,
      S(0) => \m_axis_data[51]_i_7_n_0\
    );
\m_axis_data_reg[51]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_8_n_0\,
      CO(3) => \m_axis_data_reg[51]_i_3_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_3_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_3_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry__0_n_6\,
      DI(2) => \grayscale_o2__119_carry__0_n_7\,
      DI(1) => \grayscale_o2__119_carry_n_4\,
      DI(0) => \grayscale_o2__119_carry_n_5\,
      O(3 downto 0) => \NLW_m_axis_data_reg[51]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[51]_i_9_n_0\,
      S(2) => \m_axis_data[51]_i_10_n_0\,
      S(1) => \m_axis_data[51]_i_11_n_0\,
      S(0) => \m_axis_data[51]_i_12_n_0\
    );
\m_axis_data_reg[51]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_data_reg[51]_i_8_n_0\,
      CO(2) => \m_axis_data_reg[51]_i_8_n_1\,
      CO(1) => \m_axis_data_reg[51]_i_8_n_2\,
      CO(0) => \m_axis_data_reg[51]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \grayscale_o2__119_carry_n_6\,
      DI(2) => \grayscale_o2__119_carry_n_7\,
      DI(1) => \grayscale_o2__56_carry_n_6\,
      DI(0) => \grayscale_o2__56_carry_n_7\,
      O(3 downto 0) => \NLW_m_axis_data_reg[51]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axis_data[51]_i_14_n_0\,
      S(2) => \m_axis_data[51]_i_15_n_0\,
      S(1) => \m_axis_data[51]_i_16_n_0\,
      S(0) => \m_axis_data[51]_i_17_n_0\
    );
\m_axis_data_reg[55]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_2_n_0\,
      CO(3) => \NLW_m_axis_data_reg[55]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_data_reg[55]_i_2_n_1\,
      CO(1) => \m_axis_data_reg[55]_i_2_n_2\,
      CO(0) => \m_axis_data_reg[55]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grayscale_o2__119_carry__2_n_7\,
      DI(1) => \grayscale_o2__119_carry__1_n_4\,
      DI(0) => \grayscale_o2__119_carry__1_n_5\,
      O(3 downto 0) => \m_axis_data_reg[55]\(3 downto 0),
      S(3) => \grayscale_o2__119_carry__2_n_6\,
      S(2) => \m_axis_data[55]_i_3_n_0\,
      S(1) => \m_axis_data[55]_i_4_n_0\,
      S(0) => \m_axis_data[55]_i_5_n_0\
    );
\m_axis_data_reg[55]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[55]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[55]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[55]_i_6_n_2\,
      CO(0) => \NLW_m_axis_data_reg[55]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_axis_data_reg[55]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \C__1\(14),
      S(3 downto 1) => B"001",
      S(0) => \grayscale_o2__19_carry__2_n_6\
    );
\m_axis_data_reg[55]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_13_n_0\,
      CO(3) => \m_axis_data_reg[55]_i_7_n_0\,
      CO(2) => \m_axis_data_reg[55]_i_7_n_1\,
      CO(1) => \m_axis_data_reg[55]_i_7_n_2\,
      CO(0) => \m_axis_data_reg[55]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \m_axis_data_reg[55]_i_8_n_2\,
      DI(2) => \m_axis_data_reg[55]_i_8_n_7\,
      DI(1) => \m_axis_data_reg[55]_i_9_n_4\,
      DI(0) => \m_axis_data_reg[55]_i_9_n_5\,
      O(3 downto 0) => \C__1\(13 downto 10),
      S(3) => \m_axis_data[55]_i_10_n_0\,
      S(2) => \m_axis_data[55]_i_11_n_0\,
      S(1) => \m_axis_data[55]_i_12_n_0\,
      S(0) => \m_axis_data[55]_i_13_n_0\
    );
\m_axis_data_reg[55]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[55]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axis_data_reg[55]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_data_reg[55]_i_8_n_2\,
      CO(0) => \NLW_m_axis_data_reg[55]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(15),
      O(3 downto 1) => \NLW_m_axis_data_reg[55]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_data_reg[55]_i_8_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Q(15)
    );
\m_axis_data_reg[55]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_data_reg[51]_i_19_n_0\,
      CO(3) => \m_axis_data_reg[55]_i_9_n_0\,
      CO(2) => \m_axis_data_reg[55]_i_9_n_1\,
      CO(1) => \m_axis_data_reg[55]_i_9_n_2\,
      CO(0) => \m_axis_data_reg[55]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(14 downto 11),
      O(3) => \m_axis_data_reg[55]_i_9_n_4\,
      O(2) => \m_axis_data_reg[55]_i_9_n_5\,
      O(1) => \m_axis_data_reg[55]_i_9_n_6\,
      O(0) => \m_axis_data_reg[55]_i_9_n_7\,
      S(3) => Q(14),
      S(2) => \m_axis_data[55]_i_14_n_0\,
      S(1) => \m_axis_data[55]_i_15_n_0\,
      S(0) => \m_axis_data[55]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0_grayscale_top is
  port (
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_last : out STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    s_axis_valid : in STD_LOGIC;
    s_axis_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    axi_clk : in STD_LOGIC;
    s_axis_last : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_grayscale_top_0_0_grayscale_top : entity is "grayscale_top";
end hdmi_grayscale_top_0_0_grayscale_top;

architecture STRUCTURE of hdmi_grayscale_top_0_0_grayscale_top is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal ctr0 : STD_LOGIC;
  signal \ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[100]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[101]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[102]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[103]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[104]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[105]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[106]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[107]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[108]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[109]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[110]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[111]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[112]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[113]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[114]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[115]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[116]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[117]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[118]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[119]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[120]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[121]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[122]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[123]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[124]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[125]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[126]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[127]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[68]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[69]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[78]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[79]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[80]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[81]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[82]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[83]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[84]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[85]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[86]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[87]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[88]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[89]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[90]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[91]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[92]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[93]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[94]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[95]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[96]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[97]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[98]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[99]_i_1_n_0\ : STD_LOGIC;
  signal \data_in[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[100]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[101]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[102]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[103]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[104]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[106]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[107]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[108]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[109]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[110]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[111]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[112]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[113]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[114]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[115]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[116]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[117]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[118]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[119]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[86]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[87]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[88]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[90]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[91]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[92]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[93]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[94]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[95]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[96]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[97]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[98]\ : STD_LOGIC;
  signal \data_in_reg_n_0_[99]\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_0\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_1\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_10\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_11\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_12\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_13\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_2\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_3\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_4\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_5\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_6\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_7\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_8\ : STD_LOGIC;
  signal \data_out_0[0].pixel_n_9\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_0\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_1\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_10\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_11\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_12\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_13\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_2\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_3\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_4\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_5\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_6\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_7\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_8\ : STD_LOGIC;
  signal \data_out_0[1].pixel_n_9\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_0\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_1\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_10\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_11\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_12\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_13\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_2\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_3\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_4\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_5\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_6\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_7\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_8\ : STD_LOGIC;
  signal \data_out_0[2].pixel_n_9\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_0\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_1\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_10\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_11\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_12\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_13\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_2\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_3\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_4\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_5\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_6\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_7\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_8\ : STD_LOGIC;
  signal \data_out_0[3].pixel_n_9\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_0\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_1\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_17\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_18\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_19\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_2\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_20\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_21\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_22\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_3\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_4\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_5\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_6\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_7\ : STD_LOGIC;
  signal \data_out_0[4].pixel_n_8\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_0\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_1\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_10\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_11\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_12\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_13\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_14\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_15\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_16\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_17\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_18\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_19\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_2\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_20\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_21\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_22\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_23\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_24\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_25\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_3\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_4\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_5\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_6\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_7\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_8\ : STD_LOGIC;
  signal \data_out_1[0].pixel_n_9\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_0\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_1\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_10\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_11\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_12\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_13\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_14\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_15\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_16\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_17\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_18\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_19\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_2\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_20\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_21\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_22\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_23\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_24\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_25\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_3\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_4\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_5\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_6\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_7\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_8\ : STD_LOGIC;
  signal \data_out_1[1].pixel_n_9\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_0\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_1\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_10\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_11\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_12\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_13\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_14\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_15\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_16\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_17\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_18\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_19\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_2\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_20\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_21\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_22\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_23\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_24\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_25\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_3\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_4\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_5\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_6\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_7\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_8\ : STD_LOGIC;
  signal \data_out_1[2].pixel_n_9\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_0\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_1\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_12\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_13\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_14\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_15\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_16\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_17\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_18\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_19\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_2\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_20\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_21\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_22\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_23\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_24\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_25\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_3\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_4\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_5\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_6\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_7\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_8\ : STD_LOGIC;
  signal \data_out_1[3].pixel_n_9\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_0\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_1\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_10\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_11\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_12\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_13\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_14\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_15\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_2\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_3\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_4\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_5\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_6\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_7\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_8\ : STD_LOGIC;
  signal \data_out_2[0].pixel_n_9\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_0\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_1\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_10\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_11\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_12\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_13\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_14\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_15\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_2\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_3\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_4\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_5\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_6\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_7\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_8\ : STD_LOGIC;
  signal \data_out_2[1].pixel_n_9\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_0\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_1\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_10\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_11\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_12\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_13\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_14\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_15\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_2\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_3\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_4\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_5\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_6\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_7\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_8\ : STD_LOGIC;
  signal \data_out_2[2].pixel_n_9\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_0\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_1\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_10\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_11\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_12\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_13\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_14\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_15\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_2\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_3\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_4\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_5\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_6\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_7\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_8\ : STD_LOGIC;
  signal \data_out_2[3].pixel_n_9\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_0\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_1\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_10\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_11\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_12\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_13\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_14\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_2\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_3\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_4\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_5\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_6\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_7\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_8\ : STD_LOGIC;
  signal \data_out_2[4].pixel_n_9\ : STD_LOGIC;
  signal grayscale_o0 : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal grayscale_o1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal last_in : STD_LOGIC;
  signal left_overs : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \left_overs[0]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[10]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[11]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[12]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[13]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[14]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[15]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[15]_i_2_n_0\ : STD_LOGIC;
  signal \left_overs[1]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[2]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[3]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[4]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[5]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[6]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[7]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[8]_i_1_n_0\ : STD_LOGIC;
  signal \left_overs[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_data[127]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_valid_i_1_n_0 : STD_LOGIC;
  signal next_m_axis_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel0_n_0 : STD_LOGIC;
  signal pixel0_n_1 : STD_LOGIC;
  signal pixel0_n_10 : STD_LOGIC;
  signal pixel0_n_11 : STD_LOGIC;
  signal pixel0_n_12 : STD_LOGIC;
  signal pixel0_n_13 : STD_LOGIC;
  signal pixel0_n_14 : STD_LOGIC;
  signal pixel0_n_15 : STD_LOGIC;
  signal pixel0_n_16 : STD_LOGIC;
  signal pixel0_n_17 : STD_LOGIC;
  signal pixel0_n_18 : STD_LOGIC;
  signal pixel0_n_19 : STD_LOGIC;
  signal pixel0_n_2 : STD_LOGIC;
  signal pixel0_n_20 : STD_LOGIC;
  signal pixel0_n_3 : STD_LOGIC;
  signal pixel0_n_33 : STD_LOGIC;
  signal pixel0_n_34 : STD_LOGIC;
  signal pixel0_n_35 : STD_LOGIC;
  signal pixel0_n_36 : STD_LOGIC;
  signal pixel0_n_37 : STD_LOGIC;
  signal pixel0_n_38 : STD_LOGIC;
  signal pixel0_n_39 : STD_LOGIC;
  signal pixel0_n_4 : STD_LOGIC;
  signal pixel0_n_40 : STD_LOGIC;
  signal pixel0_n_41 : STD_LOGIC;
  signal pixel0_n_5 : STD_LOGIC;
  signal pixel0_n_6 : STD_LOGIC;
  signal pixel0_n_7 : STD_LOGIC;
  signal pixel0_n_8 : STD_LOGIC;
  signal pixel0_n_9 : STD_LOGIC;
  signal pixel1_n_0 : STD_LOGIC;
  signal pixel1_n_1 : STD_LOGIC;
  signal pixel1_n_10 : STD_LOGIC;
  signal pixel1_n_11 : STD_LOGIC;
  signal pixel1_n_12 : STD_LOGIC;
  signal pixel1_n_13 : STD_LOGIC;
  signal pixel1_n_14 : STD_LOGIC;
  signal pixel1_n_15 : STD_LOGIC;
  signal pixel1_n_16 : STD_LOGIC;
  signal pixel1_n_17 : STD_LOGIC;
  signal pixel1_n_18 : STD_LOGIC;
  signal pixel1_n_19 : STD_LOGIC;
  signal pixel1_n_2 : STD_LOGIC;
  signal pixel1_n_20 : STD_LOGIC;
  signal pixel1_n_21 : STD_LOGIC;
  signal pixel1_n_22 : STD_LOGIC;
  signal pixel1_n_23 : STD_LOGIC;
  signal pixel1_n_24 : STD_LOGIC;
  signal pixel1_n_25 : STD_LOGIC;
  signal pixel1_n_26 : STD_LOGIC;
  signal pixel1_n_27 : STD_LOGIC;
  signal pixel1_n_28 : STD_LOGIC;
  signal pixel1_n_29 : STD_LOGIC;
  signal pixel1_n_3 : STD_LOGIC;
  signal pixel1_n_30 : STD_LOGIC;
  signal pixel1_n_31 : STD_LOGIC;
  signal pixel1_n_32 : STD_LOGIC;
  signal pixel1_n_4 : STD_LOGIC;
  signal pixel1_n_5 : STD_LOGIC;
  signal pixel1_n_6 : STD_LOGIC;
  signal pixel1_n_7 : STD_LOGIC;
  signal pixel1_n_8 : STD_LOGIC;
  signal pixel1_n_9 : STD_LOGIC;
  signal valid_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctr[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ctr[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_in[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_in[100]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data_in[101]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_in[102]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_in[103]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_in[104]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_in[105]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_in[106]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_in[107]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_in[108]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_in[109]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_in[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_in[110]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_in[111]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_in[112]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_in[113]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_in[114]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_in[115]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_in[116]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_in[117]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_in[118]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_in[119]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \data_in[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_in[120]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_in[121]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_in[122]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_in[123]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_in[124]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_in[125]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_in[126]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_in[127]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_in[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_in[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_in[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_in[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_in[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_in[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_in[18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_in[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_in[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \data_in[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_in[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_in[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_in[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data_in[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_in[25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_in[26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_in[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_in[28]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \data_in[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_in[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \data_in[30]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_in[31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_in[32]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_in[33]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_in[34]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_in[35]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_in[36]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_in[37]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_in[38]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_in[39]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_in[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \data_in[40]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \data_in[41]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_in[42]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_in[43]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_in[44]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_in[45]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_in[46]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_in[47]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_in[48]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_in[49]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_in[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_in[50]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_in[51]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_in[52]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_in[53]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_in[54]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_in[55]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_in[56]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_in[57]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_in[58]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_in[59]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_in[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_in[60]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_in[61]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_in[62]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_in[63]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_in[64]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_in[65]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_in[66]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_in[67]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_in[68]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_in[69]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_in[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_in[70]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_in[71]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_in[72]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_in[73]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_in[74]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_in[75]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_in[76]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_in[77]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_in[78]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_in[79]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_in[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_in[80]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_in[81]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_in[82]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_in[83]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \data_in[84]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_in[85]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_in[86]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_in[87]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_in[88]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_in[89]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_in[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_in[90]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_in[91]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_in[92]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_in[93]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_in[94]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_in[95]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \data_in[96]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_in[97]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_in[98]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_in[99]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_in[9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \left_overs[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \left_overs[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \left_overs[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \left_overs[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \left_overs[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \left_overs[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \left_overs[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \left_overs[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \left_overs[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \left_overs[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \left_overs[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \left_overs[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \left_overs[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \left_overs[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \left_overs[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \left_overs[9]_i_1\ : label is "soft_lutpair67";
begin
\ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007800"
    )
        port map (
      I0 => m_axis_ready,
      I1 => valid_in,
      I2 => \ctr_reg_n_0_[0]\,
      I3 => reset_n,
      I4 => \ctr_reg_n_0_[1]\,
      O => \ctr[0]_i_1_n_0\
    );
\ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77008000"
    )
        port map (
      I0 => m_axis_ready,
      I1 => valid_in,
      I2 => \ctr_reg_n_0_[0]\,
      I3 => reset_n,
      I4 => \ctr_reg_n_0_[1]\,
      O => \ctr[1]_i_1_n_0\
    );
\ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \ctr[0]_i_1_n_0\,
      Q => \ctr_reg_n_0_[0]\,
      R => '0'
    );
\ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \ctr[1]_i_1_n_0\,
      Q => \ctr_reg_n_0_[1]\,
      R => '0'
    );
\data_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(0),
      O => \data_in[0]_i_1_n_0\
    );
\data_in[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(100),
      O => \data_in[100]_i_1_n_0\
    );
\data_in[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(101),
      O => \data_in[101]_i_1_n_0\
    );
\data_in[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(102),
      O => \data_in[102]_i_1_n_0\
    );
\data_in[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(103),
      O => \data_in[103]_i_1_n_0\
    );
\data_in[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(104),
      O => \data_in[104]_i_1_n_0\
    );
\data_in[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(105),
      O => \data_in[105]_i_1_n_0\
    );
\data_in[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(106),
      O => \data_in[106]_i_1_n_0\
    );
\data_in[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(107),
      O => \data_in[107]_i_1_n_0\
    );
\data_in[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(108),
      O => \data_in[108]_i_1_n_0\
    );
\data_in[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(109),
      O => \data_in[109]_i_1_n_0\
    );
\data_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(10),
      O => \data_in[10]_i_1_n_0\
    );
\data_in[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(110),
      O => \data_in[110]_i_1_n_0\
    );
\data_in[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(111),
      O => \data_in[111]_i_1_n_0\
    );
\data_in[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(112),
      O => \data_in[112]_i_1_n_0\
    );
\data_in[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(113),
      O => \data_in[113]_i_1_n_0\
    );
\data_in[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(114),
      O => \data_in[114]_i_1_n_0\
    );
\data_in[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(115),
      O => \data_in[115]_i_1_n_0\
    );
\data_in[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(116),
      O => \data_in[116]_i_1_n_0\
    );
\data_in[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(117),
      O => \data_in[117]_i_1_n_0\
    );
\data_in[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(118),
      O => \data_in[118]_i_1_n_0\
    );
\data_in[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(119),
      O => \data_in[119]_i_1_n_0\
    );
\data_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(11),
      O => \data_in[11]_i_1_n_0\
    );
\data_in[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(120),
      O => \data_in[120]_i_1_n_0\
    );
\data_in[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(121),
      O => \data_in[121]_i_1_n_0\
    );
\data_in[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(122),
      O => \data_in[122]_i_1_n_0\
    );
\data_in[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(123),
      O => \data_in[123]_i_1_n_0\
    );
\data_in[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(124),
      O => \data_in[124]_i_1_n_0\
    );
\data_in[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(125),
      O => \data_in[125]_i_1_n_0\
    );
\data_in[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(126),
      O => \data_in[126]_i_1_n_0\
    );
\data_in[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(127),
      O => \data_in[127]_i_1_n_0\
    );
\data_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(12),
      O => \data_in[12]_i_1_n_0\
    );
\data_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(13),
      O => \data_in[13]_i_1_n_0\
    );
\data_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(14),
      O => \data_in[14]_i_1_n_0\
    );
\data_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(15),
      O => \data_in[15]_i_1_n_0\
    );
\data_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(16),
      O => \data_in[16]_i_1_n_0\
    );
\data_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(17),
      O => \data_in[17]_i_1_n_0\
    );
\data_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(18),
      O => \data_in[18]_i_1_n_0\
    );
\data_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(19),
      O => \data_in[19]_i_1_n_0\
    );
\data_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(1),
      O => \data_in[1]_i_1_n_0\
    );
\data_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(20),
      O => \data_in[20]_i_1_n_0\
    );
\data_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(21),
      O => \data_in[21]_i_1_n_0\
    );
\data_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(22),
      O => \data_in[22]_i_1_n_0\
    );
\data_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(23),
      O => \data_in[23]_i_1_n_0\
    );
\data_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(24),
      O => \data_in[24]_i_1_n_0\
    );
\data_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(25),
      O => \data_in[25]_i_1_n_0\
    );
\data_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(26),
      O => \data_in[26]_i_1_n_0\
    );
\data_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(27),
      O => \data_in[27]_i_1_n_0\
    );
\data_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(28),
      O => \data_in[28]_i_1_n_0\
    );
\data_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(29),
      O => \data_in[29]_i_1_n_0\
    );
\data_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(2),
      O => \data_in[2]_i_1_n_0\
    );
\data_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(30),
      O => \data_in[30]_i_1_n_0\
    );
\data_in[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(31),
      O => \data_in[31]_i_1_n_0\
    );
\data_in[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(32),
      O => \data_in[32]_i_1_n_0\
    );
\data_in[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(33),
      O => \data_in[33]_i_1_n_0\
    );
\data_in[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(34),
      O => \data_in[34]_i_1_n_0\
    );
\data_in[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(35),
      O => \data_in[35]_i_1_n_0\
    );
\data_in[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(36),
      O => \data_in[36]_i_1_n_0\
    );
\data_in[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(37),
      O => \data_in[37]_i_1_n_0\
    );
\data_in[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(38),
      O => \data_in[38]_i_1_n_0\
    );
\data_in[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(39),
      O => \data_in[39]_i_1_n_0\
    );
\data_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(3),
      O => \data_in[3]_i_1_n_0\
    );
\data_in[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(40),
      O => \data_in[40]_i_1_n_0\
    );
\data_in[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(41),
      O => \data_in[41]_i_1_n_0\
    );
\data_in[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(42),
      O => \data_in[42]_i_1_n_0\
    );
\data_in[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(43),
      O => \data_in[43]_i_1_n_0\
    );
\data_in[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(44),
      O => \data_in[44]_i_1_n_0\
    );
\data_in[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(45),
      O => \data_in[45]_i_1_n_0\
    );
\data_in[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(46),
      O => \data_in[46]_i_1_n_0\
    );
\data_in[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(47),
      O => \data_in[47]_i_1_n_0\
    );
\data_in[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(48),
      O => \data_in[48]_i_1_n_0\
    );
\data_in[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(49),
      O => \data_in[49]_i_1_n_0\
    );
\data_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(4),
      O => \data_in[4]_i_1_n_0\
    );
\data_in[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(50),
      O => \data_in[50]_i_1_n_0\
    );
\data_in[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(51),
      O => \data_in[51]_i_1_n_0\
    );
\data_in[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(52),
      O => \data_in[52]_i_1_n_0\
    );
\data_in[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(53),
      O => \data_in[53]_i_1_n_0\
    );
\data_in[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(54),
      O => \data_in[54]_i_1_n_0\
    );
\data_in[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(55),
      O => \data_in[55]_i_1_n_0\
    );
\data_in[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(56),
      O => \data_in[56]_i_1_n_0\
    );
\data_in[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(57),
      O => \data_in[57]_i_1_n_0\
    );
\data_in[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(58),
      O => \data_in[58]_i_1_n_0\
    );
\data_in[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(59),
      O => \data_in[59]_i_1_n_0\
    );
\data_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(5),
      O => \data_in[5]_i_1_n_0\
    );
\data_in[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(60),
      O => \data_in[60]_i_1_n_0\
    );
\data_in[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(61),
      O => \data_in[61]_i_1_n_0\
    );
\data_in[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(62),
      O => \data_in[62]_i_1_n_0\
    );
\data_in[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(63),
      O => \data_in[63]_i_1_n_0\
    );
\data_in[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(64),
      O => \data_in[64]_i_1_n_0\
    );
\data_in[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(65),
      O => \data_in[65]_i_1_n_0\
    );
\data_in[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(66),
      O => \data_in[66]_i_1_n_0\
    );
\data_in[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(67),
      O => \data_in[67]_i_1_n_0\
    );
\data_in[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(68),
      O => \data_in[68]_i_1_n_0\
    );
\data_in[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(69),
      O => \data_in[69]_i_1_n_0\
    );
\data_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(6),
      O => \data_in[6]_i_1_n_0\
    );
\data_in[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(70),
      O => \data_in[70]_i_1_n_0\
    );
\data_in[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(71),
      O => \data_in[71]_i_1_n_0\
    );
\data_in[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(72),
      O => \data_in[72]_i_1_n_0\
    );
\data_in[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(73),
      O => \data_in[73]_i_1_n_0\
    );
\data_in[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(74),
      O => \data_in[74]_i_1_n_0\
    );
\data_in[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(75),
      O => \data_in[75]_i_1_n_0\
    );
\data_in[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(76),
      O => \data_in[76]_i_1_n_0\
    );
\data_in[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(77),
      O => \data_in[77]_i_1_n_0\
    );
\data_in[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(78),
      O => \data_in[78]_i_1_n_0\
    );
\data_in[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(79),
      O => \data_in[79]_i_1_n_0\
    );
\data_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(7),
      O => \data_in[7]_i_1_n_0\
    );
\data_in[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(80),
      O => \data_in[80]_i_1_n_0\
    );
\data_in[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(81),
      O => \data_in[81]_i_1_n_0\
    );
\data_in[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(82),
      O => \data_in[82]_i_1_n_0\
    );
\data_in[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(83),
      O => \data_in[83]_i_1_n_0\
    );
\data_in[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(84),
      O => \data_in[84]_i_1_n_0\
    );
\data_in[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(85),
      O => \data_in[85]_i_1_n_0\
    );
\data_in[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(86),
      O => \data_in[86]_i_1_n_0\
    );
\data_in[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(87),
      O => \data_in[87]_i_1_n_0\
    );
\data_in[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(88),
      O => \data_in[88]_i_1_n_0\
    );
\data_in[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(89),
      O => \data_in[89]_i_1_n_0\
    );
\data_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(8),
      O => \data_in[8]_i_1_n_0\
    );
\data_in[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(90),
      O => \data_in[90]_i_1_n_0\
    );
\data_in[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(91),
      O => \data_in[91]_i_1_n_0\
    );
\data_in[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(92),
      O => \data_in[92]_i_1_n_0\
    );
\data_in[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(93),
      O => \data_in[93]_i_1_n_0\
    );
\data_in[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(94),
      O => \data_in[94]_i_1_n_0\
    );
\data_in[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(95),
      O => \data_in[95]_i_1_n_0\
    );
\data_in[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(96),
      O => \data_in[96]_i_1_n_0\
    );
\data_in[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(97),
      O => \data_in[97]_i_1_n_0\
    );
\data_in[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(98),
      O => \data_in[98]_i_1_n_0\
    );
\data_in[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(99),
      O => \data_in[99]_i_1_n_0\
    );
\data_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => s_axis_data(9),
      O => \data_in[9]_i_1_n_0\
    );
\data_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[0]_i_1_n_0\,
      Q => \data_in_reg_n_0_[0]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[100]_i_1_n_0\,
      Q => \data_in_reg_n_0_[100]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[101]_i_1_n_0\,
      Q => \data_in_reg_n_0_[101]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[102]_i_1_n_0\,
      Q => \data_in_reg_n_0_[102]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[103]_i_1_n_0\,
      Q => \data_in_reg_n_0_[103]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[104]_i_1_n_0\,
      Q => \data_in_reg_n_0_[104]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[105]_i_1_n_0\,
      Q => grayscale_o1(1),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[106]_i_1_n_0\,
      Q => \data_in_reg_n_0_[106]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[107]_i_1_n_0\,
      Q => \data_in_reg_n_0_[107]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[108]_i_1_n_0\,
      Q => \data_in_reg_n_0_[108]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[109]_i_1_n_0\,
      Q => \data_in_reg_n_0_[109]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[10]_i_1_n_0\,
      Q => A(2),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[110]_i_1_n_0\,
      Q => \data_in_reg_n_0_[110]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[111]_i_1_n_0\,
      Q => \data_in_reg_n_0_[111]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[112]_i_1_n_0\,
      Q => \data_in_reg_n_0_[112]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[113]_i_1_n_0\,
      Q => \data_in_reg_n_0_[113]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[114]_i_1_n_0\,
      Q => \data_in_reg_n_0_[114]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[115]_i_1_n_0\,
      Q => \data_in_reg_n_0_[115]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[116]_i_1_n_0\,
      Q => \data_in_reg_n_0_[116]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[117]_i_1_n_0\,
      Q => \data_in_reg_n_0_[117]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[118]_i_1_n_0\,
      Q => \data_in_reg_n_0_[118]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[119]_i_1_n_0\,
      Q => \data_in_reg_n_0_[119]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[11]_i_1_n_0\,
      Q => A(3),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[120]_i_1_n_0\,
      Q => p_1_in(0),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[121]_i_1_n_0\,
      Q => p_1_in(1),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[122]_i_1_n_0\,
      Q => p_1_in(2),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[123]_i_1_n_0\,
      Q => p_1_in(3),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[124]_i_1_n_0\,
      Q => p_1_in(4),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[125]_i_1_n_0\,
      Q => p_1_in(5),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[126]_i_1_n_0\,
      Q => p_1_in(6),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[127]_i_1_n_0\,
      Q => p_1_in(7),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[12]_i_1_n_0\,
      Q => A(4),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[13]_i_1_n_0\,
      Q => A(5),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[14]_i_1_n_0\,
      Q => A(6),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[15]_i_1_n_0\,
      Q => A(7),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[16]_i_1_n_0\,
      Q => \data_in_reg_n_0_[16]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[17]_i_1_n_0\,
      Q => \data_in_reg_n_0_[17]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[18]_i_1_n_0\,
      Q => \data_in_reg_n_0_[18]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[19]_i_1_n_0\,
      Q => \data_in_reg_n_0_[19]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[1]_i_1_n_0\,
      Q => \data_in_reg_n_0_[1]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[20]_i_1_n_0\,
      Q => \data_in_reg_n_0_[20]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[21]_i_1_n_0\,
      Q => \data_in_reg_n_0_[21]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[22]_i_1_n_0\,
      Q => \data_in_reg_n_0_[22]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[23]_i_1_n_0\,
      Q => \data_in_reg_n_0_[23]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[24]_i_1_n_0\,
      Q => B(0),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[25]_i_1_n_0\,
      Q => B(1),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[26]_i_1_n_0\,
      Q => B(2),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[27]_i_1_n_0\,
      Q => B(3),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[28]_i_1_n_0\,
      Q => B(4),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[29]_i_1_n_0\,
      Q => B(5),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[2]_i_1_n_0\,
      Q => \data_in_reg_n_0_[2]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[30]_i_1_n_0\,
      Q => B(6),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[31]_i_1_n_0\,
      Q => B(7),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[32]_i_1_n_0\,
      Q => \data_in_reg_n_0_[32]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[33]_i_1_n_0\,
      Q => \data_in_reg_n_0_[33]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[34]_i_1_n_0\,
      Q => \data_in_reg_n_0_[34]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[35]_i_1_n_0\,
      Q => \data_in_reg_n_0_[35]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[36]_i_1_n_0\,
      Q => \data_in_reg_n_0_[36]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[37]_i_1_n_0\,
      Q => \data_in_reg_n_0_[37]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[38]_i_1_n_0\,
      Q => \data_in_reg_n_0_[38]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[39]_i_1_n_0\,
      Q => \data_in_reg_n_0_[39]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[3]_i_1_n_0\,
      Q => \data_in_reg_n_0_[3]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[40]_i_1_n_0\,
      Q => \data_in_reg_n_0_[40]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[41]_i_1_n_0\,
      Q => \data_in_reg_n_0_[41]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[42]_i_1_n_0\,
      Q => \data_in_reg_n_0_[42]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[43]_i_1_n_0\,
      Q => \data_in_reg_n_0_[43]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[44]_i_1_n_0\,
      Q => \data_in_reg_n_0_[44]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[45]_i_1_n_0\,
      Q => \data_in_reg_n_0_[45]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[46]_i_1_n_0\,
      Q => \data_in_reg_n_0_[46]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[47]_i_1_n_0\,
      Q => \data_in_reg_n_0_[47]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[48]_i_1_n_0\,
      Q => \data_in_reg_n_0_[48]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[49]_i_1_n_0\,
      Q => \data_in_reg_n_0_[49]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[4]_i_1_n_0\,
      Q => \data_in_reg_n_0_[4]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[50]_i_1_n_0\,
      Q => \data_in_reg_n_0_[50]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[51]_i_1_n_0\,
      Q => \data_in_reg_n_0_[51]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[52]_i_1_n_0\,
      Q => \data_in_reg_n_0_[52]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[53]_i_1_n_0\,
      Q => \data_in_reg_n_0_[53]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[54]_i_1_n_0\,
      Q => \data_in_reg_n_0_[54]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[55]_i_1_n_0\,
      Q => \data_in_reg_n_0_[55]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[56]_i_1_n_0\,
      Q => \data_in_reg_n_0_[56]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[57]_i_1_n_0\,
      Q => \data_in_reg_n_0_[57]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[58]_i_1_n_0\,
      Q => \data_in_reg_n_0_[58]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[59]_i_1_n_0\,
      Q => \data_in_reg_n_0_[59]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[5]_i_1_n_0\,
      Q => \data_in_reg_n_0_[5]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[60]_i_1_n_0\,
      Q => \data_in_reg_n_0_[60]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[61]_i_1_n_0\,
      Q => \data_in_reg_n_0_[61]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[62]_i_1_n_0\,
      Q => \data_in_reg_n_0_[62]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[63]_i_1_n_0\,
      Q => \data_in_reg_n_0_[63]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[64]_i_1_n_0\,
      Q => \data_in_reg_n_0_[64]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[65]_i_1_n_0\,
      Q => \data_in_reg_n_0_[65]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[66]_i_1_n_0\,
      Q => \data_in_reg_n_0_[66]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[67]_i_1_n_0\,
      Q => \data_in_reg_n_0_[67]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[68]_i_1_n_0\,
      Q => \data_in_reg_n_0_[68]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[69]_i_1_n_0\,
      Q => \data_in_reg_n_0_[69]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[6]_i_1_n_0\,
      Q => \data_in_reg_n_0_[6]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[70]_i_1_n_0\,
      Q => \data_in_reg_n_0_[70]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[71]_i_1_n_0\,
      Q => \data_in_reg_n_0_[71]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[72]_i_1_n_0\,
      Q => \data_in_reg_n_0_[72]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[73]_i_1_n_0\,
      Q => \data_in_reg_n_0_[73]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[74]_i_1_n_0\,
      Q => \data_in_reg_n_0_[74]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[75]_i_1_n_0\,
      Q => \data_in_reg_n_0_[75]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[76]_i_1_n_0\,
      Q => \data_in_reg_n_0_[76]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[77]_i_1_n_0\,
      Q => \data_in_reg_n_0_[77]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[78]_i_1_n_0\,
      Q => \data_in_reg_n_0_[78]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[79]_i_1_n_0\,
      Q => \data_in_reg_n_0_[79]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[7]_i_1_n_0\,
      Q => \data_in_reg_n_0_[7]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[80]_i_1_n_0\,
      Q => \data_in_reg_n_0_[80]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[81]_i_1_n_0\,
      Q => \data_in_reg_n_0_[81]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[82]_i_1_n_0\,
      Q => \data_in_reg_n_0_[82]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[83]_i_1_n_0\,
      Q => \data_in_reg_n_0_[83]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[84]_i_1_n_0\,
      Q => \data_in_reg_n_0_[84]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[85]_i_1_n_0\,
      Q => \data_in_reg_n_0_[85]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[86]_i_1_n_0\,
      Q => \data_in_reg_n_0_[86]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[87]_i_1_n_0\,
      Q => \data_in_reg_n_0_[87]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[88]_i_1_n_0\,
      Q => \data_in_reg_n_0_[88]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[89]_i_1_n_0\,
      Q => \data_in_reg_n_0_[89]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[8]_i_1_n_0\,
      Q => A(0),
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[90]_i_1_n_0\,
      Q => \data_in_reg_n_0_[90]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[91]_i_1_n_0\,
      Q => \data_in_reg_n_0_[91]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[92]_i_1_n_0\,
      Q => \data_in_reg_n_0_[92]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[93]_i_1_n_0\,
      Q => \data_in_reg_n_0_[93]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[94]_i_1_n_0\,
      Q => \data_in_reg_n_0_[94]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[95]_i_1_n_0\,
      Q => \data_in_reg_n_0_[95]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[96]_i_1_n_0\,
      Q => \data_in_reg_n_0_[96]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[97]_i_1_n_0\,
      Q => \data_in_reg_n_0_[97]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[98]_i_1_n_0\,
      Q => \data_in_reg_n_0_[98]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[99]_i_1_n_0\,
      Q => \data_in_reg_n_0_[99]\,
      R => m_axis_valid_i_1_n_0
    );
\data_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => \data_in[9]_i_1_n_0\,
      Q => A(1),
      R => m_axis_valid_i_1_n_0
    );
\data_out_0[0].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale
     port map (
      CO(0) => pixel0_n_19,
      O(2) => pixel0_n_12,
      O(1) => pixel0_n_13,
      O(0) => pixel0_n_14,
      Q(23) => \data_in_reg_n_0_[23]\,
      Q(22) => \data_in_reg_n_0_[22]\,
      Q(21) => \data_in_reg_n_0_[21]\,
      Q(20) => \data_in_reg_n_0_[20]\,
      Q(19) => \data_in_reg_n_0_[19]\,
      Q(18) => \data_in_reg_n_0_[18]\,
      Q(17) => \data_in_reg_n_0_[17]\,
      Q(16) => \data_in_reg_n_0_[16]\,
      Q(15 downto 8) => A(7 downto 0),
      Q(7) => \data_in_reg_n_0_[7]\,
      Q(6) => \data_in_reg_n_0_[6]\,
      Q(5) => \data_in_reg_n_0_[5]\,
      Q(4) => \data_in_reg_n_0_[4]\,
      Q(3) => \data_in_reg_n_0_[3]\,
      Q(2) => \data_in_reg_n_0_[2]\,
      Q(1) => \data_in_reg_n_0_[1]\,
      Q(0) => \data_in_reg_n_0_[0]\,
      S(2) => \data_out_0[0].pixel_n_8\,
      S(1) => \data_out_0[0].pixel_n_9\,
      S(0) => \data_out_0[0].pixel_n_10\,
      \data_in_reg[15]\(3) => pixel0_n_15,
      \data_in_reg[15]\(2) => pixel0_n_16,
      \data_in_reg[15]\(1) => pixel0_n_17,
      \data_in_reg[15]\(0) => pixel0_n_18,
      \data_in_reg[15]_0\(0) => pixel0_n_20,
      \m_axis_data_reg[19]\(3) => \data_out_0[0].pixel_n_0\,
      \m_axis_data_reg[19]\(2) => \data_out_0[0].pixel_n_1\,
      \m_axis_data_reg[19]\(1) => \data_out_0[0].pixel_n_2\,
      \m_axis_data_reg[19]\(0) => \data_out_0[0].pixel_n_3\,
      \m_axis_data_reg[19]_0\(2) => \data_out_0[0].pixel_n_11\,
      \m_axis_data_reg[19]_0\(1) => \data_out_0[0].pixel_n_12\,
      \m_axis_data_reg[19]_0\(0) => \data_out_0[0].pixel_n_13\,
      \m_axis_data_reg[23]\(3) => \data_out_0[0].pixel_n_4\,
      \m_axis_data_reg[23]\(2) => \data_out_0[0].pixel_n_5\,
      \m_axis_data_reg[23]\(1) => \data_out_0[0].pixel_n_6\,
      \m_axis_data_reg[23]\(0) => \data_out_0[0].pixel_n_7\
    );
\data_out_0[1].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_0
     port map (
      CO(0) => \data_out_1[0].pixel_n_16\,
      O(2) => \data_out_1[0].pixel_n_9\,
      O(1) => \data_out_1[0].pixel_n_10\,
      O(0) => \data_out_1[0].pixel_n_11\,
      Q(23) => \data_in_reg_n_0_[47]\,
      Q(22) => \data_in_reg_n_0_[46]\,
      Q(21) => \data_in_reg_n_0_[45]\,
      Q(20) => \data_in_reg_n_0_[44]\,
      Q(19) => \data_in_reg_n_0_[43]\,
      Q(18) => \data_in_reg_n_0_[42]\,
      Q(17) => \data_in_reg_n_0_[41]\,
      Q(16) => \data_in_reg_n_0_[40]\,
      Q(15) => \data_in_reg_n_0_[39]\,
      Q(14) => \data_in_reg_n_0_[38]\,
      Q(13) => \data_in_reg_n_0_[37]\,
      Q(12) => \data_in_reg_n_0_[36]\,
      Q(11) => \data_in_reg_n_0_[35]\,
      Q(10) => \data_in_reg_n_0_[34]\,
      Q(9) => \data_in_reg_n_0_[33]\,
      Q(8) => \data_in_reg_n_0_[32]\,
      Q(7 downto 0) => B(7 downto 0),
      S(2) => \data_out_0[1].pixel_n_8\,
      S(1) => \data_out_0[1].pixel_n_9\,
      S(0) => \data_out_0[1].pixel_n_10\,
      \data_in_reg[39]\(3) => \data_out_1[0].pixel_n_12\,
      \data_in_reg[39]\(2) => \data_out_1[0].pixel_n_13\,
      \data_in_reg[39]\(1) => \data_out_1[0].pixel_n_14\,
      \data_in_reg[39]\(0) => \data_out_1[0].pixel_n_15\,
      \data_in_reg[39]_0\(0) => \data_out_1[0].pixel_n_17\,
      \m_axis_data_reg[43]\(3) => \data_out_0[1].pixel_n_0\,
      \m_axis_data_reg[43]\(2) => \data_out_0[1].pixel_n_1\,
      \m_axis_data_reg[43]\(1) => \data_out_0[1].pixel_n_2\,
      \m_axis_data_reg[43]\(0) => \data_out_0[1].pixel_n_3\,
      \m_axis_data_reg[43]_0\(2) => \data_out_0[1].pixel_n_11\,
      \m_axis_data_reg[43]_0\(1) => \data_out_0[1].pixel_n_12\,
      \m_axis_data_reg[43]_0\(0) => \data_out_0[1].pixel_n_13\,
      \m_axis_data_reg[47]\(3) => \data_out_0[1].pixel_n_4\,
      \m_axis_data_reg[47]\(2) => \data_out_0[1].pixel_n_5\,
      \m_axis_data_reg[47]\(1) => \data_out_0[1].pixel_n_6\,
      \m_axis_data_reg[47]\(0) => \data_out_0[1].pixel_n_7\
    );
\data_out_0[2].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_1
     port map (
      CO(0) => \data_out_1[1].pixel_n_16\,
      O(2) => \data_out_1[1].pixel_n_9\,
      O(1) => \data_out_1[1].pixel_n_10\,
      O(0) => \data_out_1[1].pixel_n_11\,
      Q(23) => \data_in_reg_n_0_[71]\,
      Q(22) => \data_in_reg_n_0_[70]\,
      Q(21) => \data_in_reg_n_0_[69]\,
      Q(20) => \data_in_reg_n_0_[68]\,
      Q(19) => \data_in_reg_n_0_[67]\,
      Q(18) => \data_in_reg_n_0_[66]\,
      Q(17) => \data_in_reg_n_0_[65]\,
      Q(16) => \data_in_reg_n_0_[64]\,
      Q(15) => \data_in_reg_n_0_[63]\,
      Q(14) => \data_in_reg_n_0_[62]\,
      Q(13) => \data_in_reg_n_0_[61]\,
      Q(12) => \data_in_reg_n_0_[60]\,
      Q(11) => \data_in_reg_n_0_[59]\,
      Q(10) => \data_in_reg_n_0_[58]\,
      Q(9) => \data_in_reg_n_0_[57]\,
      Q(8) => \data_in_reg_n_0_[56]\,
      Q(7) => \data_in_reg_n_0_[55]\,
      Q(6) => \data_in_reg_n_0_[54]\,
      Q(5) => \data_in_reg_n_0_[53]\,
      Q(4) => \data_in_reg_n_0_[52]\,
      Q(3) => \data_in_reg_n_0_[51]\,
      Q(2) => \data_in_reg_n_0_[50]\,
      Q(1) => \data_in_reg_n_0_[49]\,
      Q(0) => \data_in_reg_n_0_[48]\,
      S(2) => \data_out_0[2].pixel_n_8\,
      S(1) => \data_out_0[2].pixel_n_9\,
      S(0) => \data_out_0[2].pixel_n_10\,
      \data_in_reg[63]\(3) => \data_out_1[1].pixel_n_12\,
      \data_in_reg[63]\(2) => \data_out_1[1].pixel_n_13\,
      \data_in_reg[63]\(1) => \data_out_1[1].pixel_n_14\,
      \data_in_reg[63]\(0) => \data_out_1[1].pixel_n_15\,
      \data_in_reg[63]_0\(0) => \data_out_1[1].pixel_n_17\,
      \m_axis_data_reg[67]\(3) => \data_out_0[2].pixel_n_0\,
      \m_axis_data_reg[67]\(2) => \data_out_0[2].pixel_n_1\,
      \m_axis_data_reg[67]\(1) => \data_out_0[2].pixel_n_2\,
      \m_axis_data_reg[67]\(0) => \data_out_0[2].pixel_n_3\,
      \m_axis_data_reg[67]_0\(2) => \data_out_0[2].pixel_n_11\,
      \m_axis_data_reg[67]_0\(1) => \data_out_0[2].pixel_n_12\,
      \m_axis_data_reg[67]_0\(0) => \data_out_0[2].pixel_n_13\,
      \m_axis_data_reg[71]\(3) => \data_out_0[2].pixel_n_4\,
      \m_axis_data_reg[71]\(2) => \data_out_0[2].pixel_n_5\,
      \m_axis_data_reg[71]\(1) => \data_out_0[2].pixel_n_6\,
      \m_axis_data_reg[71]\(0) => \data_out_0[2].pixel_n_7\
    );
\data_out_0[3].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_2
     port map (
      CO(0) => \data_out_1[2].pixel_n_16\,
      O(2) => \data_out_1[2].pixel_n_9\,
      O(1) => \data_out_1[2].pixel_n_10\,
      O(0) => \data_out_1[2].pixel_n_11\,
      Q(23) => \data_in_reg_n_0_[95]\,
      Q(22) => \data_in_reg_n_0_[94]\,
      Q(21) => \data_in_reg_n_0_[93]\,
      Q(20) => \data_in_reg_n_0_[92]\,
      Q(19) => \data_in_reg_n_0_[91]\,
      Q(18) => \data_in_reg_n_0_[90]\,
      Q(17) => \data_in_reg_n_0_[89]\,
      Q(16) => \data_in_reg_n_0_[88]\,
      Q(15) => \data_in_reg_n_0_[87]\,
      Q(14) => \data_in_reg_n_0_[86]\,
      Q(13) => \data_in_reg_n_0_[85]\,
      Q(12) => \data_in_reg_n_0_[84]\,
      Q(11) => \data_in_reg_n_0_[83]\,
      Q(10) => \data_in_reg_n_0_[82]\,
      Q(9) => \data_in_reg_n_0_[81]\,
      Q(8) => \data_in_reg_n_0_[80]\,
      Q(7) => \data_in_reg_n_0_[79]\,
      Q(6) => \data_in_reg_n_0_[78]\,
      Q(5) => \data_in_reg_n_0_[77]\,
      Q(4) => \data_in_reg_n_0_[76]\,
      Q(3) => \data_in_reg_n_0_[75]\,
      Q(2) => \data_in_reg_n_0_[74]\,
      Q(1) => \data_in_reg_n_0_[73]\,
      Q(0) => \data_in_reg_n_0_[72]\,
      S(2) => \data_out_0[3].pixel_n_8\,
      S(1) => \data_out_0[3].pixel_n_9\,
      S(0) => \data_out_0[3].pixel_n_10\,
      \data_in_reg[87]\(3) => \data_out_1[2].pixel_n_12\,
      \data_in_reg[87]\(2) => \data_out_1[2].pixel_n_13\,
      \data_in_reg[87]\(1) => \data_out_1[2].pixel_n_14\,
      \data_in_reg[87]\(0) => \data_out_1[2].pixel_n_15\,
      \data_in_reg[87]_0\(0) => \data_out_1[2].pixel_n_17\,
      \m_axis_data_reg[91]\(3) => \data_out_0[3].pixel_n_0\,
      \m_axis_data_reg[91]\(2) => \data_out_0[3].pixel_n_1\,
      \m_axis_data_reg[91]\(1) => \data_out_0[3].pixel_n_2\,
      \m_axis_data_reg[91]\(0) => \data_out_0[3].pixel_n_3\,
      \m_axis_data_reg[91]_0\(2) => \data_out_0[3].pixel_n_11\,
      \m_axis_data_reg[91]_0\(1) => \data_out_0[3].pixel_n_12\,
      \m_axis_data_reg[91]_0\(0) => \data_out_0[3].pixel_n_13\,
      \m_axis_data_reg[95]\(3) => \data_out_0[3].pixel_n_4\,
      \m_axis_data_reg[95]\(2) => \data_out_0[3].pixel_n_5\,
      \m_axis_data_reg[95]\(1) => \data_out_0[3].pixel_n_6\,
      \m_axis_data_reg[95]\(0) => \data_out_0[3].pixel_n_7\
    );
\data_out_0[4].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_3
     port map (
      CO(0) => \data_out_0[4].pixel_n_7\,
      O(2) => \data_out_0[4].pixel_n_0\,
      O(1) => \data_out_0[4].pixel_n_1\,
      O(0) => \data_out_0[4].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[119]\,
      Q(22) => \data_in_reg_n_0_[118]\,
      Q(21) => \data_in_reg_n_0_[117]\,
      Q(20) => \data_in_reg_n_0_[116]\,
      Q(19) => \data_in_reg_n_0_[115]\,
      Q(18) => \data_in_reg_n_0_[114]\,
      Q(17) => \data_in_reg_n_0_[113]\,
      Q(16) => \data_in_reg_n_0_[112]\,
      Q(15) => \data_in_reg_n_0_[111]\,
      Q(14) => \data_in_reg_n_0_[110]\,
      Q(13) => \data_in_reg_n_0_[109]\,
      Q(12) => \data_in_reg_n_0_[108]\,
      Q(11) => \data_in_reg_n_0_[107]\,
      Q(10) => \data_in_reg_n_0_[106]\,
      Q(9) => grayscale_o1(1),
      Q(8) => \data_in_reg_n_0_[104]\,
      Q(7) => \data_in_reg_n_0_[103]\,
      Q(6) => \data_in_reg_n_0_[102]\,
      Q(5) => \data_in_reg_n_0_[101]\,
      Q(4) => \data_in_reg_n_0_[100]\,
      Q(3) => \data_in_reg_n_0_[99]\,
      Q(2) => \data_in_reg_n_0_[98]\,
      Q(1) => \data_in_reg_n_0_[97]\,
      Q(0) => \data_in_reg_n_0_[96]\,
      S(2) => \data_out_2[4].pixel_n_9\,
      S(1) => \data_out_2[4].pixel_n_10\,
      S(0) => \data_out_2[4].pixel_n_11\,
      \data_in_reg[108]\(2) => \data_out_1[3].pixel_n_9\,
      \data_in_reg[108]\(1 downto 0) => grayscale_o1(3 downto 2),
      \data_in_reg[111]\(3) => \data_out_1[3].pixel_n_12\,
      \data_in_reg[111]\(2) => \data_out_1[3].pixel_n_13\,
      \data_in_reg[111]\(1) => \data_out_1[3].pixel_n_14\,
      \data_in_reg[111]\(0) => \data_out_1[3].pixel_n_15\,
      \data_in_reg[111]_0\(0) => \data_out_1[3].pixel_n_17\,
      \data_in_reg[111]_1\(0) => \data_out_1[3].pixel_n_16\,
      \data_in_reg[119]\(2) => \data_out_2[4].pixel_n_12\,
      \data_in_reg[119]\(1) => \data_out_2[4].pixel_n_13\,
      \data_in_reg[119]\(0) => \data_out_2[4].pixel_n_14\,
      grayscale_o0(7 downto 0) => grayscale_o0(16 downto 9),
      \m_axis_data_reg[115]\(2) => \data_out_0[4].pixel_n_20\,
      \m_axis_data_reg[115]\(1) => \data_out_0[4].pixel_n_21\,
      \m_axis_data_reg[115]\(0) => \data_out_0[4].pixel_n_22\,
      \m_axis_data_reg[119]\(2) => \data_out_0[4].pixel_n_17\,
      \m_axis_data_reg[119]\(1) => \data_out_0[4].pixel_n_18\,
      \m_axis_data_reg[119]\(0) => \data_out_0[4].pixel_n_19\,
      \m_axis_data_reg[127]\(3) => \data_out_0[4].pixel_n_3\,
      \m_axis_data_reg[127]\(2) => \data_out_0[4].pixel_n_4\,
      \m_axis_data_reg[127]\(1) => \data_out_0[4].pixel_n_5\,
      \m_axis_data_reg[127]\(0) => \data_out_0[4].pixel_n_6\,
      \m_axis_data_reg[127]_0\(0) => \data_out_0[4].pixel_n_8\
    );
\data_out_1[0].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_4
     port map (
      CO(0) => \data_out_1[0].pixel_n_7\,
      O(2) => \data_out_1[0].pixel_n_0\,
      O(1) => \data_out_1[0].pixel_n_1\,
      O(0) => \data_out_1[0].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[39]\,
      Q(22) => \data_in_reg_n_0_[38]\,
      Q(21) => \data_in_reg_n_0_[37]\,
      Q(20) => \data_in_reg_n_0_[36]\,
      Q(19) => \data_in_reg_n_0_[35]\,
      Q(18) => \data_in_reg_n_0_[34]\,
      Q(17) => \data_in_reg_n_0_[33]\,
      Q(16) => \data_in_reg_n_0_[32]\,
      Q(15 downto 8) => B(7 downto 0),
      Q(7) => \data_in_reg_n_0_[23]\,
      Q(6) => \data_in_reg_n_0_[22]\,
      Q(5) => \data_in_reg_n_0_[21]\,
      Q(4) => \data_in_reg_n_0_[20]\,
      Q(3) => \data_in_reg_n_0_[19]\,
      Q(2) => \data_in_reg_n_0_[18]\,
      Q(1) => \data_in_reg_n_0_[17]\,
      Q(0) => \data_in_reg_n_0_[16]\,
      S(2) => \data_out_2[0].pixel_n_10\,
      S(1) => \data_out_2[0].pixel_n_11\,
      S(0) => \data_out_2[0].pixel_n_12\,
      \data_in_reg[23]\(2) => \data_out_2[0].pixel_n_13\,
      \data_in_reg[23]\(1) => \data_out_2[0].pixel_n_14\,
      \data_in_reg[23]\(0) => \data_out_2[0].pixel_n_15\,
      \data_in_reg[28]\(0) => \data_out_2[0].pixel_n_1\,
      \data_in_reg[36]\(2) => \data_out_0[1].pixel_n_11\,
      \data_in_reg[36]\(1) => \data_out_0[1].pixel_n_12\,
      \data_in_reg[36]\(0) => \data_out_0[1].pixel_n_13\,
      \data_in_reg[36]_0\(0) => \data_out_2[1].pixel_n_0\,
      \data_in_reg[39]\(2) => \data_out_0[1].pixel_n_8\,
      \data_in_reg[39]\(1) => \data_out_0[1].pixel_n_9\,
      \data_in_reg[39]\(0) => \data_out_0[1].pixel_n_10\,
      \m_axis_data_reg[31]\(3) => \data_out_1[0].pixel_n_3\,
      \m_axis_data_reg[31]\(2) => \data_out_1[0].pixel_n_4\,
      \m_axis_data_reg[31]\(1) => \data_out_1[0].pixel_n_5\,
      \m_axis_data_reg[31]\(0) => \data_out_1[0].pixel_n_6\,
      \m_axis_data_reg[31]_0\(0) => \data_out_1[0].pixel_n_8\,
      \m_axis_data_reg[35]\(3) => \data_out_1[0].pixel_n_18\,
      \m_axis_data_reg[35]\(2) => \data_out_1[0].pixel_n_19\,
      \m_axis_data_reg[35]\(1) => \data_out_1[0].pixel_n_20\,
      \m_axis_data_reg[35]\(0) => \data_out_1[0].pixel_n_21\,
      \m_axis_data_reg[39]\(3) => \data_out_1[0].pixel_n_22\,
      \m_axis_data_reg[39]\(2) => \data_out_1[0].pixel_n_23\,
      \m_axis_data_reg[39]\(1) => \data_out_1[0].pixel_n_24\,
      \m_axis_data_reg[39]\(0) => \data_out_1[0].pixel_n_25\,
      \m_axis_data_reg[43]\(2) => \data_out_1[0].pixel_n_9\,
      \m_axis_data_reg[43]\(1) => \data_out_1[0].pixel_n_10\,
      \m_axis_data_reg[43]\(0) => \data_out_1[0].pixel_n_11\,
      \m_axis_data_reg[47]\(3) => \data_out_1[0].pixel_n_12\,
      \m_axis_data_reg[47]\(2) => \data_out_1[0].pixel_n_13\,
      \m_axis_data_reg[47]\(1) => \data_out_1[0].pixel_n_14\,
      \m_axis_data_reg[47]\(0) => \data_out_1[0].pixel_n_15\,
      \m_axis_data_reg[47]_0\(0) => \data_out_1[0].pixel_n_16\,
      \m_axis_data_reg[47]_1\(0) => \data_out_1[0].pixel_n_17\
    );
\data_out_1[1].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_5
     port map (
      CO(0) => \data_out_1[1].pixel_n_7\,
      O(2) => \data_out_1[1].pixel_n_0\,
      O(1) => \data_out_1[1].pixel_n_1\,
      O(0) => \data_out_1[1].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[63]\,
      Q(22) => \data_in_reg_n_0_[62]\,
      Q(21) => \data_in_reg_n_0_[61]\,
      Q(20) => \data_in_reg_n_0_[60]\,
      Q(19) => \data_in_reg_n_0_[59]\,
      Q(18) => \data_in_reg_n_0_[58]\,
      Q(17) => \data_in_reg_n_0_[57]\,
      Q(16) => \data_in_reg_n_0_[56]\,
      Q(15) => \data_in_reg_n_0_[55]\,
      Q(14) => \data_in_reg_n_0_[54]\,
      Q(13) => \data_in_reg_n_0_[53]\,
      Q(12) => \data_in_reg_n_0_[52]\,
      Q(11) => \data_in_reg_n_0_[51]\,
      Q(10) => \data_in_reg_n_0_[50]\,
      Q(9) => \data_in_reg_n_0_[49]\,
      Q(8) => \data_in_reg_n_0_[48]\,
      Q(7) => \data_in_reg_n_0_[47]\,
      Q(6) => \data_in_reg_n_0_[46]\,
      Q(5) => \data_in_reg_n_0_[45]\,
      Q(4) => \data_in_reg_n_0_[44]\,
      Q(3) => \data_in_reg_n_0_[43]\,
      Q(2) => \data_in_reg_n_0_[42]\,
      Q(1) => \data_in_reg_n_0_[41]\,
      Q(0) => \data_in_reg_n_0_[40]\,
      S(2) => \data_out_2[1].pixel_n_10\,
      S(1) => \data_out_2[1].pixel_n_11\,
      S(0) => \data_out_2[1].pixel_n_12\,
      \data_in_reg[47]\(2) => \data_out_2[1].pixel_n_13\,
      \data_in_reg[47]\(1) => \data_out_2[1].pixel_n_14\,
      \data_in_reg[47]\(0) => \data_out_2[1].pixel_n_15\,
      \data_in_reg[52]\(0) => \data_out_2[1].pixel_n_1\,
      \data_in_reg[60]\(2) => \data_out_0[2].pixel_n_11\,
      \data_in_reg[60]\(1) => \data_out_0[2].pixel_n_12\,
      \data_in_reg[60]\(0) => \data_out_0[2].pixel_n_13\,
      \data_in_reg[60]_0\(0) => \data_out_2[2].pixel_n_0\,
      \data_in_reg[63]\(2) => \data_out_0[2].pixel_n_8\,
      \data_in_reg[63]\(1) => \data_out_0[2].pixel_n_9\,
      \data_in_reg[63]\(0) => \data_out_0[2].pixel_n_10\,
      \m_axis_data_reg[55]\(3) => \data_out_1[1].pixel_n_3\,
      \m_axis_data_reg[55]\(2) => \data_out_1[1].pixel_n_4\,
      \m_axis_data_reg[55]\(1) => \data_out_1[1].pixel_n_5\,
      \m_axis_data_reg[55]\(0) => \data_out_1[1].pixel_n_6\,
      \m_axis_data_reg[55]_0\(0) => \data_out_1[1].pixel_n_8\,
      \m_axis_data_reg[59]\(3) => \data_out_1[1].pixel_n_18\,
      \m_axis_data_reg[59]\(2) => \data_out_1[1].pixel_n_19\,
      \m_axis_data_reg[59]\(1) => \data_out_1[1].pixel_n_20\,
      \m_axis_data_reg[59]\(0) => \data_out_1[1].pixel_n_21\,
      \m_axis_data_reg[63]\(3) => \data_out_1[1].pixel_n_22\,
      \m_axis_data_reg[63]\(2) => \data_out_1[1].pixel_n_23\,
      \m_axis_data_reg[63]\(1) => \data_out_1[1].pixel_n_24\,
      \m_axis_data_reg[63]\(0) => \data_out_1[1].pixel_n_25\,
      \m_axis_data_reg[67]\(2) => \data_out_1[1].pixel_n_9\,
      \m_axis_data_reg[67]\(1) => \data_out_1[1].pixel_n_10\,
      \m_axis_data_reg[67]\(0) => \data_out_1[1].pixel_n_11\,
      \m_axis_data_reg[71]\(3) => \data_out_1[1].pixel_n_12\,
      \m_axis_data_reg[71]\(2) => \data_out_1[1].pixel_n_13\,
      \m_axis_data_reg[71]\(1) => \data_out_1[1].pixel_n_14\,
      \m_axis_data_reg[71]\(0) => \data_out_1[1].pixel_n_15\,
      \m_axis_data_reg[71]_0\(0) => \data_out_1[1].pixel_n_16\,
      \m_axis_data_reg[71]_1\(0) => \data_out_1[1].pixel_n_17\
    );
\data_out_1[2].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_6
     port map (
      CO(0) => \data_out_1[2].pixel_n_7\,
      O(2) => \data_out_1[2].pixel_n_0\,
      O(1) => \data_out_1[2].pixel_n_1\,
      O(0) => \data_out_1[2].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[87]\,
      Q(22) => \data_in_reg_n_0_[86]\,
      Q(21) => \data_in_reg_n_0_[85]\,
      Q(20) => \data_in_reg_n_0_[84]\,
      Q(19) => \data_in_reg_n_0_[83]\,
      Q(18) => \data_in_reg_n_0_[82]\,
      Q(17) => \data_in_reg_n_0_[81]\,
      Q(16) => \data_in_reg_n_0_[80]\,
      Q(15) => \data_in_reg_n_0_[79]\,
      Q(14) => \data_in_reg_n_0_[78]\,
      Q(13) => \data_in_reg_n_0_[77]\,
      Q(12) => \data_in_reg_n_0_[76]\,
      Q(11) => \data_in_reg_n_0_[75]\,
      Q(10) => \data_in_reg_n_0_[74]\,
      Q(9) => \data_in_reg_n_0_[73]\,
      Q(8) => \data_in_reg_n_0_[72]\,
      Q(7) => \data_in_reg_n_0_[71]\,
      Q(6) => \data_in_reg_n_0_[70]\,
      Q(5) => \data_in_reg_n_0_[69]\,
      Q(4) => \data_in_reg_n_0_[68]\,
      Q(3) => \data_in_reg_n_0_[67]\,
      Q(2) => \data_in_reg_n_0_[66]\,
      Q(1) => \data_in_reg_n_0_[65]\,
      Q(0) => \data_in_reg_n_0_[64]\,
      S(2) => \data_out_2[2].pixel_n_10\,
      S(1) => \data_out_2[2].pixel_n_11\,
      S(0) => \data_out_2[2].pixel_n_12\,
      \data_in_reg[71]\(2) => \data_out_2[2].pixel_n_13\,
      \data_in_reg[71]\(1) => \data_out_2[2].pixel_n_14\,
      \data_in_reg[71]\(0) => \data_out_2[2].pixel_n_15\,
      \data_in_reg[76]\(0) => \data_out_2[2].pixel_n_1\,
      \data_in_reg[84]\(2) => \data_out_0[3].pixel_n_11\,
      \data_in_reg[84]\(1) => \data_out_0[3].pixel_n_12\,
      \data_in_reg[84]\(0) => \data_out_0[3].pixel_n_13\,
      \data_in_reg[84]_0\(0) => \data_out_2[3].pixel_n_0\,
      \data_in_reg[87]\(2) => \data_out_0[3].pixel_n_8\,
      \data_in_reg[87]\(1) => \data_out_0[3].pixel_n_9\,
      \data_in_reg[87]\(0) => \data_out_0[3].pixel_n_10\,
      \m_axis_data_reg[79]\(3) => \data_out_1[2].pixel_n_3\,
      \m_axis_data_reg[79]\(2) => \data_out_1[2].pixel_n_4\,
      \m_axis_data_reg[79]\(1) => \data_out_1[2].pixel_n_5\,
      \m_axis_data_reg[79]\(0) => \data_out_1[2].pixel_n_6\,
      \m_axis_data_reg[79]_0\(0) => \data_out_1[2].pixel_n_8\,
      \m_axis_data_reg[83]\(3) => \data_out_1[2].pixel_n_18\,
      \m_axis_data_reg[83]\(2) => \data_out_1[2].pixel_n_19\,
      \m_axis_data_reg[83]\(1) => \data_out_1[2].pixel_n_20\,
      \m_axis_data_reg[83]\(0) => \data_out_1[2].pixel_n_21\,
      \m_axis_data_reg[87]\(3) => \data_out_1[2].pixel_n_22\,
      \m_axis_data_reg[87]\(2) => \data_out_1[2].pixel_n_23\,
      \m_axis_data_reg[87]\(1) => \data_out_1[2].pixel_n_24\,
      \m_axis_data_reg[87]\(0) => \data_out_1[2].pixel_n_25\,
      \m_axis_data_reg[91]\(2) => \data_out_1[2].pixel_n_9\,
      \m_axis_data_reg[91]\(1) => \data_out_1[2].pixel_n_10\,
      \m_axis_data_reg[91]\(0) => \data_out_1[2].pixel_n_11\,
      \m_axis_data_reg[95]\(3) => \data_out_1[2].pixel_n_12\,
      \m_axis_data_reg[95]\(2) => \data_out_1[2].pixel_n_13\,
      \m_axis_data_reg[95]\(1) => \data_out_1[2].pixel_n_14\,
      \m_axis_data_reg[95]\(0) => \data_out_1[2].pixel_n_15\,
      \m_axis_data_reg[95]_0\(0) => \data_out_1[2].pixel_n_16\,
      \m_axis_data_reg[95]_1\(0) => \data_out_1[2].pixel_n_17\
    );
\data_out_1[3].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_7
     port map (
      CO(0) => \data_out_1[3].pixel_n_7\,
      O(2) => \data_out_1[3].pixel_n_0\,
      O(1) => \data_out_1[3].pixel_n_1\,
      O(0) => \data_out_1[3].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[111]\,
      Q(22) => \data_in_reg_n_0_[110]\,
      Q(21) => \data_in_reg_n_0_[109]\,
      Q(20) => \data_in_reg_n_0_[108]\,
      Q(19) => \data_in_reg_n_0_[107]\,
      Q(18) => \data_in_reg_n_0_[106]\,
      Q(17) => grayscale_o1(1),
      Q(16) => \data_in_reg_n_0_[104]\,
      Q(15) => \data_in_reg_n_0_[103]\,
      Q(14) => \data_in_reg_n_0_[102]\,
      Q(13) => \data_in_reg_n_0_[101]\,
      Q(12) => \data_in_reg_n_0_[100]\,
      Q(11) => \data_in_reg_n_0_[99]\,
      Q(10) => \data_in_reg_n_0_[98]\,
      Q(9) => \data_in_reg_n_0_[97]\,
      Q(8) => \data_in_reg_n_0_[96]\,
      Q(7) => \data_in_reg_n_0_[95]\,
      Q(6) => \data_in_reg_n_0_[94]\,
      Q(5) => \data_in_reg_n_0_[93]\,
      Q(4) => \data_in_reg_n_0_[92]\,
      Q(3) => \data_in_reg_n_0_[91]\,
      Q(2) => \data_in_reg_n_0_[90]\,
      Q(1) => \data_in_reg_n_0_[89]\,
      Q(0) => \data_in_reg_n_0_[88]\,
      S(2) => \data_out_2[3].pixel_n_10\,
      S(1) => \data_out_2[3].pixel_n_11\,
      S(0) => \data_out_2[3].pixel_n_12\,
      \data_in_reg[100]\(0) => \data_out_2[3].pixel_n_1\,
      \data_in_reg[108]\(2) => \data_out_0[4].pixel_n_20\,
      \data_in_reg[108]\(1) => \data_out_0[4].pixel_n_21\,
      \data_in_reg[108]\(0) => \data_out_0[4].pixel_n_22\,
      \data_in_reg[108]_0\(0) => \data_out_2[4].pixel_n_0\,
      \data_in_reg[111]\(2) => \data_out_0[4].pixel_n_17\,
      \data_in_reg[111]\(1) => \data_out_0[4].pixel_n_18\,
      \data_in_reg[111]\(0) => \data_out_0[4].pixel_n_19\,
      \data_in_reg[95]\(2) => \data_out_2[3].pixel_n_13\,
      \data_in_reg[95]\(1) => \data_out_2[3].pixel_n_14\,
      \data_in_reg[95]\(0) => \data_out_2[3].pixel_n_15\,
      \m_axis_data_reg[103]\(3) => \data_out_1[3].pixel_n_3\,
      \m_axis_data_reg[103]\(2) => \data_out_1[3].pixel_n_4\,
      \m_axis_data_reg[103]\(1) => \data_out_1[3].pixel_n_5\,
      \m_axis_data_reg[103]\(0) => \data_out_1[3].pixel_n_6\,
      \m_axis_data_reg[103]_0\(0) => \data_out_1[3].pixel_n_8\,
      \m_axis_data_reg[107]\(3) => \data_out_1[3].pixel_n_18\,
      \m_axis_data_reg[107]\(2) => \data_out_1[3].pixel_n_19\,
      \m_axis_data_reg[107]\(1) => \data_out_1[3].pixel_n_20\,
      \m_axis_data_reg[107]\(0) => \data_out_1[3].pixel_n_21\,
      \m_axis_data_reg[111]\(3) => \data_out_1[3].pixel_n_22\,
      \m_axis_data_reg[111]\(2) => \data_out_1[3].pixel_n_23\,
      \m_axis_data_reg[111]\(1) => \data_out_1[3].pixel_n_24\,
      \m_axis_data_reg[111]\(0) => \data_out_1[3].pixel_n_25\,
      \m_axis_data_reg[115]\(2) => \data_out_1[3].pixel_n_9\,
      \m_axis_data_reg[115]\(1 downto 0) => grayscale_o1(3 downto 2),
      \m_axis_data_reg[119]\(3) => \data_out_1[3].pixel_n_12\,
      \m_axis_data_reg[119]\(2) => \data_out_1[3].pixel_n_13\,
      \m_axis_data_reg[119]\(1) => \data_out_1[3].pixel_n_14\,
      \m_axis_data_reg[119]\(0) => \data_out_1[3].pixel_n_15\,
      \m_axis_data_reg[119]_0\(0) => \data_out_1[3].pixel_n_16\,
      \m_axis_data_reg[119]_1\(0) => \data_out_1[3].pixel_n_17\
    );
\data_out_2[0].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_8
     port map (
      CO(0) => \data_out_1[0].pixel_n_7\,
      O(0) => \data_out_2[0].pixel_n_0\,
      Q(23 downto 16) => B(7 downto 0),
      Q(15) => \data_in_reg_n_0_[23]\,
      Q(14) => \data_in_reg_n_0_[22]\,
      Q(13) => \data_in_reg_n_0_[21]\,
      Q(12) => \data_in_reg_n_0_[20]\,
      Q(11) => \data_in_reg_n_0_[19]\,
      Q(10) => \data_in_reg_n_0_[18]\,
      Q(9) => \data_in_reg_n_0_[17]\,
      Q(8) => \data_in_reg_n_0_[16]\,
      Q(7 downto 0) => A(7 downto 0),
      S(2) => \data_out_2[0].pixel_n_10\,
      S(1) => \data_out_2[0].pixel_n_11\,
      S(0) => \data_out_2[0].pixel_n_12\,
      \data_in_reg[20]\(2) => \data_out_1[0].pixel_n_0\,
      \data_in_reg[20]\(1) => \data_out_1[0].pixel_n_1\,
      \data_in_reg[20]\(0) => \data_out_1[0].pixel_n_2\,
      \data_in_reg[23]\(3) => \data_out_1[0].pixel_n_3\,
      \data_in_reg[23]\(2) => \data_out_1[0].pixel_n_4\,
      \data_in_reg[23]\(1) => \data_out_1[0].pixel_n_5\,
      \data_in_reg[23]\(0) => \data_out_1[0].pixel_n_6\,
      \data_in_reg[23]_0\(0) => \data_out_1[0].pixel_n_8\,
      \m_axis_data_reg[27]\(3) => \data_out_2[0].pixel_n_2\,
      \m_axis_data_reg[27]\(2) => \data_out_2[0].pixel_n_3\,
      \m_axis_data_reg[27]\(1) => \data_out_2[0].pixel_n_4\,
      \m_axis_data_reg[27]\(0) => \data_out_2[0].pixel_n_5\,
      \m_axis_data_reg[31]\(3) => \data_out_2[0].pixel_n_6\,
      \m_axis_data_reg[31]\(2) => \data_out_2[0].pixel_n_7\,
      \m_axis_data_reg[31]\(1) => \data_out_2[0].pixel_n_8\,
      \m_axis_data_reg[31]\(0) => \data_out_2[0].pixel_n_9\,
      \m_axis_data_reg[31]_0\(2) => \data_out_2[0].pixel_n_13\,
      \m_axis_data_reg[31]_0\(1) => \data_out_2[0].pixel_n_14\,
      \m_axis_data_reg[31]_0\(0) => \data_out_2[0].pixel_n_15\,
      \m_axis_data_reg[35]\(0) => \data_out_2[0].pixel_n_1\
    );
\data_out_2[1].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_9
     port map (
      CO(0) => \data_out_1[1].pixel_n_7\,
      O(2) => \data_out_1[1].pixel_n_0\,
      O(1) => \data_out_1[1].pixel_n_1\,
      O(0) => \data_out_1[1].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[55]\,
      Q(22) => \data_in_reg_n_0_[54]\,
      Q(21) => \data_in_reg_n_0_[53]\,
      Q(20) => \data_in_reg_n_0_[52]\,
      Q(19) => \data_in_reg_n_0_[51]\,
      Q(18) => \data_in_reg_n_0_[50]\,
      Q(17) => \data_in_reg_n_0_[49]\,
      Q(16) => \data_in_reg_n_0_[48]\,
      Q(15) => \data_in_reg_n_0_[47]\,
      Q(14) => \data_in_reg_n_0_[46]\,
      Q(13) => \data_in_reg_n_0_[45]\,
      Q(12) => \data_in_reg_n_0_[44]\,
      Q(11) => \data_in_reg_n_0_[43]\,
      Q(10) => \data_in_reg_n_0_[42]\,
      Q(9) => \data_in_reg_n_0_[41]\,
      Q(8) => \data_in_reg_n_0_[40]\,
      Q(7) => \data_in_reg_n_0_[39]\,
      Q(6) => \data_in_reg_n_0_[38]\,
      Q(5) => \data_in_reg_n_0_[37]\,
      Q(4) => \data_in_reg_n_0_[36]\,
      Q(3) => \data_in_reg_n_0_[35]\,
      Q(2) => \data_in_reg_n_0_[34]\,
      Q(1) => \data_in_reg_n_0_[33]\,
      Q(0) => \data_in_reg_n_0_[32]\,
      S(2) => \data_out_2[1].pixel_n_10\,
      S(1) => \data_out_2[1].pixel_n_11\,
      S(0) => \data_out_2[1].pixel_n_12\,
      \data_in_reg[47]\(3) => \data_out_1[1].pixel_n_3\,
      \data_in_reg[47]\(2) => \data_out_1[1].pixel_n_4\,
      \data_in_reg[47]\(1) => \data_out_1[1].pixel_n_5\,
      \data_in_reg[47]\(0) => \data_out_1[1].pixel_n_6\,
      \data_in_reg[47]_0\(0) => \data_out_1[1].pixel_n_8\,
      \m_axis_data_reg[35]\(0) => \data_out_2[1].pixel_n_0\,
      \m_axis_data_reg[51]\(3) => \data_out_2[1].pixel_n_2\,
      \m_axis_data_reg[51]\(2) => \data_out_2[1].pixel_n_3\,
      \m_axis_data_reg[51]\(1) => \data_out_2[1].pixel_n_4\,
      \m_axis_data_reg[51]\(0) => \data_out_2[1].pixel_n_5\,
      \m_axis_data_reg[55]\(3) => \data_out_2[1].pixel_n_6\,
      \m_axis_data_reg[55]\(2) => \data_out_2[1].pixel_n_7\,
      \m_axis_data_reg[55]\(1) => \data_out_2[1].pixel_n_8\,
      \m_axis_data_reg[55]\(0) => \data_out_2[1].pixel_n_9\,
      \m_axis_data_reg[55]_0\(2) => \data_out_2[1].pixel_n_13\,
      \m_axis_data_reg[55]_0\(1) => \data_out_2[1].pixel_n_14\,
      \m_axis_data_reg[55]_0\(0) => \data_out_2[1].pixel_n_15\,
      \m_axis_data_reg[59]\(0) => \data_out_2[1].pixel_n_1\
    );
\data_out_2[2].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_10
     port map (
      CO(0) => \data_out_1[2].pixel_n_7\,
      O(2) => \data_out_1[2].pixel_n_0\,
      O(1) => \data_out_1[2].pixel_n_1\,
      O(0) => \data_out_1[2].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[79]\,
      Q(22) => \data_in_reg_n_0_[78]\,
      Q(21) => \data_in_reg_n_0_[77]\,
      Q(20) => \data_in_reg_n_0_[76]\,
      Q(19) => \data_in_reg_n_0_[75]\,
      Q(18) => \data_in_reg_n_0_[74]\,
      Q(17) => \data_in_reg_n_0_[73]\,
      Q(16) => \data_in_reg_n_0_[72]\,
      Q(15) => \data_in_reg_n_0_[71]\,
      Q(14) => \data_in_reg_n_0_[70]\,
      Q(13) => \data_in_reg_n_0_[69]\,
      Q(12) => \data_in_reg_n_0_[68]\,
      Q(11) => \data_in_reg_n_0_[67]\,
      Q(10) => \data_in_reg_n_0_[66]\,
      Q(9) => \data_in_reg_n_0_[65]\,
      Q(8) => \data_in_reg_n_0_[64]\,
      Q(7) => \data_in_reg_n_0_[63]\,
      Q(6) => \data_in_reg_n_0_[62]\,
      Q(5) => \data_in_reg_n_0_[61]\,
      Q(4) => \data_in_reg_n_0_[60]\,
      Q(3) => \data_in_reg_n_0_[59]\,
      Q(2) => \data_in_reg_n_0_[58]\,
      Q(1) => \data_in_reg_n_0_[57]\,
      Q(0) => \data_in_reg_n_0_[56]\,
      S(2) => \data_out_2[2].pixel_n_10\,
      S(1) => \data_out_2[2].pixel_n_11\,
      S(0) => \data_out_2[2].pixel_n_12\,
      \data_in_reg[71]\(3) => \data_out_1[2].pixel_n_3\,
      \data_in_reg[71]\(2) => \data_out_1[2].pixel_n_4\,
      \data_in_reg[71]\(1) => \data_out_1[2].pixel_n_5\,
      \data_in_reg[71]\(0) => \data_out_1[2].pixel_n_6\,
      \data_in_reg[71]_0\(0) => \data_out_1[2].pixel_n_8\,
      \m_axis_data_reg[59]\(0) => \data_out_2[2].pixel_n_0\,
      \m_axis_data_reg[75]\(3) => \data_out_2[2].pixel_n_2\,
      \m_axis_data_reg[75]\(2) => \data_out_2[2].pixel_n_3\,
      \m_axis_data_reg[75]\(1) => \data_out_2[2].pixel_n_4\,
      \m_axis_data_reg[75]\(0) => \data_out_2[2].pixel_n_5\,
      \m_axis_data_reg[79]\(3) => \data_out_2[2].pixel_n_6\,
      \m_axis_data_reg[79]\(2) => \data_out_2[2].pixel_n_7\,
      \m_axis_data_reg[79]\(1) => \data_out_2[2].pixel_n_8\,
      \m_axis_data_reg[79]\(0) => \data_out_2[2].pixel_n_9\,
      \m_axis_data_reg[79]_0\(2) => \data_out_2[2].pixel_n_13\,
      \m_axis_data_reg[79]_0\(1) => \data_out_2[2].pixel_n_14\,
      \m_axis_data_reg[79]_0\(0) => \data_out_2[2].pixel_n_15\,
      \m_axis_data_reg[83]\(0) => \data_out_2[2].pixel_n_1\
    );
\data_out_2[3].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_11
     port map (
      CO(0) => \data_out_1[3].pixel_n_7\,
      O(2) => \data_out_1[3].pixel_n_0\,
      O(1) => \data_out_1[3].pixel_n_1\,
      O(0) => \data_out_1[3].pixel_n_2\,
      Q(23) => \data_in_reg_n_0_[103]\,
      Q(22) => \data_in_reg_n_0_[102]\,
      Q(21) => \data_in_reg_n_0_[101]\,
      Q(20) => \data_in_reg_n_0_[100]\,
      Q(19) => \data_in_reg_n_0_[99]\,
      Q(18) => \data_in_reg_n_0_[98]\,
      Q(17) => \data_in_reg_n_0_[97]\,
      Q(16) => \data_in_reg_n_0_[96]\,
      Q(15) => \data_in_reg_n_0_[95]\,
      Q(14) => \data_in_reg_n_0_[94]\,
      Q(13) => \data_in_reg_n_0_[93]\,
      Q(12) => \data_in_reg_n_0_[92]\,
      Q(11) => \data_in_reg_n_0_[91]\,
      Q(10) => \data_in_reg_n_0_[90]\,
      Q(9) => \data_in_reg_n_0_[89]\,
      Q(8) => \data_in_reg_n_0_[88]\,
      Q(7) => \data_in_reg_n_0_[87]\,
      Q(6) => \data_in_reg_n_0_[86]\,
      Q(5) => \data_in_reg_n_0_[85]\,
      Q(4) => \data_in_reg_n_0_[84]\,
      Q(3) => \data_in_reg_n_0_[83]\,
      Q(2) => \data_in_reg_n_0_[82]\,
      Q(1) => \data_in_reg_n_0_[81]\,
      Q(0) => \data_in_reg_n_0_[80]\,
      S(2) => \data_out_2[3].pixel_n_10\,
      S(1) => \data_out_2[3].pixel_n_11\,
      S(0) => \data_out_2[3].pixel_n_12\,
      \data_in_reg[95]\(3) => \data_out_1[3].pixel_n_3\,
      \data_in_reg[95]\(2) => \data_out_1[3].pixel_n_4\,
      \data_in_reg[95]\(1) => \data_out_1[3].pixel_n_5\,
      \data_in_reg[95]\(0) => \data_out_1[3].pixel_n_6\,
      \data_in_reg[95]_0\(0) => \data_out_1[3].pixel_n_8\,
      \m_axis_data_reg[103]\(3) => \data_out_2[3].pixel_n_6\,
      \m_axis_data_reg[103]\(2) => \data_out_2[3].pixel_n_7\,
      \m_axis_data_reg[103]\(1) => \data_out_2[3].pixel_n_8\,
      \m_axis_data_reg[103]\(0) => \data_out_2[3].pixel_n_9\,
      \m_axis_data_reg[103]_0\(2) => \data_out_2[3].pixel_n_13\,
      \m_axis_data_reg[103]_0\(1) => \data_out_2[3].pixel_n_14\,
      \m_axis_data_reg[103]_0\(0) => \data_out_2[3].pixel_n_15\,
      \m_axis_data_reg[107]\(0) => \data_out_2[3].pixel_n_1\,
      \m_axis_data_reg[83]\(0) => \data_out_2[3].pixel_n_0\,
      \m_axis_data_reg[99]\(3) => \data_out_2[3].pixel_n_2\,
      \m_axis_data_reg[99]\(2) => \data_out_2[3].pixel_n_3\,
      \m_axis_data_reg[99]\(1) => \data_out_2[3].pixel_n_4\,
      \m_axis_data_reg[99]\(0) => \data_out_2[3].pixel_n_5\
    );
\data_out_2[4].pixel\: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_12
     port map (
      CO(0) => \data_out_0[4].pixel_n_7\,
      O(2) => \data_out_0[4].pixel_n_0\,
      O(1) => \data_out_0[4].pixel_n_1\,
      O(0) => \data_out_0[4].pixel_n_2\,
      Q(23 downto 16) => p_1_in(7 downto 0),
      Q(15) => \data_in_reg_n_0_[119]\,
      Q(14) => \data_in_reg_n_0_[118]\,
      Q(13) => \data_in_reg_n_0_[117]\,
      Q(12) => \data_in_reg_n_0_[116]\,
      Q(11) => \data_in_reg_n_0_[115]\,
      Q(10) => \data_in_reg_n_0_[114]\,
      Q(9) => \data_in_reg_n_0_[113]\,
      Q(8) => \data_in_reg_n_0_[112]\,
      Q(7) => \data_in_reg_n_0_[111]\,
      Q(6) => \data_in_reg_n_0_[110]\,
      Q(5) => \data_in_reg_n_0_[109]\,
      Q(4) => \data_in_reg_n_0_[108]\,
      Q(3) => \data_in_reg_n_0_[107]\,
      Q(2) => \data_in_reg_n_0_[106]\,
      Q(1) => grayscale_o1(1),
      Q(0) => \data_in_reg_n_0_[104]\,
      S(2) => \data_out_2[4].pixel_n_9\,
      S(1) => \data_out_2[4].pixel_n_10\,
      S(0) => \data_out_2[4].pixel_n_11\,
      \data_in_reg[119]\(3) => \data_out_0[4].pixel_n_3\,
      \data_in_reg[119]\(2) => \data_out_0[4].pixel_n_4\,
      \data_in_reg[119]\(1) => \data_out_0[4].pixel_n_5\,
      \data_in_reg[119]\(0) => \data_out_0[4].pixel_n_6\,
      \data_in_reg[119]_0\(0) => \data_out_0[4].pixel_n_8\,
      \m_axis_data_reg[107]\(0) => \data_out_2[4].pixel_n_0\,
      \m_axis_data_reg[123]\(3) => \data_out_2[4].pixel_n_1\,
      \m_axis_data_reg[123]\(2) => \data_out_2[4].pixel_n_2\,
      \m_axis_data_reg[123]\(1) => \data_out_2[4].pixel_n_3\,
      \m_axis_data_reg[123]\(0) => \data_out_2[4].pixel_n_4\,
      \m_axis_data_reg[127]\(3) => \data_out_2[4].pixel_n_5\,
      \m_axis_data_reg[127]\(2) => \data_out_2[4].pixel_n_6\,
      \m_axis_data_reg[127]\(1) => \data_out_2[4].pixel_n_7\,
      \m_axis_data_reg[127]\(0) => \data_out_2[4].pixel_n_8\,
      \m_axis_data_reg[127]_0\(2) => \data_out_2[4].pixel_n_12\,
      \m_axis_data_reg[127]_0\(1) => \data_out_2[4].pixel_n_13\,
      \m_axis_data_reg[127]_0\(0) => \data_out_2[4].pixel_n_14\
    );
last_in_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => s_axis_last,
      Q => last_in,
      R => m_axis_valid_i_1_n_0
    );
\left_overs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[112]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(0),
      O => \left_overs[0]_i_1_n_0\
    );
\left_overs[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[10]_i_1_n_0\
    );
\left_overs[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[11]_i_1_n_0\
    );
\left_overs[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[12]_i_1_n_0\
    );
\left_overs[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[13]_i_1_n_0\
    );
\left_overs[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[14]_i_1_n_0\
    );
\left_overs[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_ready,
      I1 => s_axis_valid,
      I2 => \ctr_reg_n_0_[1]\,
      O => \left_overs[15]_i_1_n_0\
    );
\left_overs[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[15]_i_2_n_0\
    );
\left_overs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[113]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(1),
      O => \left_overs[1]_i_1_n_0\
    );
\left_overs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[114]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(2),
      O => \left_overs[2]_i_1_n_0\
    );
\left_overs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[115]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(3),
      O => \left_overs[3]_i_1_n_0\
    );
\left_overs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[116]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(4),
      O => \left_overs[4]_i_1_n_0\
    );
\left_overs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[117]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(5),
      O => \left_overs[5]_i_1_n_0\
    );
\left_overs[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[118]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(6),
      O => \left_overs[6]_i_1_n_0\
    );
\left_overs[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_in_reg_n_0_[119]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => p_1_in(7),
      O => \left_overs[7]_i_1_n_0\
    );
\left_overs[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[8]_i_1_n_0\
    );
\left_overs[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \ctr_reg_n_0_[0]\,
      O => \left_overs[9]_i_1_n_0\
    );
\left_overs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[0]_i_1_n_0\,
      Q => left_overs(0),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[10]_i_1_n_0\,
      Q => left_overs(10),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[11]_i_1_n_0\,
      Q => left_overs(11),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[12]_i_1_n_0\,
      Q => left_overs(12),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[13]_i_1_n_0\,
      Q => left_overs(13),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[14]_i_1_n_0\,
      Q => left_overs(14),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[15]_i_2_n_0\,
      Q => left_overs(15),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[1]_i_1_n_0\,
      Q => left_overs(1),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[2]_i_1_n_0\,
      Q => left_overs(2),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[3]_i_1_n_0\,
      Q => left_overs(3),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[4]_i_1_n_0\,
      Q => left_overs(4),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[5]_i_1_n_0\,
      Q => left_overs(5),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[6]_i_1_n_0\,
      Q => left_overs(6),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[7]_i_1_n_0\,
      Q => left_overs(7),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[8]_i_1_n_0\,
      Q => left_overs(8),
      R => m_axis_valid_i_1_n_0
    );
\left_overs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \left_overs[15]_i_1_n_0\,
      D => \left_overs[9]_i_1_n_0\,
      Q => left_overs(9),
      R => m_axis_valid_i_1_n_0
    );
\m_axis_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_37,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_16,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_3\,
      O => next_m_axis_data(0)
    );
\m_axis_data[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(13),
      O => next_m_axis_data(100)
    );
\m_axis_data[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(14),
      O => next_m_axis_data(101)
    );
\m_axis_data[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(15),
      O => next_m_axis_data(102)
    );
\m_axis_data[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(16),
      O => next_m_axis_data(103)
    );
\m_axis_data[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(9),
      O => next_m_axis_data(104)
    );
\m_axis_data[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(10),
      O => next_m_axis_data(105)
    );
\m_axis_data[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(11),
      O => next_m_axis_data(106)
    );
\m_axis_data[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_1\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(12),
      O => next_m_axis_data(107)
    );
\m_axis_data[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(13),
      O => next_m_axis_data(108)
    );
\m_axis_data[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(14),
      O => next_m_axis_data(109)
    );
\m_axis_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_35,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_1\,
      O => next_m_axis_data(10)
    );
\m_axis_data[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(15),
      O => next_m_axis_data(110)
    );
\m_axis_data[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(16),
      O => next_m_axis_data(111)
    );
\m_axis_data[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[112]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(9),
      O => next_m_axis_data(112)
    );
\m_axis_data[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[113]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(10),
      O => next_m_axis_data(113)
    );
\m_axis_data[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[114]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(11),
      O => next_m_axis_data(114)
    );
\m_axis_data[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[115]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_1\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(12),
      O => next_m_axis_data(115)
    );
\m_axis_data[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[116]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(13),
      O => next_m_axis_data(116)
    );
\m_axis_data[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[117]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(14),
      O => next_m_axis_data(117)
    );
\m_axis_data[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[118]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(15),
      O => next_m_axis_data(118)
    );
\m_axis_data[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_in_reg_n_0_[119]\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[4].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(16),
      O => next_m_axis_data(119)
    );
\m_axis_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_34,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_0\,
      O => next_m_axis_data(11)
    );
\m_axis_data[120]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_4\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(0),
      O => next_m_axis_data(120)
    );
\m_axis_data[121]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_3\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(1),
      O => next_m_axis_data(121)
    );
\m_axis_data[122]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_2\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(2),
      O => next_m_axis_data(122)
    );
\m_axis_data[123]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_1\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(3),
      O => next_m_axis_data(123)
    );
\m_axis_data[124]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_8\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(4),
      O => next_m_axis_data(124)
    );
\m_axis_data[125]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_7\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(5),
      O => next_m_axis_data(125)
    );
\m_axis_data[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_6\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(6),
      O => next_m_axis_data(126)
    );
\m_axis_data[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => m_axis_ready,
      I1 => valid_in,
      I2 => reset_n,
      O => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data[127]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ready,
      I1 => valid_in,
      O => ctr0
    );
\m_axis_data[127]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \data_out_2[4].pixel_n_5\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \ctr_reg_n_0_[1]\,
      I3 => p_1_in(7),
      O => next_m_axis_data(127)
    );
\m_axis_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_41,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_7\,
      O => next_m_axis_data(12)
    );
\m_axis_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_40,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_6\,
      O => next_m_axis_data(13)
    );
\m_axis_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_39,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_5\,
      O => next_m_axis_data(14)
    );
\m_axis_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_38,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_4\,
      O => next_m_axis_data(15)
    );
\m_axis_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_3\,
      O => next_m_axis_data(16)
    );
\m_axis_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_2\,
      O => next_m_axis_data(17)
    );
\m_axis_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_1\,
      O => next_m_axis_data(18)
    );
\m_axis_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_0\,
      O => next_m_axis_data(19)
    );
\m_axis_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_36,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_15,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_2\,
      O => next_m_axis_data(1)
    );
\m_axis_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_7\,
      O => next_m_axis_data(20)
    );
\m_axis_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_6\,
      O => next_m_axis_data(21)
    );
\m_axis_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_5\,
      O => next_m_axis_data(22)
    );
\m_axis_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_4\,
      O => next_m_axis_data(23)
    );
\m_axis_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_3\,
      O => next_m_axis_data(24)
    );
\m_axis_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_2\,
      O => next_m_axis_data(25)
    );
\m_axis_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_1\,
      O => next_m_axis_data(26)
    );
\m_axis_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_0\,
      O => next_m_axis_data(27)
    );
\m_axis_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_7\,
      O => next_m_axis_data(28)
    );
\m_axis_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_6\,
      O => next_m_axis_data(29)
    );
\m_axis_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_35,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_14,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_1\,
      O => next_m_axis_data(2)
    );
\m_axis_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_5\,
      O => next_m_axis_data(30)
    );
\m_axis_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_4\,
      O => next_m_axis_data(31)
    );
\m_axis_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_3\,
      O => next_m_axis_data(32)
    );
\m_axis_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_2\,
      O => next_m_axis_data(33)
    );
\m_axis_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_1\,
      O => next_m_axis_data(34)
    );
\m_axis_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_0\,
      O => next_m_axis_data(35)
    );
\m_axis_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_7\,
      O => next_m_axis_data(36)
    );
\m_axis_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_6\,
      O => next_m_axis_data(37)
    );
\m_axis_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_5\,
      O => next_m_axis_data(38)
    );
\m_axis_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[0].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_4\,
      O => next_m_axis_data(39)
    );
\m_axis_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_34,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_13,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_0\,
      O => next_m_axis_data(3)
    );
\m_axis_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_3\,
      O => next_m_axis_data(40)
    );
\m_axis_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_2\,
      O => next_m_axis_data(41)
    );
\m_axis_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_1\,
      O => next_m_axis_data(42)
    );
\m_axis_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_0\,
      O => next_m_axis_data(43)
    );
\m_axis_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_7\,
      O => next_m_axis_data(44)
    );
\m_axis_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_6\,
      O => next_m_axis_data(45)
    );
\m_axis_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_5\,
      O => next_m_axis_data(46)
    );
\m_axis_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[1].pixel_n_4\,
      O => next_m_axis_data(47)
    );
\m_axis_data[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_3\,
      O => next_m_axis_data(48)
    );
\m_axis_data[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_2\,
      O => next_m_axis_data(49)
    );
\m_axis_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_41,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_20,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_7\,
      O => next_m_axis_data(4)
    );
\m_axis_data[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_1\,
      O => next_m_axis_data(50)
    );
\m_axis_data[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_0\,
      O => next_m_axis_data(51)
    );
\m_axis_data[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_7\,
      O => next_m_axis_data(52)
    );
\m_axis_data[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_6\,
      O => next_m_axis_data(53)
    );
\m_axis_data[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_5\,
      O => next_m_axis_data(54)
    );
\m_axis_data[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[1].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_4\,
      O => next_m_axis_data(55)
    );
\m_axis_data[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_3\,
      O => next_m_axis_data(56)
    );
\m_axis_data[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_2\,
      O => next_m_axis_data(57)
    );
\m_axis_data[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_1\,
      O => next_m_axis_data(58)
    );
\m_axis_data[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_0\,
      O => next_m_axis_data(59)
    );
\m_axis_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_40,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_19,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_6\,
      O => next_m_axis_data(5)
    );
\m_axis_data[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_7\,
      O => next_m_axis_data(60)
    );
\m_axis_data[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_6\,
      O => next_m_axis_data(61)
    );
\m_axis_data[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_5\,
      O => next_m_axis_data(62)
    );
\m_axis_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[1].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_4\,
      O => next_m_axis_data(63)
    );
\m_axis_data[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_3\,
      O => next_m_axis_data(64)
    );
\m_axis_data[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_2\,
      O => next_m_axis_data(65)
    );
\m_axis_data[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_1\,
      O => next_m_axis_data(66)
    );
\m_axis_data[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_0\,
      O => next_m_axis_data(67)
    );
\m_axis_data[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_7\,
      O => next_m_axis_data(68)
    );
\m_axis_data[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_6\,
      O => next_m_axis_data(69)
    );
\m_axis_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_39,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_18,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_5\,
      O => next_m_axis_data(6)
    );
\m_axis_data[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_5\,
      O => next_m_axis_data(70)
    );
\m_axis_data[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[2].pixel_n_4\,
      O => next_m_axis_data(71)
    );
\m_axis_data[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_3\,
      O => next_m_axis_data(72)
    );
\m_axis_data[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_2\,
      O => next_m_axis_data(73)
    );
\m_axis_data[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_1\,
      O => next_m_axis_data(74)
    );
\m_axis_data[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_0\,
      O => next_m_axis_data(75)
    );
\m_axis_data[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_7\,
      O => next_m_axis_data(76)
    );
\m_axis_data[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_6\,
      O => next_m_axis_data(77)
    );
\m_axis_data[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_5\,
      O => next_m_axis_data(78)
    );
\m_axis_data[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[2].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_4\,
      O => next_m_axis_data(79)
    );
\m_axis_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_38,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => pixel1_n_17,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_4\,
      O => next_m_axis_data(7)
    );
\m_axis_data[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_3\,
      O => next_m_axis_data(80)
    );
\m_axis_data[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_2\,
      O => next_m_axis_data(81)
    );
\m_axis_data[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_1\,
      O => next_m_axis_data(82)
    );
\m_axis_data[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_0\,
      O => next_m_axis_data(83)
    );
\m_axis_data[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_7\,
      O => next_m_axis_data(84)
    );
\m_axis_data[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_6\,
      O => next_m_axis_data(85)
    );
\m_axis_data[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_5\,
      O => next_m_axis_data(86)
    );
\m_axis_data[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[2].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_4\,
      O => next_m_axis_data(87)
    );
\m_axis_data[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_3\,
      O => next_m_axis_data(88)
    );
\m_axis_data[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_2\,
      O => next_m_axis_data(89)
    );
\m_axis_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_37,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_3\,
      O => next_m_axis_data(8)
    );
\m_axis_data[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_1\,
      O => next_m_axis_data(90)
    );
\m_axis_data[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_0\,
      O => next_m_axis_data(91)
    );
\m_axis_data[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_25\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_9\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_7\,
      O => next_m_axis_data(92)
    );
\m_axis_data[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_24\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_8\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_6\,
      O => next_m_axis_data(93)
    );
\m_axis_data[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_23\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_7\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_5\,
      O => next_m_axis_data(94)
    );
\m_axis_data[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_22\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_6\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[3].pixel_n_4\,
      O => next_m_axis_data(95)
    );
\m_axis_data[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_21\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_5\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(9),
      O => next_m_axis_data(96)
    );
\m_axis_data[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_20\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(10),
      O => next_m_axis_data(97)
    );
\m_axis_data[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_19\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_3\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(11),
      O => next_m_axis_data(98)
    );
\m_axis_data[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \data_out_1[3].pixel_n_18\,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[3].pixel_n_2\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => grayscale_o0(12),
      O => next_m_axis_data(99)
    );
\m_axis_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => pixel0_n_36,
      I1 => \ctr_reg_n_0_[0]\,
      I2 => \data_out_2[0].pixel_n_4\,
      I3 => \ctr_reg_n_0_[1]\,
      I4 => \data_out_0[0].pixel_n_2\,
      O => next_m_axis_data(9)
    );
\m_axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(0),
      Q => m_axis_data(0),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(100),
      Q => m_axis_data(100),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(101),
      Q => m_axis_data(101),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(102),
      Q => m_axis_data(102),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(103),
      Q => m_axis_data(103),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(104),
      Q => m_axis_data(104),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(105),
      Q => m_axis_data(105),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(106),
      Q => m_axis_data(106),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(107),
      Q => m_axis_data(107),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(108),
      Q => m_axis_data(108),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(109),
      Q => m_axis_data(109),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(10),
      Q => m_axis_data(10),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(110),
      Q => m_axis_data(110),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(111),
      Q => m_axis_data(111),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(112),
      Q => m_axis_data(112),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(113),
      Q => m_axis_data(113),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(114),
      Q => m_axis_data(114),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(115),
      Q => m_axis_data(115),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(116),
      Q => m_axis_data(116),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(117),
      Q => m_axis_data(117),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(118),
      Q => m_axis_data(118),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(119),
      Q => m_axis_data(119),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(11),
      Q => m_axis_data(11),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(120),
      Q => m_axis_data(120),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(121),
      Q => m_axis_data(121),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(122),
      Q => m_axis_data(122),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(123),
      Q => m_axis_data(123),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(124),
      Q => m_axis_data(124),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(125),
      Q => m_axis_data(125),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(126),
      Q => m_axis_data(126),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(127),
      Q => m_axis_data(127),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(12),
      Q => m_axis_data(12),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(13),
      Q => m_axis_data(13),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(14),
      Q => m_axis_data(14),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(15),
      Q => m_axis_data(15),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(16),
      Q => m_axis_data(16),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(17),
      Q => m_axis_data(17),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(18),
      Q => m_axis_data(18),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(19),
      Q => m_axis_data(19),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(1),
      Q => m_axis_data(1),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(20),
      Q => m_axis_data(20),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(21),
      Q => m_axis_data(21),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(22),
      Q => m_axis_data(22),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(23),
      Q => m_axis_data(23),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(24),
      Q => m_axis_data(24),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(25),
      Q => m_axis_data(25),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(26),
      Q => m_axis_data(26),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(27),
      Q => m_axis_data(27),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(28),
      Q => m_axis_data(28),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(29),
      Q => m_axis_data(29),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(2),
      Q => m_axis_data(2),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(30),
      Q => m_axis_data(30),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(31),
      Q => m_axis_data(31),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(32),
      Q => m_axis_data(32),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(33),
      Q => m_axis_data(33),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(34),
      Q => m_axis_data(34),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(35),
      Q => m_axis_data(35),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(36),
      Q => m_axis_data(36),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(37),
      Q => m_axis_data(37),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(38),
      Q => m_axis_data(38),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(39),
      Q => m_axis_data(39),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(3),
      Q => m_axis_data(3),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(40),
      Q => m_axis_data(40),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(41),
      Q => m_axis_data(41),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(42),
      Q => m_axis_data(42),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(43),
      Q => m_axis_data(43),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(44),
      Q => m_axis_data(44),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(45),
      Q => m_axis_data(45),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(46),
      Q => m_axis_data(46),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(47),
      Q => m_axis_data(47),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(48),
      Q => m_axis_data(48),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(49),
      Q => m_axis_data(49),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(4),
      Q => m_axis_data(4),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(50),
      Q => m_axis_data(50),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(51),
      Q => m_axis_data(51),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(52),
      Q => m_axis_data(52),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(53),
      Q => m_axis_data(53),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(54),
      Q => m_axis_data(54),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(55),
      Q => m_axis_data(55),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(56),
      Q => m_axis_data(56),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(57),
      Q => m_axis_data(57),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(58),
      Q => m_axis_data(58),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(59),
      Q => m_axis_data(59),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(5),
      Q => m_axis_data(5),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(60),
      Q => m_axis_data(60),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(61),
      Q => m_axis_data(61),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(62),
      Q => m_axis_data(62),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(63),
      Q => m_axis_data(63),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(64),
      Q => m_axis_data(64),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(65),
      Q => m_axis_data(65),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(66),
      Q => m_axis_data(66),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(67),
      Q => m_axis_data(67),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(68),
      Q => m_axis_data(68),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(69),
      Q => m_axis_data(69),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(6),
      Q => m_axis_data(6),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(70),
      Q => m_axis_data(70),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(71),
      Q => m_axis_data(71),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(72),
      Q => m_axis_data(72),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(73),
      Q => m_axis_data(73),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(74),
      Q => m_axis_data(74),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(75),
      Q => m_axis_data(75),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(76),
      Q => m_axis_data(76),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(77),
      Q => m_axis_data(77),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(78),
      Q => m_axis_data(78),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(79),
      Q => m_axis_data(79),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(7),
      Q => m_axis_data(7),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(80),
      Q => m_axis_data(80),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(81),
      Q => m_axis_data(81),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(82),
      Q => m_axis_data(82),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(83),
      Q => m_axis_data(83),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(84),
      Q => m_axis_data(84),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(85),
      Q => m_axis_data(85),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(86),
      Q => m_axis_data(86),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(87),
      Q => m_axis_data(87),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(88),
      Q => m_axis_data(88),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(89),
      Q => m_axis_data(89),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(8),
      Q => m_axis_data(8),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(90),
      Q => m_axis_data(90),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(91),
      Q => m_axis_data(91),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(92),
      Q => m_axis_data(92),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(93),
      Q => m_axis_data(93),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(94),
      Q => m_axis_data(94),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(95),
      Q => m_axis_data(95),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(96),
      Q => m_axis_data(96),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(97),
      Q => m_axis_data(97),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(98),
      Q => m_axis_data(98),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(99),
      Q => m_axis_data(99),
      R => \m_axis_data[127]_i_1_n_0\
    );
\m_axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => ctr0,
      D => next_m_axis_data(9),
      Q => m_axis_data(9),
      R => \m_axis_data[127]_i_1_n_0\
    );
m_axis_last_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => last_in,
      Q => m_axis_last,
      R => m_axis_valid_i_1_n_0
    );
m_axis_valid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_n,
      O => m_axis_valid_i_1_n_0
    );
m_axis_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => valid_in,
      Q => m_axis_valid,
      R => m_axis_valid_i_1_n_0
    );
pixel0: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_13
     port map (
      C(11 downto 0) => C(14 downto 3),
      CO(0) => pixel0_n_19,
      DI(1) => pixel1_n_11,
      DI(0) => pixel1_n_12,
      O(2) => pixel0_n_0,
      O(1) => pixel0_n_1,
      O(0) => pixel0_n_2,
      Q(7 downto 0) => left_overs(7 downto 0),
      S(2) => \data_out_0[0].pixel_n_8\,
      S(1) => \data_out_0[0].pixel_n_9\,
      S(0) => \data_out_0[0].pixel_n_10\,
      \data_in_reg[12]\(2) => \data_out_0[0].pixel_n_11\,
      \data_in_reg[12]\(1) => \data_out_0[0].pixel_n_12\,
      \data_in_reg[12]\(0) => \data_out_0[0].pixel_n_13\,
      \data_in_reg[12]_0\(0) => \data_out_2[0].pixel_n_0\,
      \data_in_reg[15]\(15 downto 8) => A(7 downto 0),
      \data_in_reg[15]\(7) => \data_in_reg_n_0_[7]\,
      \data_in_reg[15]\(6) => \data_in_reg_n_0_[6]\,
      \data_in_reg[15]\(5) => \data_in_reg_n_0_[5]\,
      \data_in_reg[15]\(4) => \data_in_reg_n_0_[4]\,
      \data_in_reg[15]\(3) => \data_in_reg_n_0_[3]\,
      \data_in_reg[15]\(2) => \data_in_reg_n_0_[2]\,
      \data_in_reg[15]\(1) => \data_in_reg_n_0_[1]\,
      \data_in_reg[15]\(0) => \data_in_reg_n_0_[0]\,
      \data_in_reg[4]\(0) => pixel1_n_0,
      \left_overs_reg[10]\(3) => pixel1_n_3,
      \left_overs_reg[10]\(2) => pixel1_n_4,
      \left_overs_reg[10]\(1) => pixel1_n_5,
      \left_overs_reg[10]\(0) => pixel1_n_6,
      \left_overs_reg[10]_0\(3) => pixel1_n_21,
      \left_overs_reg[10]_0\(2) => pixel1_n_22,
      \left_overs_reg[10]_0\(1) => pixel1_n_23,
      \left_overs_reg[10]_0\(0) => pixel1_n_24,
      \left_overs_reg[12]\(1) => pixel1_n_1,
      \left_overs_reg[12]\(0) => pixel1_n_2,
      \left_overs_reg[14]\(3) => pixel1_n_7,
      \left_overs_reg[14]\(2) => pixel1_n_8,
      \left_overs_reg[14]\(1) => pixel1_n_9,
      \left_overs_reg[14]\(0) => pixel1_n_10,
      \left_overs_reg[14]_0\(3) => pixel1_n_25,
      \left_overs_reg[14]_0\(2) => pixel1_n_26,
      \left_overs_reg[14]_0\(1) => pixel1_n_27,
      \left_overs_reg[14]_0\(0) => pixel1_n_28,
      \left_overs_reg[15]\(3) => pixel1_n_29,
      \left_overs_reg[15]\(2) => pixel1_n_30,
      \left_overs_reg[15]\(1) => pixel1_n_31,
      \left_overs_reg[15]\(0) => pixel1_n_32,
      \m_axis_data_reg[11]\(3) => pixel0_n_3,
      \m_axis_data_reg[11]\(2) => pixel0_n_4,
      \m_axis_data_reg[11]\(1) => pixel0_n_5,
      \m_axis_data_reg[11]\(0) => pixel0_n_6,
      \m_axis_data_reg[11]_0\(3) => pixel0_n_34,
      \m_axis_data_reg[11]_0\(2) => pixel0_n_35,
      \m_axis_data_reg[11]_0\(1) => pixel0_n_36,
      \m_axis_data_reg[11]_0\(0) => pixel0_n_37,
      \m_axis_data_reg[15]\(3) => pixel0_n_7,
      \m_axis_data_reg[15]\(2) => pixel0_n_8,
      \m_axis_data_reg[15]\(1) => pixel0_n_9,
      \m_axis_data_reg[15]\(0) => pixel0_n_10,
      \m_axis_data_reg[15]_0\(0) => pixel0_n_11,
      \m_axis_data_reg[15]_1\(3) => pixel0_n_38,
      \m_axis_data_reg[15]_1\(2) => pixel0_n_39,
      \m_axis_data_reg[15]_1\(1) => pixel0_n_40,
      \m_axis_data_reg[15]_1\(0) => pixel0_n_41,
      \m_axis_data_reg[19]\(2) => pixel0_n_12,
      \m_axis_data_reg[19]\(1) => pixel0_n_13,
      \m_axis_data_reg[19]\(0) => pixel0_n_14,
      \m_axis_data_reg[23]\(3) => pixel0_n_15,
      \m_axis_data_reg[23]\(2) => pixel0_n_16,
      \m_axis_data_reg[23]\(1) => pixel0_n_17,
      \m_axis_data_reg[23]\(0) => pixel0_n_18,
      \m_axis_data_reg[23]_0\(0) => pixel0_n_20,
      \m_axis_data_reg[7]\(0) => pixel0_n_33
    );
pixel1: entity work.hdmi_grayscale_top_0_0_rgb_to_grayscale_14
     port map (
      C(11 downto 0) => C(14 downto 3),
      DI(1) => pixel1_n_11,
      DI(0) => pixel1_n_12,
      O(3) => pixel1_n_13,
      O(2) => pixel1_n_14,
      O(1) => pixel1_n_15,
      O(0) => pixel1_n_16,
      Q(7) => \data_in_reg_n_0_[7]\,
      Q(6) => \data_in_reg_n_0_[6]\,
      Q(5) => \data_in_reg_n_0_[5]\,
      Q(4) => \data_in_reg_n_0_[4]\,
      Q(3) => \data_in_reg_n_0_[3]\,
      Q(2) => \data_in_reg_n_0_[2]\,
      Q(1) => \data_in_reg_n_0_[1]\,
      Q(0) => \data_in_reg_n_0_[0]\,
      \left_overs_reg[0]\(3) => pixel0_n_3,
      \left_overs_reg[0]\(2) => pixel0_n_4,
      \left_overs_reg[0]\(1) => pixel0_n_5,
      \left_overs_reg[0]\(0) => pixel0_n_6,
      \left_overs_reg[0]_0\(3) => pixel0_n_7,
      \left_overs_reg[0]_0\(2) => pixel0_n_8,
      \left_overs_reg[0]_0\(1) => pixel0_n_9,
      \left_overs_reg[0]_0\(0) => pixel0_n_10,
      \left_overs_reg[15]\(7 downto 0) => left_overs(15 downto 8),
      \left_overs_reg[15]_0\(0) => pixel0_n_33,
      \left_overs_reg[2]\(2) => pixel0_n_0,
      \left_overs_reg[2]\(1) => pixel0_n_1,
      \left_overs_reg[2]\(0) => pixel0_n_2,
      \left_overs_reg[6]\(0) => pixel0_n_11,
      \m_axis_data_reg[11]\(0) => pixel1_n_0,
      \m_axis_data_reg[3]\(1) => pixel1_n_1,
      \m_axis_data_reg[3]\(0) => pixel1_n_2,
      \m_axis_data_reg[3]_0\(3) => pixel1_n_3,
      \m_axis_data_reg[3]_0\(2) => pixel1_n_4,
      \m_axis_data_reg[3]_0\(1) => pixel1_n_5,
      \m_axis_data_reg[3]_0\(0) => pixel1_n_6,
      \m_axis_data_reg[3]_1\(3) => pixel1_n_21,
      \m_axis_data_reg[3]_1\(2) => pixel1_n_22,
      \m_axis_data_reg[3]_1\(1) => pixel1_n_23,
      \m_axis_data_reg[3]_1\(0) => pixel1_n_24,
      \m_axis_data_reg[3]_2\(3) => pixel1_n_25,
      \m_axis_data_reg[3]_2\(2) => pixel1_n_26,
      \m_axis_data_reg[3]_2\(1) => pixel1_n_27,
      \m_axis_data_reg[3]_2\(0) => pixel1_n_28,
      \m_axis_data_reg[7]\(3) => pixel1_n_7,
      \m_axis_data_reg[7]\(2) => pixel1_n_8,
      \m_axis_data_reg[7]\(1) => pixel1_n_9,
      \m_axis_data_reg[7]\(0) => pixel1_n_10,
      \m_axis_data_reg[7]_0\(3) => pixel1_n_17,
      \m_axis_data_reg[7]_0\(2) => pixel1_n_18,
      \m_axis_data_reg[7]_0\(1) => pixel1_n_19,
      \m_axis_data_reg[7]_0\(0) => pixel1_n_20,
      \m_axis_data_reg[7]_1\(3) => pixel1_n_29,
      \m_axis_data_reg[7]_1\(2) => pixel1_n_30,
      \m_axis_data_reg[7]_1\(1) => pixel1_n_31,
      \m_axis_data_reg[7]_1\(0) => pixel1_n_32
    );
valid_in_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_ready,
      D => s_axis_valid,
      Q => valid_in,
      R => m_axis_valid_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_grayscale_top_0_0 is
  port (
    axi_clk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    s_axis_valid : in STD_LOGIC;
    s_axis_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_ready : out STD_LOGIC;
    s_axis_last : in STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_ready : in STD_LOGIC;
    m_axis_last : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hdmi_grayscale_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_grayscale_top_0_0 : entity is "hdmi_grayscale_top_0_0,grayscale_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_grayscale_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of hdmi_grayscale_top_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_grayscale_top_0_0 : entity is "grayscale_top,Vivado 2018.2";
end hdmi_grayscale_top_0_0;

architecture STRUCTURE of hdmi_grayscale_top_0_0 is
  signal \^m_axis_ready\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_clk : signal is "xilinx.com:signal:clock:1.0 axi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_clk : signal is "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET reset_n, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN hdmi_mig_7series_0_0_ui_clk";
  attribute X_INTERFACE_INFO of m_axis_last : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_PARAMETER of m_axis_last : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN hdmi_mig_7series_0_0_ui_clk, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_ready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_valid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of reset_n : signal is "xilinx.com:signal:reset:1.0 reset_n RST";
  attribute X_INTERFACE_PARAMETER of reset_n : signal is "XIL_INTERFACENAME reset_n, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axis_last : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_last : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN hdmi_mig_7series_0_0_ui_clk, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s_axis_ready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_INFO of s_axis_valid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_data : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_data : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
  \^m_axis_ready\ <= m_axis_ready;
  s_axis_ready <= \^m_axis_ready\;
inst: entity work.hdmi_grayscale_top_0_0_grayscale_top
     port map (
      axi_clk => axi_clk,
      m_axis_data(127 downto 0) => m_axis_data(127 downto 0),
      m_axis_last => m_axis_last,
      m_axis_ready => \^m_axis_ready\,
      m_axis_valid => m_axis_valid,
      reset_n => reset_n,
      s_axis_data(127 downto 0) => s_axis_data(127 downto 0),
      s_axis_last => s_axis_last,
      s_axis_valid => s_axis_valid
    );
end STRUCTURE;
