{"files":[{"patch":"@@ -2138,3 +2138,0 @@\n-  assert_different_registers(dst, src1);\n-  assert_different_registers(dst, src2);\n-\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":0,"deletions":3,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -7290,1 +7290,1 @@\n-  effect(TEMP_DEF dst, KILL cr);\n+  effect(KILL cr);\n@@ -7306,1 +7306,1 @@\n-  effect(TEMP_DEF dst, KILL cr);\n+  effect(KILL cr);\n@@ -7322,1 +7322,1 @@\n-  effect(TEMP_DEF dst, KILL cr);\n+  effect(KILL cr);\n@@ -7338,1 +7338,1 @@\n-  effect(TEMP_DEF dst, KILL cr);\n+  effect(KILL cr);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}