
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module UART_rx.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing UART_rx.$procdff$262 ($adff): ARST=\rst, D=\counter_next, Q=\counter
Replacing UART_rx.$procdff$259 ($adff): ARST=\rst, D=$0\clkWire[0:0], Q=\clkWire
Replacing UART_rx.$procdff$256 ($adff): ARST=\rst, D=\nextCountingReg, Q=\countingReg
Replacing UART_rx.$procdff$253 ($adff): ARST=\rst, D=\nextDataRegSize, Q=\dataRegSize
Replacing UART_rx.$procdff$250 ($adff): ARST=\rst, D=\nextDataReg, Q=\dataReg
Replacing UART_rx.$procdff$247 ($adff): ARST=\rst, D=\nextStateReg, Q=\stateReg

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \UART_rx..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \UART_rx..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module UART_rx...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module UART_rx.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\UART_rx'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \UART_rx..
Removed 25 unused cells and 25 unused wires.
<suppressed ~26 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \UART_rx..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: c659f79ee4, CPU: user 0.02s system 0.01s, MEM: 17.61 MB peak
Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 49% 4x opt_clean (0 sec), 10% 1x opt_expr (0 sec), ...
