

================================================================
== Vivado HLS Report for 'fft5'
================================================================
* Date:           Tue May 26 00:34:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     48|       0|    1664|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     254|    -|
|Register         |        -|      -|     934|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     48|     934|    1918|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      8|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_1_fu_394_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_fu_390_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln35_1_fu_408_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln35_fu_404_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln36_1_fu_422_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln36_fu_418_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln37_1_fu_436_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln37_fu_432_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln38_1_fu_450_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln38_fu_446_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln39_1_fu_464_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln39_fu_460_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln40_1_fu_478_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln40_fu_474_p2    |     *    |      3|  0|  21|          32|          32|
    |mul_ln41_1_fu_492_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln41_fu_488_p2    |     *    |      3|  0|  21|          32|          32|
    |add_ln22_fu_312_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln23_fu_317_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_332_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln27_fu_338_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln31_1_fu_372_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln31_fu_367_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln32_1_fu_356_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln32_2_fu_361_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln32_3_fu_384_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln32_fu_378_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln40_fu_482_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_496_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln53_1_fu_518_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln53_fu_522_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln54_fu_529_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln55_fu_536_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln56_1_fu_543_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln56_fu_547_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln57_1_fu_554_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln57_fu_558_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln58_fu_564_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln59_fu_570_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln60_1_fu_576_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln60_fu_580_p2    |     +    |      0|  0|  32|          32|          32|
    |sub_ln24_fu_322_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln25_fu_327_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln28_fu_344_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln29_fu_350_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln34_fu_398_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln35_fu_412_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_fu_426_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln37_fu_440_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln38_fu_454_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln39_fu_468_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln43_fu_502_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln44_fu_506_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln48_fu_510_p2    |     -    |      0|  0|  32|          32|          32|
    |sub_ln49_fu_514_p2    |     -    |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     48|  0|1664|        1728|        1728|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |in_im_address0   |  21|          4|    7|         28|
    |in_im_address1   |  15|          3|    7|         21|
    |in_re_address0   |  21|          4|    7|         28|
    |in_re_address1   |  15|          3|    7|         21|
    |out_im_address0  |  21|          4|    7|         28|
    |out_im_address1  |  15|          3|    7|         21|
    |out_im_d0        |  21|          4|   32|        128|
    |out_im_d1        |  15|          3|   32|         96|
    |out_re_address0  |  21|          4|    7|         28|
    |out_re_address1  |  15|          3|    7|         21|
    |out_re_d0        |  21|          4|   32|        128|
    |out_re_d1        |  15|          3|   32|         96|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 254|         49|  185|        651|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln22_reg_669          |  32|   0|   32|          0|
    |add_ln23_reg_676          |  32|   0|   32|          0|
    |add_ln26_reg_694          |  32|   0|   32|          0|
    |add_ln27_reg_701          |  32|   0|   32|          0|
    |add_ln32_2_reg_719        |  32|   0|   32|          0|
    |add_ln40_reg_792          |  32|   0|   32|          0|
    |add_ln41_reg_798          |  32|   0|   32|          0|
    |add_ln57_reg_804          |  32|   0|   32|          0|
    |add_ln58_reg_809          |  32|   0|   32|          0|
    |add_ln59_reg_814          |  32|   0|   32|          0|
    |add_ln60_reg_819          |  32|   0|   32|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |exptab_im_load_1_reg_748  |  32|   0|   32|          0|
    |exptab_im_load_reg_740    |  32|   0|   32|          0|
    |exptab_re_load_1_reg_732  |  32|   0|   32|          0|
    |exptab_re_load_reg_724    |  32|   0|   32|          0|
    |in_im_load_1_reg_622      |  32|   0|   32|          0|
    |in_re_load_1_reg_616      |  32|   0|   32|          0|
    |reg_304                   |  32|   0|   32|          0|
    |reg_308                   |  32|   0|   32|          0|
    |sub_ln24_reg_682          |  32|   0|   32|          0|
    |sub_ln25_reg_688          |  32|   0|   32|          0|
    |sub_ln28_reg_707          |  32|   0|   32|          0|
    |sub_ln29_reg_713          |  32|   0|   32|          0|
    |sub_ln34_reg_756          |  32|   0|   32|          0|
    |sub_ln35_reg_762          |  32|   0|   32|          0|
    |sub_ln36_reg_768          |  32|   0|   32|          0|
    |sub_ln37_reg_774          |  32|   0|   32|          0|
    |sub_ln38_reg_780          |  32|   0|   32|          0|
    |sub_ln39_reg_786          |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 934|   0|  934|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     fft5     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     fft5     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     fft5     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     fft5     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     fft5     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     fft5     | return value |
|out_re_address0     | out |    7|  ap_memory |    out_re    |     array    |
|out_re_ce0          | out |    1|  ap_memory |    out_re    |     array    |
|out_re_we0          | out |    1|  ap_memory |    out_re    |     array    |
|out_re_d0           | out |   32|  ap_memory |    out_re    |     array    |
|out_re_address1     | out |    7|  ap_memory |    out_re    |     array    |
|out_re_ce1          | out |    1|  ap_memory |    out_re    |     array    |
|out_re_we1          | out |    1|  ap_memory |    out_re    |     array    |
|out_re_d1           | out |   32|  ap_memory |    out_re    |     array    |
|out_im_address0     | out |    7|  ap_memory |    out_im    |     array    |
|out_im_ce0          | out |    1|  ap_memory |    out_im    |     array    |
|out_im_we0          | out |    1|  ap_memory |    out_im    |     array    |
|out_im_d0           | out |   32|  ap_memory |    out_im    |     array    |
|out_im_address1     | out |    7|  ap_memory |    out_im    |     array    |
|out_im_ce1          | out |    1|  ap_memory |    out_im    |     array    |
|out_im_we1          | out |    1|  ap_memory |    out_im    |     array    |
|out_im_d1           | out |   32|  ap_memory |    out_im    |     array    |
|in_re_address0      | out |    7|  ap_memory |     in_re    |     array    |
|in_re_ce0           | out |    1|  ap_memory |     in_re    |     array    |
|in_re_q0            |  in |   32|  ap_memory |     in_re    |     array    |
|in_re_address1      | out |    7|  ap_memory |     in_re    |     array    |
|in_re_ce1           | out |    1|  ap_memory |     in_re    |     array    |
|in_re_q1            |  in |   32|  ap_memory |     in_re    |     array    |
|in_im_address0      | out |    7|  ap_memory |     in_im    |     array    |
|in_im_ce0           | out |    1|  ap_memory |     in_im    |     array    |
|in_im_q0            |  in |   32|  ap_memory |     in_im    |     array    |
|in_im_address1      | out |    7|  ap_memory |     in_im    |     array    |
|in_im_ce1           | out |    1|  ap_memory |     in_im    |     array    |
|in_im_q1            |  in |   32|  ap_memory |     in_im    |     array    |
|exptab_re_address0  | out |    1|  ap_memory |   exptab_re  |     array    |
|exptab_re_ce0       | out |    1|  ap_memory |   exptab_re  |     array    |
|exptab_re_q0        |  in |   32|  ap_memory |   exptab_re  |     array    |
|exptab_re_address1  | out |    1|  ap_memory |   exptab_re  |     array    |
|exptab_re_ce1       | out |    1|  ap_memory |   exptab_re  |     array    |
|exptab_re_q1        |  in |   32|  ap_memory |   exptab_re  |     array    |
|exptab_im_address0  | out |    1|  ap_memory |   exptab_im  |     array    |
|exptab_im_ce0       | out |    1|  ap_memory |   exptab_im  |     array    |
|exptab_im_q0        |  in |   32|  ap_memory |   exptab_im  |     array    |
|exptab_im_address1  | out |    1|  ap_memory |   exptab_im  |     array    |
|exptab_im_ce1       | out |    1|  ap_memory |   exptab_im  |     array    |
|exptab_im_q1        |  in |   32|  ap_memory |   exptab_im  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

