/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [18:0] _01_;
  wire [6:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_1z);
  assign celloutsig_0_4z = ~(in_data[2] & celloutsig_0_0z[6]);
  assign celloutsig_1_6z = !(celloutsig_1_5z ? celloutsig_1_0z[8] : _00_);
  assign celloutsig_1_7z = !(_00_ ? celloutsig_1_5z : celloutsig_1_1z);
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_7z : celloutsig_1_0z[7]);
  reg [10:0] _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 11'h000;
    else _08_ <= { celloutsig_1_9z[13:8], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z };
  assign out_data[106:96] = _08_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 19'h00000;
    else _01_ <= celloutsig_0_8z[21:3];
  reg [6:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 7'h00;
    else _10_ <= celloutsig_1_0z[7:1];
  assign { _02_[6:3], _00_, _02_[1:0] } = _10_;
  assign celloutsig_1_9z = { celloutsig_1_0z[8:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } & { in_data[116:101], celloutsig_1_1z, celloutsig_1_6z, _02_[6:3], _00_, _02_[1:0] };
  assign celloutsig_1_16z = { in_data[127], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z } === { _02_[3], _00_, _02_[1:0] };
  assign celloutsig_0_7z = celloutsig_0_0z[4:3] === celloutsig_0_1z[22:21];
  assign celloutsig_0_3z = { celloutsig_0_0z[7:2], celloutsig_0_2z } > { in_data[87:82], celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[154:142], celloutsig_1_6z, celloutsig_1_3z } > { in_data[151:138], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_9z[5:3], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z } < { _02_[4:3], _00_, _02_[1], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_14z[4:2], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z } < { celloutsig_1_17z[12:0], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[42:20] % { 1'h1, in_data[45:32], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[103:101] % { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } * in_data[115:109];
  assign celloutsig_0_6z = celloutsig_0_0z[6:2] * celloutsig_0_0z[7:3];
  assign celloutsig_0_10z = in_data[8:3] != { in_data[27:23], celloutsig_0_4z };
  assign celloutsig_0_20z = _01_[16:9] != { celloutsig_0_6z[4:2], celloutsig_0_6z };
  assign celloutsig_1_15z = { celloutsig_1_3z[2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z } !== { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_0z[7:4], celloutsig_0_4z } !== { celloutsig_0_1z[22:21], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_6z[3:1] !== { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[61:54] | in_data[20:13];
  assign celloutsig_1_17z = { in_data[176:167], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_15z } | { celloutsig_1_9z[13:1], celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_1z[20:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z } | { celloutsig_0_1z[21:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[164:154] | in_data[191:181];
  assign celloutsig_1_5z = ~((celloutsig_1_0z[2] & celloutsig_1_3z[1]) | (celloutsig_1_3z[2] & in_data[107]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[1]) | (_02_[3] & celloutsig_1_9z[21]));
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_9z & celloutsig_0_6z[4]));
  assign celloutsig_0_18z = ~((celloutsig_0_4z & celloutsig_0_15z) | (celloutsig_0_4z & celloutsig_0_5z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[7] & in_data[46]) | (celloutsig_0_0z[5] & in_data[52]));
  assign celloutsig_0_21z = ~((_01_[8] & celloutsig_0_18z) | (celloutsig_0_4z & celloutsig_0_10z));
  assign celloutsig_1_1z = ~((in_data[102] & celloutsig_1_0z[10]) | (in_data[122] & celloutsig_1_0z[5]));
  assign celloutsig_1_2z = ~((in_data[131] & in_data[118]) | (celloutsig_1_0z[8] & celloutsig_1_1z));
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
