{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539339368827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539339368832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 12:16:08 2018 " "Processing started: Fri Oct 12 12:16:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539339368832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339368832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NN-ESD -c NN-ESD " "Command: quartus_map --read_settings_files=on --write_settings_files=off NN-ESD -c NN-ESD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339368833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539339369303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539339369303 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_hps.qsys " "Elaborating Qsys system entity \"base_hps.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339378764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:22 Progress: Loading QUARTUS/base_hps.qsys " "2018.10.12.12:16:22 Progress: Loading QUARTUS/base_hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339382788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:23 Progress: Reading input file " "2018.10.12.12:16:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339383364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:23 Progress: Adding clk_0 \[clock_source 17.0\] " "2018.10.12.12:16:23 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339383467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:24 Progress: Parameterizing module clk_0 " "2018.10.12.12:16:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339384310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:24 Progress: Adding hps_0 \[altera_hps 17.0\] " "2018.10.12.12:16:24 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339384311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Parameterizing module hps_0 " "2018.10.12.12:16:25 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2018.10.12.12:16:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Parameterizing module jtag_uart_0 " "2018.10.12.12:16:25 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2018.10.12.12:16:25 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Parameterizing module pio_0 " "2018.10.12.12:16:25 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:25 Progress: Adding pll_0 \[altera_pll 17.0\] " "2018.10.12.12:16:25 Progress: Adding pll_0 \[altera_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339385689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:26 Progress: Parameterizing module pll_0 " "2018.10.12.12:16:26 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339386158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:26 Progress: Building connections " "2018.10.12.12:16:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339386160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:26 Progress: Parameterizing connections " "2018.10.12.12:16:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339386193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:26 Progress: Validating " "2018.10.12.12:16:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339386194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.12.12:16:35 Progress: Done reading input file " "2018.10.12.12:16:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339395616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Base_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Base_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398072 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Base_hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Base_hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398072 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Base_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_hps.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Base_hps.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps.pll_0: Able to implement PLL with user settings " "Base_hps.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339398074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps: Generating base_hps \"base_hps\" for QUARTUS_SYNTH " "Base_hps: Generating base_hps \"base_hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339400129 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339405101 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339405101 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339405102 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339405102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339408953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339409475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339409881 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339409883 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339409884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"base_hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"base_hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339411928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'base_hps_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'base_hps_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_hps_jtag_uart_0 --dir=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0001_jtag_uart_0_gen//base_hps_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_hps_jtag_uart_0 --dir=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0001_jtag_uart_0_gen//base_hps_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'base_hps_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'base_hps_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"base_hps\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"base_hps\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'base_hps_pio_0' " "Pio_0: Starting RTL generation for module 'base_hps_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_pio_0 --dir=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0002_pio_0_gen//base_hps_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_hps_pio_0 --dir=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/JANSNO~1/AppData/Local/Temp/alt7816_3437689219809872350.dir/0002_pio_0_gen//base_hps_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'base_hps_pio_0' " "Pio_0: Done RTL generation for module 'base_hps_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"base_hps\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"base_hps\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339412986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"base_hps\" instantiated altera_pll \"pll_0\" " "Pll_0: \"base_hps\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339413070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339415209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339415624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339416889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339416977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"base_hps\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339417034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339417046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339417230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339418991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_0_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_0_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339419928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339420011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339420085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339421917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339464695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339464961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_hps: Done \"base_hps\" with 26 modules, 84 files " "Base_hps: Done \"base_hps\" with 26 modules, 84 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339464963 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_hps.qsys " "Finished elaborating Qsys system entity \"base_hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339466765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jan_snoeijs/home/epfl/master_3/semester_project_files/annonfpga/annonfpga/rtl/de10_standard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jan_snoeijs/home/epfl/master_3/semester_project_files/annonfpga/annonfpga/rtl/de10_standard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard-rtl " "Found design unit 1: DE10_Standard-rtl" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472667 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/base_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/base_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps " "Found entity 1: base_hps" {  } { { "db/ip/base_hps/base_hps.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472714 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472723 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472723 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472723 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472723 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472756 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_hps/submodules/altera_reset_controller.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_hps/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0 " "Found entity 1: base_hps_hps_0" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_fpga_interfaces " "Found entity 1: base_hps_hps_0_fpga_interfaces" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_hps_io " "Found entity 1: base_hps_hps_0_hps_io" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_hps_0_hps_io_border " "Found entity 1: base_hps_hps_0_hps_io_border" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_irq_mapper " "Found entity 1: base_hps_irq_mapper" {  } { { "db/ip/base_hps/submodules/base_hps_irq_mapper.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_irq_mapper_001 " "Found entity 1: base_hps_irq_mapper_001" {  } { { "db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_jtag_uart_0_sim_scfifo_w " "Found entity 1: base_hps_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472801 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_jtag_uart_0_scfifo_w " "Found entity 2: base_hps_jtag_uart_0_scfifo_w" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472801 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_hps_jtag_uart_0_sim_scfifo_r " "Found entity 3: base_hps_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472801 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_hps_jtag_uart_0_scfifo_r " "Found entity 4: base_hps_jtag_uart_0_scfifo_r" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472801 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_hps_jtag_uart_0 " "Found entity 5: base_hps_jtag_uart_0" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0 " "Found entity 1: base_hps_mm_interconnect_0" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_cmd_demux " "Found entity 1: base_hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_cmd_mux " "Found entity 1: base_hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_router_default_decode " "Found entity 1: base_hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472821 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_mm_interconnect_0_router " "Found entity 2: base_hps_mm_interconnect_0_router" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539339472823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472824 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_hps_mm_interconnect_0_router_002 " "Found entity 2: base_hps_mm_interconnect_0_router_002" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_rsp_demux " "Found entity 1: base_hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_mm_interconnect_0_rsp_mux " "Found entity 1: base_hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_pio_0 " "Found entity 1: base_hps_pio_0" {  } { { "db/ip/base_hps/submodules/base_hps_pio_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/base_hps_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/base_hps_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_hps_pll_0 " "Found entity 1: base_hps_pll_0" {  } { { "db/ip/base_hps/submodules/base_hps_pll_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/base_hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339472942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339472942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339472945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539339473102 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] DE10_Standard.vhd(26) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at DE10_Standard.vhd(26)" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339473119 "|DE10_Standard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps base_hps:u0 " "Elaborating entity \"base_hps\" for hierarchy \"base_hps:u0\"" {  } { { "../RTL/DE10_Standard.vhd" "u0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_hps_0 base_hps:u0\|base_hps_hps_0:hps_0 " "Elaborating entity \"base_hps_hps_0\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\"" {  } { { "db/ip/base_hps/base_hps.v" "hps_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_hps_0_fpga_interfaces base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"base_hps_hps_0_fpga_interfaces\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0.v" "fpga_interfaces" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_hps_0_hps_io base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io " "Elaborating entity \"base_hps_hps_0_hps_io\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\"" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0.v" "hps_io" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_hps_0_hps_io_border base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border " "Elaborating entity \"base_hps_hps_0_hps_io_border\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\"" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" "border" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_hps_0_hps_io_border.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "pll" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/base_hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539339473449 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473450 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "p0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473467 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339473469 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473541 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1539339473548 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339473549 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1539339473557 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473557 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539339473672 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539339473672 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473697 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473707 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473707 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473707 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539339473707 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339473969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339474161 ""}  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539339474161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339474219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339474219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "seq" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474591 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "seq" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1539339474592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "c0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339474618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474659 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474659 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474659 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474659 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474659 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539339474660 "|DE10_Standard|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "oct" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/base_hps/submodules/hps_sdram.v" "dll" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_jtag_uart_0 base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"base_hps_jtag_uart_0\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/base_hps/base_hps.v" "jtag_uart_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_jtag_uart_0_scfifo_w base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w " "Elaborating entity \"base_hps_jtag_uart_0_scfifo_w\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "the_base_hps_jtag_uart_0_scfifo_w" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "wfifo" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339475711 ""}  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539339475711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339475769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339475769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339475801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339475801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339475840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339475840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339475910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339475910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339475915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339476007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339476007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339476096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339476096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_w:the_base_hps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_jtag_uart_0_scfifo_r base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_r:the_base_hps_jtag_uart_0_scfifo_r " "Elaborating entity \"base_hps_jtag_uart_0_scfifo_r\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|base_hps_jtag_uart_0_scfifo_r:the_base_hps_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "the_base_hps_jtag_uart_0_scfifo_r" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "base_hps_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476640 ""}  } { { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539339476640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"base_hps:u0\|base_hps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:base_hps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_pio_0 base_hps:u0\|base_hps_pio_0:pio_0 " "Elaborating entity \"base_hps_pio_0\" for hierarchy \"base_hps:u0\|base_hps_pio_0:pio_0\"" {  } { { "db/ip/base_hps/base_hps.v" "pio_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_pll_0 base_hps:u0\|base_hps_pll_0:pll_0 " "Elaborating entity \"base_hps_pll_0\" for hierarchy \"base_hps:u0\|base_hps_pll_0:pll_0\"" {  } { { "db/ip/base_hps/base_hps.v" "pll_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/base_hps/submodules/base_hps_pll_0.v" "altera_pll_i" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476900 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1539339476925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/base_hps/submodules/base_hps_pll_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539339476952 ""}  } { { "db/ip/base_hps/submodules/base_hps_pll_0.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539339476952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0 base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_hps_mm_interconnect_0\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/base_hps/base_hps.v" "mm_interconnect_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339476955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_router base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router:router " "Elaborating entity \"base_hps_mm_interconnect_0_router\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router:router\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "router" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_router_default_decode base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router:router\|base_hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_hps_mm_interconnect_0_router_default_decode\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router:router\|base_hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_router_002 base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_hps_mm_interconnect_0_router_002\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "router_002" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_router_002_default_decode base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router_002:router_002\|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_router_002:router_002\|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339477947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_cmd_demux base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_hps_mm_interconnect_0_cmd_demux\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_cmd_mux base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_hps_mm_interconnect_0_cmd_mux\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_rsp_demux base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_hps_mm_interconnect_0_rsp_demux\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_rsp_mux base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_hps_mm_interconnect_0_rsp_mux\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_avalon_st_adapter base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_hps:u0\|base_hps_mm_interconnect_0:mm_interconnect_0\|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339478992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_irq_mapper base_hps:u0\|base_hps_irq_mapper:irq_mapper " "Elaborating entity \"base_hps_irq_mapper\" for hierarchy \"base_hps:u0\|base_hps_irq_mapper:irq_mapper\"" {  } { { "db/ip/base_hps/base_hps.v" "irq_mapper" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339479068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_hps_irq_mapper_001 base_hps:u0\|base_hps_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"base_hps_irq_mapper_001\" for hierarchy \"base_hps:u0\|base_hps_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/base_hps/base_hps.v" "irq_mapper_001" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339479126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_hps:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_hps:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/base_hps/base_hps.v" "rst_controller" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/base_hps.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339479169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/base_hps/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339479225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/base_hps/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339479261 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539339481419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.12.12:18:06 Progress: Loading sld18b06f02/alt_sld_fab_wrapper_hw.tcl " "2018.10.12.12:18:06 Progress: Loading sld18b06f02/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339486311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339489329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339489496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339492542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339492877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339493218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339493628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339493668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339493683 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539339494542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18b06f02/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld18b06f02/alt_sld_fab.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495664 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/sld18b06f02/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539339495842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339495842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539339501817 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539339501936 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1539339501936 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339506247 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539339506247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539339506249 "|DE10_Standard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539339506249 "|DE10_Standard|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539339506249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339506473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539339507127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "base_hps_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"base_hps_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339507380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339508386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.map.smsg " "Generated suppressed messages file C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/output_files/NN-ESD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339509464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 1 0 0 " "Adding 23 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539339512381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539339512381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539339513318 "|DE10_Standard|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1539339513318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1875 " "Implemented 1875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Implemented 87 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1055 " "Implemented 1055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1539339513338 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1539339513338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539339513338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539339513476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 12:18:33 2018 " "Processing ended: Fri Oct 12 12:18:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539339513476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539339513476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539339513476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539339513476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1539339515904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539339515908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 12:18:34 2018 " "Processing started: Fri Oct 12 12:18:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539339515908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539339515908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NN-ESD -c NN-ESD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NN-ESD -c NN-ESD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539339515908 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539339516026 ""}
{ "Info" "0" "" "Project  = NN-ESD" {  } {  } 0 0 "Project  = NN-ESD" 0 0 "Fitter" 0 0 1539339516027 ""}
{ "Info" "0" "" "Revision = NN-ESD" {  } {  } 0 0 "Revision = NN-ESD" 0 0 "Fitter" 0 0 1539339516027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1539339516277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1539339516277 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NN-ESD 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"NN-ESD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539339516322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539339516377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539339516377 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"base_hps:u0\|base_hps_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1539339516523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539339517088 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539339517171 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539339517643 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1539339517805 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 153 " "No exact pin location assignment(s) for 131 pins of 153 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1539339518418 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518451 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518452 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518453 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518454 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518455 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518456 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518457 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518458 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518459 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518460 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518461 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[0\] " "I/O \"HPS_DDR3_DQ\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518462 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518463 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[1\] " "I/O \"HPS_DDR3_DQ\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518464 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518465 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[2\] " "I/O \"HPS_DDR3_DQ\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518466 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518467 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[3\] " "I/O \"HPS_DDR3_DQ\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518468 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518469 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518470 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[4\] " "I/O \"HPS_DDR3_DQ\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518471 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518472 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[5\] " "I/O \"HPS_DDR3_DQ\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518473 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518474 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518475 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[6\] " "I/O \"HPS_DDR3_DQ\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518476 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518477 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[7\] " "I/O \"HPS_DDR3_DQ\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518478 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518479 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518480 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[8\] " "I/O \"HPS_DDR3_DQ\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518481 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518482 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[9\] " "I/O \"HPS_DDR3_DQ\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518483 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518484 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[10\] " "I/O \"HPS_DDR3_DQ\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518485 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518486 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[11\] " "I/O \"HPS_DDR3_DQ\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518487 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518488 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[12\] " "I/O \"HPS_DDR3_DQ\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518489 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518490 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[13\] " "I/O \"HPS_DDR3_DQ\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518491 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518492 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518493 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[14\] " "I/O \"HPS_DDR3_DQ\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518494 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518495 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[15\] " "I/O \"HPS_DDR3_DQ\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518496 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518497 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518498 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[16\] " "I/O \"HPS_DDR3_DQ\[16\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518499 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518500 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[17\] " "I/O \"HPS_DDR3_DQ\[17\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518501 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518502 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[18\] " "I/O \"HPS_DDR3_DQ\[18\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518503 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518504 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[19\] " "I/O \"HPS_DDR3_DQ\[19\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518505 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518506 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518507 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[20\] " "I/O \"HPS_DDR3_DQ\[20\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518508 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518509 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[21\] " "I/O \"HPS_DDR3_DQ\[21\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518510 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518511 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518512 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[22\] " "I/O \"HPS_DDR3_DQ\[22\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518513 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518514 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[23\] " "I/O \"HPS_DDR3_DQ\[23\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518515 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518516 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[24\] " "I/O \"HPS_DDR3_DQ\[24\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518517 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518518 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518519 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[25\] " "I/O \"HPS_DDR3_DQ\[25\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518520 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518521 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[26\] " "I/O \"HPS_DDR3_DQ\[26\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518522 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518523 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[27\] " "I/O \"HPS_DDR3_DQ\[27\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518524 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518525 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[28\] " "I/O \"HPS_DDR3_DQ\[28\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518526 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518527 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[29\] " "I/O \"HPS_DDR3_DQ\[29\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518528 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518529 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[30\] " "I/O \"HPS_DDR3_DQ\[30\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518530 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518531 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518532 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[31\] " "I/O \"HPS_DDR3_DQ\[31\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518533 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518534 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518535 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[0\] " "I/O \"HPS_DDR3_DQS_N\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518536 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518537 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518538 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[1\] " "I/O \"HPS_DDR3_DQS_N\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518539 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518540 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[2\] " "I/O \"HPS_DDR3_DQS_N\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518541 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518542 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[3\] " "I/O \"HPS_DDR3_DQS_N\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518543 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518544 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[0\] " "I/O \"HPS_DDR3_DQS_P\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518545 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518546 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 5183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[1\] " "I/O \"HPS_DDR3_DQS_P\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518547 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518548 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 9200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[2\] " "I/O \"HPS_DDR3_DQS_P\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518549 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518550 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 8219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[3\] " "I/O \"HPS_DDR3_DQS_P\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518551 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518552 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518553 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518554 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/db/ip/base_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 7238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1539339518554 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539339518559 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539339521502 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1539339521502 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "43 " "Following 43 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] VCC " "Pin GPIO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[33\] VCC " "Pin GPIO\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[34\] VCC " "Pin GPIO\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[35\] VCC " "Pin GPIO\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1539339521505 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1539339521505 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: base_hps:u0\|base_hps_hps_0:hps_0\|base_hps_hps_0_hps_io:hps_io\|base_hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "../RTL/DE10_Standard.vhd" "" { Text "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/RTL/DE10_Standard.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jan_snoeijs/home/EPFL/Master_3/SEMESTER_PROJECT_FILES/ANNonFPGA/ANNonFPGA/QUARTUS/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1539339521508 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1539339521508 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1539339521514 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1449 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1449 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539339522017 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 12 12:18:42 2018 " "Processing ended: Fri Oct 12 12:18:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539339522017 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539339522017 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539339522017 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539339522017 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1451 s 137 s " "Quartus Prime Full Compilation was unsuccessful. 1451 errors, 137 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539339522896 ""}
