;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, -7
	ADD -10, 60
	SUB @10, -7
	MOV @-127, 100
	SLT 121, 50
	MOV @-127, 100
	JMP 12, <10
	SUB #72, @200
	SUB #72, @200
	MOV -7, <-20
	SUB #12, @5
	MOV -7, <-20
	SUB -1, <-0
	SUB #72, @200
	MOV -7, <-20
	MOV -7, <-20
	JMP 0, -10
	SUB @10, -7
	SUB #100, 600
	MOV -7, <-20
	JMP <127, 106
	SUB 12, @10
	CMP @127, 106
	JMZ 1, 200
	MOV -7, <-20
	MOV 20, <14
	SUB @127, 106
	SLT -10, 60
	ADD -10, 60
	SUB 12, @10
	MOV -7, <-20
	CMP -207, <-126
	ADD 3, 26
	JMP @-72, #206
	JMP 0, #102
	JMP @-72, #206
	JMP -7, @-620
	SUB @127, -126
	JMP -7, @-620
	SUB @10, -7
	SUB @127, 106
	JMP -7, @-20
	JMP <-127, 100
	CMP #1, <-1
	SUB @10, -7
	SUB @10, -7
