

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:58:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_24 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      228|      228|  2.280 us|  2.280 us|  229|  229|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 42 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 43 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 44 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add4729_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add4729_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add47_130_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add47_130_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add47_231_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add47_231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add47_332_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add47_332_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add47_433_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add47_433_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add47_534_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add47_534_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add47_635_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add47_635_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add47_736_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add47_736_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg1_read, i32 3, i32 63" [d2.cpp:22]   --->   Operation 71 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg2_read, i32 3, i32 63" [d2.cpp:29]   --->   Operation 72 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out1_read, i32 3, i32 63" [d2.cpp:82]   --->   Operation 73 'partselect' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i61 %trunc_ln22_1" [d2.cpp:22]   --->   Operation 74 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln22" [d2.cpp:22]   --->   Operation 75 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 77 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 78 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 80 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 81 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 82 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 83 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d2.cpp:22]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d2.cpp:22]   --->   Operation 84 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 85 [1/2] (1.22ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d2.cpp:22]   --->   Operation 85 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i61 %trunc_ln29_1" [d2.cpp:29]   --->   Operation 86 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln29" [d2.cpp:29]   --->   Operation 87 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [8/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 88 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 89 [7/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 89 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 90 [6/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 90 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 91 [5/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 91 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 92 [4/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 92 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 93 [3/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 93 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 94 [2/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 94 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 95 [1/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d2.cpp:29]   --->   Operation 95 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d2.cpp:29]   --->   Operation 96 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 97 [1/2] (1.22ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d2.cpp:29]   --->   Operation 97 'call' 'call_ln29' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 98 [1/1] (1.08ns)   --->   "%empty_35 = add i64 %arg2_read, i64 64"   --->   Operation 98 'add' 'empty_35' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %empty_35, i32 3, i32 63"   --->   Operation 99 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i61 %p_cast"   --->   Operation 100 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %p_cast_cast"   --->   Operation 101 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 102 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 103 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 103 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 104 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 104 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 105 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 105 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 106 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 106 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 107 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 107 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 108 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 108 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 109 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1"   --->   Operation 109 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 110 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_2"   --->   Operation 110 'read' 'mem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 1.08>
ST_31 : Operation 111 [1/1] (0.00ns)   --->   "%empty_36 = shl i64 %mem_addr_2_read, i64 1"   --->   Operation 111 'shl' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 112 [2/2] (1.08ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %mem, i64 %arg1_read, i64 %arg2_read, i64 %empty_36, i128 %add47_736_loc, i128 %add47_635_loc, i128 %add47_534_loc, i128 %add47_433_loc, i128 %add47_332_loc, i128 %add47_231_loc, i128 %add47_130_loc, i128 %add4729_loc"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_36_1, i64 %mem, i64 %arg1_read, i64 %arg2_read, i64 %empty_36, i128 %add47_736_loc, i128 %add47_635_loc, i128 %add47_534_loc, i128 %add47_433_loc, i128 %add47_332_loc, i128 %add47_231_loc, i128 %add47_130_loc, i128 %add4729_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.15>
ST_33 : Operation 114 [1/1] (0.00ns)   --->   "%add47_736_loc_load = load i128 %add47_736_loc"   --->   Operation 114 'load' 'add47_736_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 115 [1/1] (0.00ns)   --->   "%add47_635_loc_load = load i128 %add47_635_loc"   --->   Operation 115 'load' 'add47_635_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 116 [1/1] (0.00ns)   --->   "%add47_534_loc_load = load i128 %add47_534_loc"   --->   Operation 116 'load' 'add47_534_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i128 %add47_736_loc_load" [d2.cpp:70]   --->   Operation 117 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add47_736_loc_load, i32 58, i32 127" [d2.cpp:70]   --->   Operation 118 'partselect' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i70 %trunc_ln70_2" [d2.cpp:70]   --->   Operation 119 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 120 [1/1] (1.57ns)   --->   "%add_ln70 = add i128 %add47_635_loc_load, i128 %sext_ln70" [d2.cpp:70]   --->   Operation 120 'add' 'add_ln70' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70, i32 58, i32 127" [d2.cpp:70]   --->   Operation 121 'partselect' 'trunc_ln70_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i70 %trunc_ln70_3" [d2.cpp:70]   --->   Operation 122 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 123 [1/1] (1.57ns)   --->   "%add_ln70_1 = add i128 %add47_534_loc_load, i128 %sext_ln70_1" [d2.cpp:70]   --->   Operation 123 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln70_4 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_1, i32 58, i32 127" [d2.cpp:70]   --->   Operation 124 'partselect' 'trunc_ln70_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i128 %add47_635_loc_load" [d2.cpp:71]   --->   Operation 125 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln71_2 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add47_736_loc_load, i32 58, i32 115" [d2.cpp:71]   --->   Operation 126 'partselect' 'trunc_ln71_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 127 [1/1] (1.09ns)   --->   "%add_ln71 = add i58 %trunc_ln71_2, i58 %trunc_ln71" [d2.cpp:71]   --->   Operation 127 'add' 'add_ln71' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i128 %add47_534_loc_load" [d2.cpp:72]   --->   Operation 128 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70, i32 58, i32 115" [d2.cpp:72]   --->   Operation 129 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (1.09ns)   --->   "%add_ln72 = add i58 %trunc_ln72_1, i58 %trunc_ln72" [d2.cpp:72]   --->   Operation 130 'add' 'add_ln72' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_1, i32 58, i32 115" [d2.cpp:73]   --->   Operation 131 'partselect' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 132 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i64 %arg1_r_8_loc"   --->   Operation 132 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 133 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i64 %arg1_r_7_loc"   --->   Operation 133 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 134 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i64 %arg1_r_6_loc"   --->   Operation 134 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 135 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i64 %arg1_r_5_loc"   --->   Operation 135 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 136 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i64 %arg1_r_4_loc"   --->   Operation 136 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i64 %arg1_r_3_loc"   --->   Operation 137 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i64 %arg1_r_2_loc"   --->   Operation 138 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i64 %arg1_r_1_loc"   --->   Operation 139 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i64 %arg1_r_loc"   --->   Operation 140 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 141 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i64 %arg2_r_8_loc"   --->   Operation 141 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i64 %arg2_r_7_loc"   --->   Operation 142 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 143 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i64 %arg2_r_6_loc"   --->   Operation 143 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 144 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i64 %arg2_r_5_loc"   --->   Operation 144 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 145 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i64 %arg2_r_4_loc"   --->   Operation 145 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 146 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i64 %arg2_r_3_loc"   --->   Operation 146 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i64 %arg2_r_2_loc"   --->   Operation 147 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i64 %arg2_r_1_loc"   --->   Operation 148 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i64 %arg2_r_loc"   --->   Operation 149 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 150 [1/1] (0.00ns)   --->   "%add47_433_loc_load = load i128 %add47_433_loc"   --->   Operation 150 'load' 'add47_433_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 151 [1/1] (0.00ns)   --->   "%add47_332_loc_load = load i128 %add47_332_loc"   --->   Operation 151 'load' 'add47_332_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%add47_231_loc_load = load i128 %add47_231_loc"   --->   Operation 152 'load' 'add47_231_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 153 [1/1] (0.00ns)   --->   "%add47_130_loc_load = load i128 %add47_130_loc"   --->   Operation 153 'load' 'add47_130_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i64 %arg1_r_8_loc_load" [d2.cpp:66]   --->   Operation 154 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i64 %arg1_r_7_loc_load" [d2.cpp:66]   --->   Operation 155 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i64 %arg1_r_6_loc_load" [d2.cpp:66]   --->   Operation 156 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i64 %arg1_r_5_loc_load" [d2.cpp:66]   --->   Operation 157 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i64 %arg1_r_4_loc_load" [d2.cpp:66]   --->   Operation 158 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i64 %arg1_r_3_loc_load" [d2.cpp:66]   --->   Operation 159 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln66_6 = zext i64 %arg1_r_2_loc_load" [d2.cpp:66]   --->   Operation 160 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i64 %arg1_r_1_loc_load" [d2.cpp:66]   --->   Operation 161 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i64 %arg1_r_loc_load" [d2.cpp:66]   --->   Operation 162 'zext' 'zext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln66_9 = zext i64 %arg2_r_loc_load" [d2.cpp:66]   --->   Operation 163 'zext' 'zext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 164 '%mul_ln66 = mul i128 %zext_ln66_9, i128 %zext_ln66'
ST_34 : Operation 164 [1/1] (3.65ns)   --->   "%mul_ln66 = mul i128 %zext_ln66_9, i128 %zext_ln66" [d2.cpp:66]   --->   Operation 164 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln66_10 = zext i64 %arg2_r_1_loc_load" [d2.cpp:66]   --->   Operation 165 'zext' 'zext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 166 '%mul_ln66_1 = mul i128 %zext_ln66_10, i128 %zext_ln66_1'
ST_34 : Operation 166 [1/1] (3.65ns)   --->   "%mul_ln66_1 = mul i128 %zext_ln66_10, i128 %zext_ln66_1" [d2.cpp:66]   --->   Operation 166 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln66_11 = zext i64 %arg2_r_2_loc_load" [d2.cpp:66]   --->   Operation 167 'zext' 'zext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 168 '%mul_ln66_2 = mul i128 %zext_ln66_11, i128 %zext_ln66_2'
ST_34 : Operation 168 [1/1] (3.65ns)   --->   "%mul_ln66_2 = mul i128 %zext_ln66_11, i128 %zext_ln66_2" [d2.cpp:66]   --->   Operation 168 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln66_12 = zext i64 %arg2_r_3_loc_load" [d2.cpp:66]   --->   Operation 169 'zext' 'zext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 170 '%mul_ln66_3 = mul i128 %zext_ln66_12, i128 %zext_ln66_3'
ST_34 : Operation 170 [1/1] (3.65ns)   --->   "%mul_ln66_3 = mul i128 %zext_ln66_12, i128 %zext_ln66_3" [d2.cpp:66]   --->   Operation 170 'mul' 'mul_ln66_3' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln66_13 = zext i64 %arg2_r_4_loc_load" [d2.cpp:66]   --->   Operation 171 'zext' 'zext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 172 '%mul_ln66_4 = mul i128 %zext_ln66_13, i128 %zext_ln66_4'
ST_34 : Operation 172 [1/1] (3.65ns)   --->   "%mul_ln66_4 = mul i128 %zext_ln66_13, i128 %zext_ln66_4" [d2.cpp:66]   --->   Operation 172 'mul' 'mul_ln66_4' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln66_14 = zext i64 %arg2_r_5_loc_load" [d2.cpp:66]   --->   Operation 173 'zext' 'zext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 174 '%mul_ln66_5 = mul i128 %zext_ln66_14, i128 %zext_ln66_5'
ST_34 : Operation 174 [1/1] (3.65ns)   --->   "%mul_ln66_5 = mul i128 %zext_ln66_14, i128 %zext_ln66_5" [d2.cpp:66]   --->   Operation 174 'mul' 'mul_ln66_5' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln66_15 = zext i64 %arg2_r_6_loc_load" [d2.cpp:66]   --->   Operation 175 'zext' 'zext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 176 '%mul_ln66_6 = mul i128 %zext_ln66_15, i128 %zext_ln66_6'
ST_34 : Operation 176 [1/1] (3.65ns)   --->   "%mul_ln66_6 = mul i128 %zext_ln66_15, i128 %zext_ln66_6" [d2.cpp:66]   --->   Operation 176 'mul' 'mul_ln66_6' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln66_16 = zext i64 %arg2_r_7_loc_load" [d2.cpp:66]   --->   Operation 177 'zext' 'zext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 178 '%mul_ln66_7 = mul i128 %zext_ln66_16, i128 %zext_ln66_7'
ST_34 : Operation 178 [1/1] (3.65ns)   --->   "%mul_ln66_7 = mul i128 %zext_ln66_16, i128 %zext_ln66_7" [d2.cpp:66]   --->   Operation 178 'mul' 'mul_ln66_7' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln66_17 = zext i64 %arg2_r_8_loc_load" [d2.cpp:66]   --->   Operation 179 'zext' 'zext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_34 : [1/1] (0.87ns)   --->   Input mux for Operation 180 '%mul_ln66_8 = mul i128 %zext_ln66_17, i128 %zext_ln66_8'
ST_34 : Operation 180 [1/1] (3.65ns)   --->   "%mul_ln66_8 = mul i128 %zext_ln66_17, i128 %zext_ln66_8" [d2.cpp:66]   --->   Operation 180 'mul' 'mul_ln66_8' <Predicate = true> <Delay = 3.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i70 %trunc_ln70_4" [d2.cpp:70]   --->   Operation 181 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 182 [1/1] (1.57ns)   --->   "%add_ln70_2 = add i128 %add47_433_loc_load, i128 %sext_ln70_2" [d2.cpp:70]   --->   Operation 182 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln70_5 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_2, i32 58, i32 127" [d2.cpp:70]   --->   Operation 183 'partselect' 'trunc_ln70_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i70 %trunc_ln70_5" [d2.cpp:70]   --->   Operation 184 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (1.57ns)   --->   "%add_ln70_3 = add i128 %add47_332_loc_load, i128 %sext_ln70_3" [d2.cpp:70]   --->   Operation 185 'add' 'add_ln70_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln70_6 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_3, i32 58, i32 127" [d2.cpp:70]   --->   Operation 186 'partselect' 'trunc_ln70_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i70 %trunc_ln70_6" [d2.cpp:70]   --->   Operation 187 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (1.57ns)   --->   "%add_ln70_4 = add i128 %add47_231_loc_load, i128 %sext_ln70_4" [d2.cpp:70]   --->   Operation 188 'add' 'add_ln70_4' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln70_7 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_4, i32 58, i32 127" [d2.cpp:70]   --->   Operation 189 'partselect' 'trunc_ln70_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i70 %trunc_ln70_7" [d2.cpp:70]   --->   Operation 190 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (1.57ns)   --->   "%add_ln70_5 = add i128 %add47_130_loc_load, i128 %sext_ln70_5" [d2.cpp:70]   --->   Operation 191 'add' 'add_ln70_5' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln70_8 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_5, i32 58, i32 127" [d2.cpp:70]   --->   Operation 192 'partselect' 'trunc_ln70_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i128 %add47_433_loc_load" [d2.cpp:73]   --->   Operation 193 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (1.09ns)   --->   "%out1_w_3 = add i58 %trunc_ln73_1, i58 %trunc_ln73" [d2.cpp:73]   --->   Operation 194 'add' 'out1_w_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i128 %add47_332_loc_load" [d2.cpp:74]   --->   Operation 195 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_2, i32 58, i32 115" [d2.cpp:74]   --->   Operation 196 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 197 [1/1] (1.09ns)   --->   "%out1_w_4 = add i58 %trunc_ln74_1, i58 %trunc_ln74" [d2.cpp:74]   --->   Operation 197 'add' 'out1_w_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i128 %add47_231_loc_load" [d2.cpp:75]   --->   Operation 198 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_3, i32 58, i32 115" [d2.cpp:75]   --->   Operation 199 'partselect' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (1.09ns)   --->   "%out1_w_5 = add i58 %trunc_ln75_1, i58 %trunc_ln75" [d2.cpp:75]   --->   Operation 200 'add' 'out1_w_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i128 %add47_130_loc_load" [d2.cpp:76]   --->   Operation 201 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_4, i32 58, i32 115" [d2.cpp:76]   --->   Operation 202 'partselect' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (1.09ns)   --->   "%out1_w_6 = add i58 %trunc_ln76_1, i58 %trunc_ln76" [d2.cpp:76]   --->   Operation 203 'add' 'out1_w_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_5, i32 58, i32 115" [d2.cpp:77]   --->   Operation 204 'partselect' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (1.57ns)   --->   "%add_ln66 = add i128 %mul_ln66_6, i128 %mul_ln66_7" [d2.cpp:66]   --->   Operation 205 'add' 'add_ln66' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 206 [1/1] (1.57ns)   --->   "%add_ln66_1 = add i128 %mul_ln66_5, i128 %mul_ln66_4" [d2.cpp:66]   --->   Operation 206 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i128 %add_ln66" [d2.cpp:66]   --->   Operation 207 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i128 %add_ln66_1" [d2.cpp:66]   --->   Operation 208 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (1.57ns)   --->   "%add_ln66_3 = add i128 %mul_ln66, i128 %mul_ln66_1" [d2.cpp:66]   --->   Operation 209 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_4 = add i128 %mul_ln66_2, i128 %mul_ln66_8" [d2.cpp:66]   --->   Operation 210 'add' 'add_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 211 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln66_5 = add i128 %add_ln66_4, i128 %mul_ln66_3" [d2.cpp:66]   --->   Operation 211 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i128 %add_ln66_3" [d2.cpp:66]   --->   Operation 212 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i128 %add_ln66_5" [d2.cpp:66]   --->   Operation 213 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i61 %trunc_ln82_1" [d2.cpp:82]   --->   Operation 214 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%mem_addr_16 = getelementptr i64 %mem, i64 %sext_ln82" [d2.cpp:82]   --->   Operation 215 'getelementptr' 'mem_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (7.30ns)   --->   "%empty_37 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %mem_addr_16, i32 9" [d2.cpp:82]   --->   Operation 216 'writereq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 6.66>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%add4729_loc_load = load i128 %add4729_loc"   --->   Operation 217 'load' 'add4729_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i70 %trunc_ln70_8" [d2.cpp:70]   --->   Operation 218 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (1.57ns)   --->   "%add_ln70_6 = add i128 %add4729_loc_load, i128 %sext_ln70_6" [d2.cpp:70]   --->   Operation 219 'add' 'add_ln70_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln70_9 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln70_6, i32 58, i32 127" [d2.cpp:70]   --->   Operation 220 'partselect' 'trunc_ln70_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i70 %trunc_ln70_9" [d2.cpp:70]   --->   Operation 221 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i58 %trunc_ln70" [d2.cpp:71]   --->   Operation 222 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i58 %add_ln71" [d2.cpp:72]   --->   Operation 223 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i58 %add_ln72" [d2.cpp:73]   --->   Operation 224 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i128 %add4729_loc_load" [d2.cpp:77]   --->   Operation 225 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 226 [1/1] (1.09ns)   --->   "%out1_w_7 = add i58 %trunc_ln77_1, i58 %trunc_ln77" [d2.cpp:77]   --->   Operation 226 'add' 'out1_w_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 227 [1/1] (1.57ns)   --->   "%add_ln66_2 = add i128 %add_ln66_1, i128 %add_ln66" [d2.cpp:66]   --->   Operation 227 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (1.57ns)   --->   "%add_ln66_6 = add i128 %add_ln66_5, i128 %add_ln66_3" [d2.cpp:66]   --->   Operation 228 'add' 'add_ln66_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (1.09ns)   --->   "%add_ln66_7 = add i57 %trunc_ln66_1, i57 %trunc_ln66" [d2.cpp:66]   --->   Operation 229 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (1.09ns)   --->   "%add_ln66_8 = add i57 %trunc_ln66_3, i57 %trunc_ln66_2" [d2.cpp:66]   --->   Operation 230 'add' 'add_ln66_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr = add i128 %add_ln66_6, i128 %add_ln66_2" [d2.cpp:66]   --->   Operation 231 'add' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 232 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln70_7 = add i128 %arr, i128 %sext_ln70_7" [d2.cpp:70]   --->   Operation 232 'add' 'add_ln70_7' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln70_7, i32 57, i32 114" [d2.cpp:70]   --->   Operation 233 'partselect' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (1.09ns)   --->   "%out1_w = add i58 %trunc_ln70_1, i58 %trunc_ln70" [d2.cpp:70]   --->   Operation 234 'add' 'out1_w' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i71 @_ssdm_op_PartSelect.i71.i128.i32.i32, i128 %add_ln70_7, i32 57, i32 127" [d2.cpp:71]   --->   Operation 235 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i71 %trunc_ln" [d2.cpp:71]   --->   Operation 236 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (1.13ns)   --->   "%add_ln71_1 = add i72 %sext_ln71, i72 %zext_ln71" [d2.cpp:71]   --->   Operation 237 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln71_3 = partselect i14 @_ssdm_op_PartSelect.i14.i72.i32.i32, i72 %add_ln71_1, i32 58, i32 71" [d2.cpp:71]   --->   Operation 238 'partselect' 'trunc_ln71_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i14 %trunc_ln71_3" [d2.cpp:71]   --->   Operation 239 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i14 %trunc_ln71_3" [d2.cpp:71]   --->   Operation 240 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (1.09ns)   --->   "%out1_w_1 = add i58 %sext_ln71_2, i58 %add_ln71" [d2.cpp:71]   --->   Operation 241 'add' 'out1_w_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 242 [1/1] (1.09ns)   --->   "%add_ln72_1 = add i60 %sext_ln71_1, i60 %zext_ln72" [d2.cpp:72]   --->   Operation 242 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i60.i32.i32, i60 %add_ln72_1, i32 58, i32 59" [d2.cpp:72]   --->   Operation 243 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i2 %tmp" [d2.cpp:72]   --->   Operation 244 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i6 %sext_ln72" [d2.cpp:72]   --->   Operation 245 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 246 [1/1] (1.09ns)   --->   "%out1_w_2 = add i59 %zext_ln73, i59 %zext_ln72_1" [d2.cpp:72]   --->   Operation 246 'add' 'out1_w_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78 = add i57 %add_ln66_8, i57 %add_ln66_7" [d2.cpp:78]   --->   Operation 247 'add' 'add_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i57 @_ssdm_op_PartSelect.i57.i128.i32.i32, i128 %add_ln70_6, i32 58, i32 114" [d2.cpp:78]   --->   Operation 248 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i57 %trunc_ln1, i57 %add_ln78" [d2.cpp:78]   --->   Operation 249 'add' 'out1_w_8' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 250 [2/2] (0.77ns)   --->   "%call_ln82 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln82_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d2.cpp:82]   --->   Operation 250 'call' 'call_ln82' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln82 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln82_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d2.cpp:82]   --->   Operation 251 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 252 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 252 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 253 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 253 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 254 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 254 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 255 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 255 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d2.cpp:3]   --->   Operation 256 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 9, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 266 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_16" [d2.cpp:87]   --->   Operation 266 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [d2.cpp:87]   --->   Operation 267 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:22) [46]  (0.000 ns)
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [47]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln22', d2.cpp:22) to 'test_Pipeline_ARRAY_1_READ' [48]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:29) [60]  (0.000 ns)
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_34', d2.cpp:29) on port 'mem' (d2.cpp:29) [61]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln29', d2.cpp:29) to 'test_Pipeline_ARRAY_2_READ' [62]  (1.224 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2') [75]  (0.000 ns)
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem_load_req') on port 'mem' [76]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem_addr_2_read') on port 'mem' [77]  (7.300 ns)

 <State 31>: 1.085ns
The critical path consists of the following:
	'shl' operation ('empty_36') [78]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_36_1' [79]  (1.085 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 3.158ns
The critical path consists of the following:
	'load' operation ('add47_736_loc_load') on local variable 'add47_736_loc' [80]  (0.000 ns)
	'add' operation ('add_ln70', d2.cpp:70) [118]  (1.579 ns)
	'add' operation ('add_ln70_1', d2.cpp:70) [121]  (1.579 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_16', d2.cpp:82) [197]  (0.000 ns)
	bus request operation ('empty_37', d2.cpp:82) on port 'mem' (d2.cpp:82) [198]  (7.300 ns)

 <State 35>: 6.669ns
The critical path consists of the following:
	'load' operation ('add4729_loc_load') on local variable 'add4729_loc' [87]  (0.000 ns)
	'add' operation ('add_ln70_6', d2.cpp:70) [136]  (1.579 ns)
	'add' operation ('add_ln70_7', d2.cpp:70) [177]  (0.995 ns)
	'add' operation ('add_ln71_1', d2.cpp:71) [182]  (1.139 ns)
	'add' operation ('add_ln72_1', d2.cpp:72) [187]  (1.093 ns)
	'add' operation ('out1_w', d2.cpp:72) [191]  (1.093 ns)
	'call' operation ('call_ln82', d2.cpp:82) to 'test_Pipeline_ARRAY_WRITE' [199]  (0.770 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d2.cpp:87) on port 'mem' (d2.cpp:87) [200]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d2.cpp:87) on port 'mem' (d2.cpp:87) [200]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d2.cpp:87) on port 'mem' (d2.cpp:87) [200]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d2.cpp:87) on port 'mem' (d2.cpp:87) [200]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d2.cpp:87) on port 'mem' (d2.cpp:87) [200]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
