<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>INCD, INCH, INCW (vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">INCD, INCH, INCW (vector)</h2><p>Increment vector by multiple of predicate constraint element count</p>
      <p class="aml">This instruction determines the number of active 
elements implied by the named predicate constraint, multiplies
that by an immediate in the range 1 to 16 inclusive, and
then uses the result to increment all destination vector elements.</p>
      <p class="aml">The named predicate constraint limits the number of active
elements in a single predicate to:</p>
      <ul>
        <li>
          A fixed number (VL1 to VL256)
        </li>
        <li>
          The largest power of two (POW2)
        </li>
        <li>
          The largest multiple of three or four (MUL3 or MUL4)
        </li>
        <li>
          All available, implicitly a multiple of two (ALL).
        </li>
      </ul>
      <p class="aml">Unspecified or out of range constraint encodings generate an
empty predicate or zero element count rather than Undefined
Instruction exception.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_doubleword">Doubleword</a>
      , 
      <a href="#iclass_halfword">Halfword</a>
       and 
      <a href="#iclass_word">Word</a>
    </p>
    <h3 class="classheading"><a id="iclass_doubleword"/>Doubleword<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td colspan="4" class="lr">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="5" class="lr">pattern</td><td colspan="5" class="lr">Zdn</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td/><td/><td colspan="4"/><td colspan="2"/><td colspan="3"/><td class="droppedname">D</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="incd_z_zs_"/><p class="asm-code">INCD  <a href="#Zdn__2" title="Is the name of the source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.D{, <a href="#pattern" title="Is the optional pattern specifier, defaulting to ALL, ">&lt;pattern&gt;</a>{, MUL #<a href="#imm__45" title="Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the &quot;imm4&quot; field.">&lt;imm&gt;</a>}}</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let dn : integer = UInt(Zdn);
let pat : bits(5) = pattern;
let imm : integer = UInt(imm4) + 1;</p>
    <h3 class="classheading"><a id="iclass_halfword"/>Halfword<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td colspan="4" class="lr">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="5" class="lr">pattern</td><td colspan="5" class="lr">Zdn</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td/><td/><td colspan="4"/><td colspan="2"/><td colspan="3"/><td class="droppedname">D</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="inch_z_zs_"/><p class="asm-code">INCH  <a href="#Zdn__2" title="Is the name of the source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.H{, <a href="#pattern" title="Is the optional pattern specifier, defaulting to ALL, ">&lt;pattern&gt;</a>{, MUL #<a href="#imm__45" title="Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the &quot;imm4&quot; field.">&lt;imm&gt;</a>}}</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 16;
let dn : integer = UInt(Zdn);
let pat : bits(5) = pattern;
let imm : integer = UInt(imm4) + 1;</p>
    <h3 class="classheading"><a id="iclass_word"/>Word<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td colspan="4" class="lr">imm4</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="5" class="lr">pattern</td><td colspan="5" class="lr">Zdn</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td/><td/><td colspan="4"/><td colspan="2"/><td colspan="3"/><td class="droppedname">D</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="incw_z_zs_"/><p class="asm-code">INCW  <a href="#Zdn__2" title="Is the name of the source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.S{, <a href="#pattern" title="Is the optional pattern specifier, defaulting to ALL, ">&lt;pattern&gt;</a>{, MUL #<a href="#imm__45" title="Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the &quot;imm4&quot; field.">&lt;imm&gt;</a>}}</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 32;
let dn : integer = UInt(Zdn);
let pat : bits(5) = pattern;
let imm : integer = UInt(imm4) + 1;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zdn&gt;</td><td><a id="Zdn__2"/>
        
          <p class="aml">Is the name of the source and destination scalable vector register, encoded in the "Zdn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;pattern&gt;</td><td><a id="pattern"/>
        <p>Is the optional pattern specifier, defaulting to ALL, 
          encoded in
          <q>pattern</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">pattern</th>
                <th class="symbol">&lt;pattern&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00000</td>
                <td class="symbol">POW2</td>
              </tr>
              <tr>
                <td class="bitfield">00001</td>
                <td class="symbol">VL1</td>
              </tr>
              <tr>
                <td class="bitfield">00010</td>
                <td class="symbol">VL2</td>
              </tr>
              <tr>
                <td class="bitfield">00011</td>
                <td class="symbol">VL3</td>
              </tr>
              <tr>
                <td class="bitfield">00100</td>
                <td class="symbol">VL4</td>
              </tr>
              <tr>
                <td class="bitfield">00101</td>
                <td class="symbol">VL5</td>
              </tr>
              <tr>
                <td class="bitfield">00110</td>
                <td class="symbol">VL6</td>
              </tr>
              <tr>
                <td class="bitfield">00111</td>
                <td class="symbol">VL7</td>
              </tr>
              <tr>
                <td class="bitfield">01000</td>
                <td class="symbol">VL8</td>
              </tr>
              <tr>
                <td class="bitfield">01001</td>
                <td class="symbol">VL16</td>
              </tr>
              <tr>
                <td class="bitfield">01010</td>
                <td class="symbol">VL32</td>
              </tr>
              <tr>
                <td class="bitfield">01011</td>
                <td class="symbol">VL64</td>
              </tr>
              <tr>
                <td class="bitfield">01100</td>
                <td class="symbol">VL128</td>
              </tr>
              <tr>
                <td class="bitfield">01101</td>
                <td class="symbol">VL256</td>
              </tr>
              <tr>
                <td class="bitfield">0111x</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">1xx00</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">1x0x1</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">1x010</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">101x1</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">10110</td>
                <td class="symbol">#uimm5</td>
              </tr>
              <tr>
                <td class="bitfield">11101</td>
                <td class="symbol">MUL4</td>
              </tr>
              <tr>
                <td class="bitfield">11110</td>
                <td class="symbol">MUL3</td>
              </tr>
              <tr>
                <td class="bitfield">11111</td>
                <td class="symbol">ALL</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__45"/>
        
          <p class="aml">Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the "imm4" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let count : integer = <a href="shared_pseudocode.html#func_DecodePredCount_2" title="">DecodePredCount</a>(pat, esize);
let operand1 : bits(VL) = Z{}(dn);
var result : bits(VL);

for e = 0 to elements-1 do
    result[e*:esize] = operand1[e*:esize] + (count * imm);

end;
<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(dn) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
        <p class="aml">This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
