/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  reg [24:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_4z[2] & celloutsig_0_7z[5]);
  assign celloutsig_1_4z = ~celloutsig_1_2z[10];
  assign celloutsig_0_0z = ~((in_data[79] | in_data[7]) & (in_data[37] | in_data[23]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_2z[4]) & (celloutsig_1_2z[4] | in_data[126]));
  assign celloutsig_1_0z = in_data[165:160] || in_data[161:156];
  assign celloutsig_1_18z = { celloutsig_1_2z[10:8], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_14z } % { 1'h1, celloutsig_1_10z[4:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_3z = in_data[12:5] % { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[26:21], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[13], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[5:2] };
  assign celloutsig_1_7z = { in_data[172:169], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[8:7], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_1z, in_data[162:155] };
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[131:123] };
  assign celloutsig_1_19z = | celloutsig_1_11z[9:4];
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[133:131];
  assign celloutsig_1_3z = ~^ in_data[187:176];
  assign celloutsig_0_2z = { in_data[8:7], celloutsig_0_0z } >> in_data[75:73];
  assign celloutsig_0_7z = { celloutsig_0_1z[3], celloutsig_0_1z, celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[8:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } - { in_data[14:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z[2:0], celloutsig_1_9z } - celloutsig_1_7z[3:0];
  assign celloutsig_1_14z = { celloutsig_1_7z[5:4], celloutsig_1_1z } - celloutsig_1_13z[2:0];
  assign celloutsig_1_15z = celloutsig_1_11z[18:16] - celloutsig_1_7z[3:1];
  assign celloutsig_1_2z = { in_data[187:175], celloutsig_1_1z } ~^ { in_data[171:160], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[10:7], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z } ~^ { celloutsig_1_2z[6:5], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[31:28];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_11z = { celloutsig_1_2z[6:5], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_2z[0] & celloutsig_1_6z));
  assign { out_data[136:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
