{"vcs1":{"timestamp_begin":1680781718.540149812, "rt":1.21, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680781719.779510256, "rt":1.07, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680781720.866517007, "rt":0.43, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680781718.252742553}
{"VCS_COMP_START_TIME": 1680781718.252742553}
{"VCS_COMP_END_TIME": 1680781721.972558845}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339300}}
{"stitch_vcselab": {"peak_mem": 222624}}
