[
    {
        "id": "119_10_0884",
        "sva1": "property pvt_compensation_adapt_time_non_zero;\n@(posedge clk_signal)     $changed(process_mon) |-> ($past(adapt_time) > 0);\nendproperty",
        "sva2": "property p_Process_Mon_Change_Adapt_Time;\n@(posedge clk_signal)    $changed(process_mon) |-> ($past(adapt_time) > 0)\nendproperty\nassert_p_Process_Mon_Change_Adapt_Time:assert property (p_Process_Mon_Change_Adapt_Time) else $error(\"\");"
    },
    {
        "id": "155_10_1180",
        "sva1": "property structural_hazard;\n@(posedge clk)     mem_access && div_operation |-> ##1 resource_conflict;\nendproperty",
        "sva2": "property p_mem_access_div_operation_conflict;\n@(posedge clk)        (mem_access && div_operation) |-> ##1 resource_conflict\nendproperty\nassert_p_mem_access_div_operation_conflict:assert property (p_mem_access_div_operation_conflict) else $error(\"\");"
    },
    {
        "id": "160_3_1237",
        "sva1": "property full_condition;\n@(posedge clk)     disable iff(async_rst)     (wptr == rptr - 1) |-> fifo_full;\nendproperty",
        "sva2": "property p_Fifo_Full_Check;\n@(posedge clk) disable iff (async_rst)        (wptr == (rptr - 1)) |-> fifo_full\nendproperty\nassert_p_Fifo_Full_Check:assert property (p_Fifo_Full_Check) else $error(\"\");"
    },
    {
        "id": "164_4_1287",
        "sva1": "property secure_access_control;\n@(posedge clk) disable iff(security_override)     (auth_grant && priv_access) |-> ##1 data_access;\nendproperty",
        "sva2": "property p_auth_priv_data_access;\n@(posedge clk) disable iff (security_override)        (auth_grant && priv_access) |-> ##1 data_access\nendproperty\nassert_p_auth_priv_data_access:assert property (p_auth_priv_data_access) else $error(\"\");"
    },
    {
        "id": "12_2_0092",
        "sva1": "property state_unknown_check;\n\n    @(posedge clk) $isunknown(state) |-> (err_flag == 1'b1);\n\nendproperty",
        "sva2": "property p_Err_Flag_On_Unknown_State;\n@(posedge clk)    $isunknown(state) |-> err_flag == 1'b1\nendproperty\nassert_p_Err_Flag_On_Unknown_State:assert property (p_Err_Flag_On_Unknown_State) else $error(\"\");"
    },
    {
        "id": "230_9_1931",
        "sva1": "property scrub_interval_non_zero;\n@(posedge clk)     scrub_en |-> scrub_interval > 0;\nendproperty",
        "sva2": "property p_scrub_en_interval_check;\n@(posedge clk)        scrub_en == 1'b1 |-> scrub_interval > 0\nendproperty\nassert_p_scrub_en_interval_check:assert property (p_scrub_en_interval_check) else $error(\"\");"
    },
    {
        "id": "201_10_1640",
        "sva1": "property afifo_underflow_protect;\n@(posedge rd_clk)     empty |-> !rd_en;\nendproperty",
        "sva2": "property p_Empty_NoRead;\n@(posedge rd_clk)        empty |-> !rd_en\nendproperty\nassert_p_Empty_NoRead:assert property (p_Empty_NoRead) else $error(\"\");"
    },
    {
        "id": "56_3_0405",
        "sva1": "property p_se0_cycles_count;\n@(posedge usb_clk)\n    $fell(dp) && $fell(dn) |-> se0_cycles == $past(se0_cycles) + 1;\nendproperty",
        "sva2": "property p_SE0_Cycles_Increment;\n@(posedge usb_clk)        ($fell(dp) && $fell(dn)) |-> (se0_cycles == ($past(se0_cycles) + 1))\nendproperty\nassert_p_SE0_Cycles_Increment:assert property (p_SE0_Cycles_Increment) else $error(\"\");"
    },
    {
        "id": "214_8_1775",
        "sva1": "property bist_mem_access;\n@(posedge clk_bist)     bist_mem_read |-> ##[1:2] bist_mem_ready;\nendproperty",
        "sva2": "property p_bist_mem_read_to_ready;\n@(posedge clk_bist)    bist_mem_read == 1'b1 |-> ##[1:2] bist_mem_ready == 1'b1\nendproperty\nassert_p_bist_mem_read_to_ready:assert property (p_bist_mem_read_to_ready) else $error(\"\");"
    },
    {
        "id": "10_17_0322",
        "sva1": "property p17;\n@(negedge clk)     disable iff (!reset_n) $stable(config_reg) |-> !config_update\nendproperty",
        "sva2": "property p_config_reg_stable;\n@(negedge clk) disable iff (!reset_n)     $stable(config_reg) |-> !config_update;\nendproperty\nassert_p_config_reg_stable:assert property (p_config_reg_stable) else $error(\"\");"
    },
    {
        "id": "165_10_1302",
        "sva1": "property interrupt_clear;\n@(posedge apb_clk)     (int_status && int_enable) |-> ##[1:4] int_clear;\nendproperty",
        "sva2": "property p_int_clear_after_status_enable;\n@(posedge apb_clk)    (int_status && int_enable) |-> ##[1:4] int_clear\nendproperty\nassert_p_int_clear_after_status_enable:assert property (p_int_clear_after_status_enable) else $error(\"\");"
    },
    {
        "id": "71_5_0495",
        "sva1": "property gpio_mask_non_zero;\n@(posedge clk)\n    interrupt |-> (mask != 0);\nendproperty",
        "sva2": "property p_interrupt_mask_check;\n@(posedge clk)        interrupt |-> (mask != 0)\nendproperty\nassert_p_interrupt_mask_check:assert property (p_interrupt_mask_check) else $error(\"\");"
    },
    {
        "id": "165_8_1288",
        "sva1": "property data_integrity;\n@(posedge data_clk)     disable iff (crc_reset)     data_valid |-> crc_match;\nendproperty",
        "sva2": "property p_crc_match_on_data_valid;\n@(posedge data_clk) disable iff (crc_reset)        data_valid == 1'b1 |-> crc_match == 1'b1\nendproperty\nassert_p_crc_match_on_data_valid:assert property (p_crc_match_on_data_valid) else $error(\"\");"
    },
    {
        "id": "273_2_2334",
        "sva1": "property p_data_capture_on_tck_rise;\n@(posedge tck_clk)     (tap_state == CAPTURE_DR) |=> (data_reg == $past(input_data));\nendproperty",
        "sva2": "property p_CAPTURE_DR_Data_Check;\n@(posedge tck_clk)        tap_state == CAPTURE_DR |=> data_reg == $past(input_data)\nendproperty\nassert_p_CAPTURE_DR_Data_Check:assert property (p_CAPTURE_DR_Data_Check) else $error(\"\");"
    },
    {
        "id": "157_10_1224",
        "sva1": "property clock_domain_crossing;\n@(posedge fast_clk_signal)     disable iff (test_mode)     $rose(slow_domain_signal) |-> ##[2:4] sync_signal;\nendproperty",
        "sva2": "property p_sync_signal_delay;\n@(posedge fast_clk_signal) disable iff (test_mode)    $rose(slow_domain_signal) |-> ##[2:4] sync_signal\nendproperty\nassert_p_sync_signal_delay:assert property (p_sync_signal_delay) else $error(\"\");"
    },
    {
        "id": "120_7_0893",
        "sva1": "property hold_time_violation_check;\n@(posedge phase2_clk)     $past(data_valid, 1) |-> ##1 (data_in >= ($past(hold_time) >> 1));\nendproperty",
        "sva2": "property p_Data_Valid_Hold_Time;\n@(posedge phase2_clk)    $past(data_valid, 1) |-> ##1 (data_in >= ($past(hold_time) >> 1))\nendproperty\nassert_p_Data_Valid_Hold_Time:assert property (p_Data_Valid_Hold_Time) else $error(\"\");"
    },
    {
        "id": "3_22_0099",
        "sva1": "property p_overlap_22;\n@(posedge clk)     (dram_refresh && !low_power_mode) |-> ##15 refresh_complete;\nendproperty",
        "sva2": "property p_Refresh_Completion;\n@(posedge clk)         (dram_refresh && !low_power_mode) |-> ##15 refresh_complete;\nendproperty\nassert_p_Refresh_Completion:assert property (p_Refresh_Completion) else $error(\"\");"
    },
    {
        "id": "257_2_2208",
        "sva1": "property dma_xfer_complete_p2;\n@(posedge dma_clk)     (burst_cnt_eq_preset && !xfer_complete) |-> ##1 xfer_complete;\nendproperty",
        "sva2": "property p_Xfer_Complete_After_Burst;\n@(posedge dma_clk)        (burst_cnt_eq_preset && !xfer_complete) |-> ##1 xfer_complete\nendproperty\nassert_p_Xfer_Complete_After_Burst:assert property (p_Xfer_Complete_After_Burst) else $error(\"\");"
    },
    {
        "id": "167_3_1294",
        "sva1": "property afifo_empty;\n@(posedge rd_clk)     disable iff(soft_reset)     fifo_empty |-> !rd_en;\nendproperty",
        "sva2": "property p_FifoEmpty_NoRdEn;\n@(posedge rd_clk) disable iff (soft_reset)        fifo_empty |-> !rd_en\nendproperty\nassert_p_FifoEmpty_NoRdEn:assert property (p_FifoEmpty_NoRdEn) else $error(\"\");"
    },
    {
        "id": "10_18_0309",
        "sva1": "property p18;\n@(posedge clk)     disable iff (reset) $past(valid,3) |-> current_state != ERROR\nendproperty",
        "sva2": "property p_State_Not_Error_After_Valid;\n@(posedge clk) disable iff (reset)         $past(valid, 3) |-> current_state != ERROR;\nendproperty\nassert_p_State_Not_Error_After_Valid:assert property (p_State_Not_Error_After_Valid) else $error(\"\");"
    },
    {
        "id": "5_11_0163",
        "sva1": "property p11;\n@(posedge clk)     (packet_start && crc_ok) |-> ##3 packet_end\nendproperty",
        "sva2": "property p_packet_end_after_start;\n@(posedge clk)         (packet_start && crc_ok) |-> ##3 packet_end;\nendproperty\nassert_p_packet_end_after_start:assert property (p_packet_end_after_start) else $error(\"\");"
    },
    {
        "id": "158_8_1245",
        "sva1": "property fsm_power_down_sequence;\n@(posedge clk_signal)     disable iff(!init_done)     power_down_req_sig |=> state_sig == STATE_POWER_DOWN [*3] ##1 state_sig == STATE_OFF;\nendproperty",
        "sva2": "property p_power_down_sequence;\n@(posedge clk_signal) disable iff (!init_done)    power_down_req_sig |=> (state_sig == STATE_POWER_DOWN)[*3] ##1 (state_sig == STATE_OFF)\nendproperty\nassert_p_power_down_sequence:assert property (p_power_down_sequence) else $error(\"\");"
    },
    {
        "id": "196_6_1624",
        "sva1": "property power_down_seq;\n@(posedge clk)     pwr_down_req |=> ##2 pwr_down_ack;\nendproperty",
        "sva2": "property p_pwr_down_ack;\n@(posedge clk)        pwr_down_req |=> ##2 pwr_down_ack\nendproperty\nassert_p_pwr_down_ack:assert property (p_pwr_down_ack) else $error(\"\");"
    },
    {
        "id": "167_12_1324",
        "sva1": "property afifo_sync_stable;\n@(posedge clk)     disable iff(soft_reset)     $stable(rd_ptr_gray) |-> ##[1:3] $stable(wr_ptr_sync);\nendproperty",
        "sva2": "property p_Stable_RdPtr_to_WrPtr_Sync;\n@(posedge clk) disable iff (soft_reset)    $stable(rd_ptr_gray) |-> ##[1:3] $stable(wr_ptr_sync)\nendproperty\nassert_p_Stable_RdPtr_to_WrPtr_Sync:assert property (p_Stable_RdPtr_to_WrPtr_Sync) else $error(\"\");"
    },
    {
        "id": "203_5_1665",
        "sva1": "property write_leveling_cal_duration;\n@(posedge dqs_clk)     cal_start |-> ##[8:12] cal_done;\nendproperty",
        "sva2": "property p_cal_start_to_done;\n@(posedge dqs_clk)        cal_start == 1'b1 |-> ##[8:12] cal_done == 1'b1\nendproperty\nassert_p_cal_start_to_done:assert property (p_cal_start_to_done) else $error(\"\");"
    },
    {
        "id": "1_17_0061",
        "sva1": "property p17;\n@(posedge clk)     (parity_error && !error_mask) |-> ##1 system_halt\nendproperty",
        "sva2": "property p_Parity_Error_Halt;\n@(posedge clk)         (parity_error && !error_mask) |-> ##1 system_halt;\nendproperty\nassert_p_Parity_Error_Halt:assert property (p_Parity_Error_Halt) else $error(\"\");"
    },
    {
        "id": "1_11_0002",
        "sva1": "property p11;\n@(posedge clk)     (fifo_empty && read_request) |-> ##2 underflow_error\nendproperty",
        "sva2": "property p_Fifo_Underflow_Error;\n@(posedge clk)         (fifo_empty && read_request) |-> ##2 underflow_error;\nendproperty\nassert_p_Fifo_Underflow_Error:assert property (p_Fifo_Underflow_Error) else $error(\"\");"
    },
    {
        "id": "5_17_0180",
        "sva1": "property p17;\n@(posedge clk)     (security_violation && !debug_mode) |-> ##1 system_lock\nendproperty",
        "sva2": "property p_security_violation_lock;\n@(posedge clk)         (security_violation && !debug_mode) |-> ##1 system_lock;\nendproperty\nassert_p_security_violation_lock:assert property (p_security_violation_lock) else $error(\"\");"
    },
    {
        "id": "5_18_0167",
        "sva1": "property p18;\n@(posedge clk)     (burst_mode && address_valid) |-> ##[1:4] burst_complete\nendproperty",
        "sva2": "property p_Burst_Complete_After_Valid_Address;\n@(posedge clk)     (burst_mode && address_valid) |-> ##[1:4] burst_complete;\nendproperty\nassert_p_Burst_Complete_After_Valid_Address:assert property (p_Burst_Complete_After_Valid_Address) else $error(\"\");"
    },
    {
        "id": "244_10_2117",
        "sva1": "property fifo_underflow;\n@(posedge fifo_clk)     $rose(fifo_rd_en) && fifo_empty |-> $rose(underflow_error);\nendproperty",
        "sva2": "property p_FifoUnderflowError;\n@(posedge fifo_clk)        ($rose(fifo_rd_en) && fifo_empty) |-> $rose(underflow_error)\nendproperty\nassert_p_FifoUnderflowError:assert property (p_FifoUnderflowError) else $error(\"\");"
    },
    {
        "id": "281_2_2373",
        "sva1": "property p_header_sequence_valid;\n@(posedge hdmi_clk)     data_island_period |-> ##1 header_byte_1 == 8'h84 && header_byte_2 == 8'h01;\nendproperty",
        "sva2": "property p_Data_Island_Period_Header;\n@(posedge hdmi_clk)    data_island_period |-> ##1 (header_byte_1 == 8'h84 && header_byte_2 == 8'h01)\nendproperty\nassert_p_Data_Island_Period_Header:assert property (p_Data_Island_Period_Header) else $error(\"\");"
    },
    {
        "id": "6_18_0221",
        "sva1": "property p_fell_clock_gate;\n@(posedge clk)     $fell(clock_gate) |-> ##1 clock_running\nendproperty",
        "sva2": "property p_clock_gate_fell;\n@(posedge clk)     $fell(clock_gate) |-> ##1 clock_running;\nendproperty\nassert_p_clock_gate_fell:assert property (p_clock_gate_fell) else $error(\"\");"
    },
    {
        "id": "1_9_0004",
        "sva1": "property p9;\n@(posedge clk)     (mode_switch && !calibration_active) |-> ##2 new_mode_active\nendproperty",
        "sva2": "property p_mode_switch_activation;\n@(posedge clk)         (mode_switch && !calibration_active) |-> ##2 new_mode_active;\nendproperty\nassert_p_mode_switch_activation:assert property (p_mode_switch_activation) else $error(\"\");"
    },
    {
        "id": "262_5_2254",
        "sva1": "property gated_clock_no_oscillation_after_disable;\n@(posedge clk_signal)     disable iff (!enable_signal)     $changed(gated_clk) |-> enable_signal;\nendproperty",
        "sva2": "property p_gated_clk_enable_check;\n@(posedge clk_signal) disable iff (!enable_signal)    $changed(gated_clk) |-> enable_signal\nendproperty\nassert_p_gated_clk_enable_check:assert property (p_gated_clk_enable_check) else $error(\"\");"
    },
    {
        "id": "2_23_0018",
        "sva1": "property p_debug_mode_entered;\n@(posedge clk)     debug_request |-> ##[3:7] debug_mode_active;\nendproperty",
        "sva2": "property p_debug_request_to_mode_active;\n@(posedge clk)         debug_request == 1'b1 |-> ##[3:7] debug_mode_active == 1'b1;\nendproperty\nassert_p_debug_request_to_mode_active:assert property (p_debug_request_to_mode_active) else $error(\"\");"
    },
    {
        "id": "90_5_0660",
        "sva1": "property p_key_size_non_zero;\n@(posedge clk_core)\n    $changed(mode) |-> $past(key_size) > 0;\nendproperty",
        "sva2": "property p_Mode_Change_Key_Size_Check;\n@(posedge clk_core)        $changed(mode) |-> $past(key_size) > 0\nendproperty\nassert_p_Mode_Change_Key_Size_Check:assert property (p_Mode_Change_Key_Size_Check) else $error(\"\");"
    },
    {
        "id": "2_16_0055",
        "sva1": "property p_bus_request_grant;\n@(posedge clk)     bus_request |-> ##[2:8] bus_grant;\nendproperty",
        "sva2": "property p_bus_grant_after_request;\n@(posedge clk)     bus_request == 1'b1 |-> ##[2:8] bus_grant == 1'b1;\nendproperty\nassert_p_bus_grant_after_request:assert property (p_bus_grant_after_request) else $error(\"\");"
    },
    {
        "id": "8_3_0037",
        "sva1": "property req_change_implies_grant_change;\n\n    @(posedge clk) $changed(req_in) |-> ##1 $changed(grant_out);\n\nendproperty",
        "sva2": "property p_Req_Grant_Change;\n@(posedge clk)        $changed(req_in) |-> ##1 $changed(grant_out)\nendproperty\nassert_p_Req_Grant_Change:assert property (p_Req_Grant_Change) else $error(\"\");"
    },
    {
        "id": "3_25_0291",
        "sva1": "property p_voltage_threshold_monitor;\n@(posedge clk)     (voltage > max_voltage) |-> shutdown;\nendproperty",
        "sva2": "property p_Shutdown_On_Overvoltage;\n@(posedge clk)         voltage > max_voltage |-> shutdown;\nendproperty\nassert_p_Shutdown_On_Overvoltage:assert property (p_Shutdown_On_Overvoltage) else $error(\"\");"
    },
    {
        "id": "5_20_0231",
        "sva1": "property p20;\n@(posedge clk)     (frame_sync && sample_ready) |-> ##1 data_out_valid\nendproperty",
        "sva2": "property p_data_out_valid_after_ready;\n@(posedge clk)     (frame_sync && sample_ready) |-> ##1 data_out_valid;\nendproperty\nassert_p_data_out_valid_after_ready:assert property (p_data_out_valid_after_ready) else $error(\"\");"
    },
    {
        "id": "24_4_0190",
        "sva1": "property state_no_zero_transition;\n\n    @(posedge clk) $changed(state) && ($past(state) == 4'b0000) |-> !$onehot(state);\n\nendproperty",
        "sva2": "property p_State_Transition_From_Zero;\n@(posedge clk)    ($changed(state) && ($past(state) == 4'b0000)) |-> !$onehot(state)\nendproperty\nassert_p_State_Transition_From_Zero:assert property (p_State_Transition_From_Zero) else $error(\"\");"
    },
    {
        "id": "6_27_0177",
        "sva1": "property p_rose_error_flag;\n@(posedge clk)     $rose(error_flag) |-> ##1 error_handler\nendproperty",
        "sva2": "property p_Error_Flag_Rise;\n@(posedge clk)     $rose(error_flag) |-> ##1 error_handler;\nendproperty\nassert_p_Error_Flag_Rise:assert property (p_Error_Flag_Rise) else $error(\"\");"
    },
    {
        "id": "14_1_0577",
        "sva1": "property p_data_ready_to_valid;\n@(posedge clk)     data_ready |-> ##[1:8] data_valid;\nendproperty",
        "sva2": "property p_data_valid_after_ready;\n@(posedge clk)         data_ready == 1'b1 |-> ##[1:8] data_valid;\nendproperty\nassert_p_data_valid_after_ready:assert property (p_data_valid_after_ready) else $error(\"\");"
    },
    {
        "id": "3_26_0264",
        "sva1": "property p_temperature_safety;\n@(negedge clk)     (temp > critical_temp) |-> ##2 power_off;\nendproperty",
        "sva2": "property p_Power_Off_On_Critical_Temp;\n@(negedge clk)     temp > critical_temp |-> ##2 power_off;\nendproperty\nassert_p_Power_Off_On_Critical_Temp:assert property (p_Power_Off_On_Critical_Temp) else $error(\"\");"
    },
    {
        "id": "8_10_0328",
        "sva1": "property p_pipeline_stall;\n@(posedge clk)     $past(stall, 2) |-> $past(valid, 3) == $past(valid, 4);\nendproperty",
        "sva2": "property p_Past_Stall_Valid;\n@(posedge clk)     $past(stall, 2) |-> ($past(valid, 3) == $past(valid, 4));\nendproperty\nassert_p_Past_Stall_Valid:assert property (p_Past_Stall_Valid) else $error(\"\");"
    },
    {
        "id": "6_17_0329",
        "sva1": "property p_time_window_17;\n@(posedge clk)     (channel_active && data_available) |-> ##[5:8] (data_transferred || channel_error);\nendproperty",
        "sva2": "property p_Channel_Data_Transfer;\n@(posedge clk)         (channel_active && data_available) |-> ##[5:8] (data_transferred || channel_error);\nendproperty\nassert_p_Channel_Data_Transfer:assert property (p_Channel_Data_Transfer) else $error(\"\");"
    },
    {
        "id": "2_3_0219",
        "sva1": "property p3;\n@(posedge clk)     start_transfer |=> ##3 end_transfer;\nendproperty",
        "sva2": "property p_Start_Transfer_End_Transfer;\n@(posedge clk)         start_transfer == 1'b1 |=> ##3 end_transfer == 1'b1;\nendproperty\nassert_p_Start_Transfer_End_Transfer:assert property (p_Start_Transfer_End_Transfer) else $error(\"\");"
    },
    {
        "id": "217_9_1827",
        "sva1": "property reset_sequence;\n@(posedge clk)     $fell(rst_n) |-> ##1 $fell(system_active) ##[1:5] $rose(rst_n) ##[1:3] $rose(system_active);\nendproperty",
        "sva2": "property p_reset_sequence;\n@(posedge clk)    $fell(rst_n) |-> ##1 $fell(system_active) ##[1:5] $rose(rst_n) ##[1:3] $rose(system_active)\nendproperty\nassert_p_reset_sequence:assert property (p_reset_sequence) else $error(\"\");"
    },
    {
        "id": "2_23_0216",
        "sva1": "property p23;\n@(posedge clk)     (security_violation && !override_en) |-> ##1 system_halt;\nendproperty",
        "sva2": "property p_Security_Violation_Halt;\n@(posedge clk)         (security_violation && !override_en) |-> ##1 system_halt;\nendproperty\nassert_p_Security_Violation_Halt:assert property (p_Security_Violation_Halt) else $error(\"\");"
    },
    {
        "id": "6_28_0364",
        "sva1": "property p_time_window_28;\n@(posedge clk)     (security_check && policy_enforced) |-> ##[3:7] access_granted;\nendproperty",
        "sva2": "property p_access_grant_after_security_check;\n@(posedge clk)         (security_check && policy_enforced) |-> ##[3:7] access_granted;\nendproperty\nassert_p_access_grant_after_security_check:assert property (p_access_grant_after_security_check) else $error(\"\");"
    },
    {
        "id": "5_15_0311",
        "sva1": "property p_fixed_delay_15;\n@(posedge clk)     (adc_start && ref_voltage_stable) |-> ##6 adc_done\nendproperty",
        "sva2": "property p_adc_done_after_start;\n@(posedge clk)         (adc_start && ref_voltage_stable) |-> ##6 adc_done;\nendproperty\nassert_p_adc_done_after_start:assert property (p_adc_done_after_start) else $error(\"\");"
    },
    {
        "id": "4_22_0300",
        "sva1": "property p_non_overlap_11;\n@(posedge clk)     calibration_start |=> ##10 calibration_done\nendproperty",
        "sva2": "property p_calibration_sequence;\n@(posedge clk)         calibration_start == 1'b1 |=> ##10 calibration_done == 1'b1;\nendproperty\nassert_p_calibration_sequence:assert property (p_calibration_sequence) else $error(\"\");"
    },
    {
        "id": "5_6_0302",
        "sva1": "property p_fixed_delay_6;\n@(posedge clk)     (interrupt_pending && !int_mask) |-> ##2 int_ack\nendproperty",
        "sva2": "property p_Interrupt_Acknowledge;\n@(posedge clk)         (interrupt_pending && !int_mask) |-> ##2 int_ack;\nendproperty\nassert_p_Interrupt_Acknowledge:assert property (p_Interrupt_Acknowledge) else $error(\"\");"
    },
    {
        "id": "5_11_0294",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk)     (key_pressed && !debounce_active) |-> ##3 key_valid\nendproperty",
        "sva2": "property p_Key_Valid_After_Press;\n@(posedge clk)         (key_pressed && !debounce_active) |-> ##3 key_valid;\nendproperty\nassert_p_Key_Valid_After_Press:assert property (p_Key_Valid_After_Press) else $error(\"\");"
    },
    {
        "id": "2_19_0003",
        "sva1": "property p_not_delayed_error;\n@(posedge clk)     not (##3 error_flag);\nendproperty",
        "sva2": "property p_No_Error_Flag_After_3_Cycles;\n@(posedge clk)     not (##3 error_flag);\nendproperty\nassert_p_No_Error_Flag_After_3_Cycles:assert property (p_No_Error_Flag_After_3_Cycles) else $error(\"\");"
    },
    {
        "id": "8_17_0397",
        "sva1": "property p_stable_uart_tx;\n@(posedge clk) uart_tx_en |-> $stable(uart_tx_data);\nendproperty",
        "sva2": "property p_Uart_Tx_Data_Stable;\n@(posedge clk)     uart_tx_en == 1'b1 |-> $stable(uart_tx_data);\nendproperty\nassert_p_Uart_Tx_Data_Stable:assert property (p_Uart_Tx_Data_Stable) else $error(\"\");"
    },
    {
        "id": "7_11_0382",
        "sva1": "property p_fell_busy_release;\n@(posedge clk) disable iff (!rst_n)     $fell(busy) |-> ##1 !bus_lock;\nendproperty",
        "sva2": "property p_Busy_Fell_No_Bus_Lock;\n@(posedge clk) disable iff (!rst_n)     $fell(busy) |-> ##1 !bus_lock;\nendproperty\nassert_p_Busy_Fell_No_Bus_Lock:assert property (p_Busy_Fell_No_Bus_Lock) else $error(\"\");"
    },
    {
        "id": "13_28_0578",
        "sva1": "property p_repeat_28;\n@(posedge clk)     (phase_lock[*4] intersect ref_clock) |-> pll_locked;\nendproperty",
        "sva2": "property p_phase_lock_to_pll_locked;\n@(posedge clk)     (phase_lock[*4] intersect ref_clock) |-> pll_locked;\nendproperty\nassert_p_phase_lock_to_pll_locked:assert property (p_phase_lock_to_pll_locked) else $error(\"\");"
    },
    {
        "id": "9_26_0436",
        "sva1": "property p_past_watchdog_refresh;\n@(posedge clk)     wdt_reset |-> $past(wdt_counter, 1) != 0;\nendproperty",
        "sva2": "property p_Wdt_Reset_Check;\n@(posedge clk)         wdt_reset == 1'b1 |-> $past(wdt_counter, 1) != 0;\nendproperty\nassert_p_Wdt_Reset_Check:assert property (p_Wdt_Reset_Check) else $error(\"\");"
    },
    {
        "id": "60_7_0461",
        "sva1": "property p_payload_checksum_relation;\n@(posedge clk_mipi)\n    (packet_valid && $past(packet_valid)) |-> (checksum == $past(($past(payload_data) >> 8) + $past(payload_data[7:0])));\nendproperty",
        "sva2": "property p_Checksum_Valid;\n@(posedge clk_mipi)    (packet_valid && $past(packet_valid)) |->     checksum == $past(($past(payload_data) >> 8) + $past(payload_data[7:0]))\nendproperty\nassert_p_Checksum_Valid:assert property (p_Checksum_Valid) else $error(\"\");"
    },
    {
        "id": "8_29_0274",
        "sva1": "property p_boot_sequence;\n@(posedge clk)     $past(boot_stage, 1) != boot_stage |-> $past(boot_done, 2);\nendproperty",
        "sva2": "property p_Boot_Stage_Change;\n@(posedge clk)         ($past(boot_stage, 1) != boot_stage) |-> $past(boot_done, 2);\nendproperty\nassert_p_Boot_Stage_Change:assert property (p_Boot_Stage_Change) else $error(\"\");"
    },
    {
        "id": "309_3_0004",
        "sva1": "property arb_grant_round_robin_case;\n@(posedge clk)     req_valid && round_robin && !hi_prio |-> grant;\nendproperty",
        "sva2": "property p_grant_on_request;\n@(posedge clk)         (req_valid && round_robin && !hi_prio) |-> grant\nendproperty\nassert_p_grant_on_request:assert property (p_grant_on_request) else $error(\"\");"
    },
    {
        "id": "334_3_0254",
        "sva1": "property cfg_lock_no_write_p3;\n@(posedge clk_signal)     cfg_lock && reg_write |=> $stable(data_bus);\nendproperty",
        "sva2": "property p_Stable_Data_After_Write;\n@(posedge clk_signal)     (cfg_lock && reg_write) |=> $stable(data_bus)\nendproperty\nassert_p_Stable_Data_After_Write:assert property (p_Stable_Data_After_Write) else $error(\"\");"
    },
    {
        "id": "320_3_0149",
        "sva1": "property p_parity_consistency_check;\n@(posedge clk_signal)     $rose(data_valid) |-> (even_parity ^ odd_parity) == 0 throughout data_transfer;\nendproperty",
        "sva2": "property p_Parity_Check_During_Data_Transfer;\n@(posedge clk_signal)         $rose(data_valid) |-> (even_parity ^ odd_parity) == 0 throughout data_transfer\nendproperty\nassert_p_Parity_Check_During_Data_Transfer:assert property (p_Parity_Check_During_Data_Transfer) else $error(\"\");"
    },
    {
        "id": "302_1_0028",
        "sva1": "property gated_clk_low_when_disabled_1;\n@(posedge clk)      !clk_en |-> !gated_clk;\nendproperty",
        "sva2": "property p_Gated_Clk_When_Clk_En_Low;\n@(posedge clk)     !clk_en |-> !gated_clk\nendproperty\nassert_p_Gated_Clk_When_Clk_En_Low:assert property (p_Gated_Clk_When_Clk_En_Low) else $error(\"\");"
    },
    {
        "id": "346_1_0370",
        "sva1": "property p_low_pwr_clk_gating_1;\n@(posedge clk_sys)     !active_mode |-> !clock_en\nendproperty",
        "sva2": "property p_Clock_Enable_Inactive_Mode;\n@(posedge clk_sys)     !active_mode |-> !clock_en\nendproperty\nassert_p_Clock_Enable_Inactive_Mode:assert property (p_Clock_Enable_Inactive_Mode) else $error(\"\");"
    },
    {
        "id": "331_3_0257",
        "sva1": "property auth_pass_phases_sequence_within_3_cycles;\n@(posedge clk_signal)     $rose(auth_pass_phase1) |-> ##[1:3] (auth_pass_phase2 && auth_pass_phase3);\nendproperty",
        "sva2": "property p_auth_pass_sequence;\n@(posedge clk_signal)         $rose(auth_pass_phase1) |-> ##[1:3] (auth_pass_phase2 && auth_pass_phase3)\nendproperty\nassert_p_auth_pass_sequence:assert property (p_auth_pass_sequence) else $error(\"\");"
    },
    {
        "id": "341_8_0388",
        "sva1": "property priority_inversion_protection_p8;\n@(posedge clk_arb)     !priority_invert && req_high |-> ##1 grant_high;\nendproperty",
        "sva2": "property p_Grant_High_After_Req;\n@(posedge clk_arb)         (!priority_invert && req_high) |-> ##1 grant_high\nendproperty\nassert_p_Grant_High_After_Req:assert property (p_Grant_High_After_Req) else $error(\"\");"
    },
    {
        "id": "313_4_0108",
        "sva1": "property p_sw_en_no_clk_overlap_negedge_clk2;\n@(negedge clk_2)     sw_en |-> !(clk_1 && clk_2)\nendproperty",
        "sva2": "property p_sw_en_clock_check;\n@(negedge clk_2)     sw_en == 1'b1 |-> !(clk_1 && clk_2)\nendproperty\nassert_p_sw_en_clock_check:assert property (p_sw_en_clock_check) else $error(\"\");"
    },
    {
        "id": "359_6_0497",
        "sva1": "property arb_no_grant_condition;\n@(posedge clk)     req_valid && !hi_prio && !round_robin |-> !grant;\nendproperty",
        "sva2": "property p_ReqValidGrantCheck;\n@(posedge clk)         (req_valid && !hi_prio && !round_robin) |-> !grant\nendproperty\nassert_p_ReqValidGrantCheck:assert property (p_ReqValidGrantCheck) else $error(\"\");"
    },
    {
        "id": "366_1_0524",
        "sva1": "property p_temp_not_ready_no_adc_start_posedge;\n@(posedge clk_sys)     !temp_ready |-> !adc_start;\nendproperty",
        "sva2": "property p_AdcStart_When_TempNotReady;\n@(posedge clk_sys)         !temp_ready |-> !adc_start\nendproperty\nassert_p_AdcStart_When_TempNotReady:assert property (p_AdcStart_When_TempNotReady) else $error(\"\");"
    },
    {
        "id": "320_8_0177",
        "sva1": "property p_parity_error_with_status;\n@(posedge clk_signal)     (even_parity ^ odd_parity) |-> error_status == 1;\nendproperty",
        "sva2": "property p_Parity_Error_Status;\n@(posedge clk_signal)         (even_parity ^ odd_parity) |-> error_status == 1\nendproperty\nassert_p_Parity_Error_Status:assert property (p_Parity_Error_Status) else $error(\"\");"
    },
    {
        "id": "366_2_0543",
        "sva1": "property p_temp_not_ready_no_adc_start_negedge;\n@(negedge clk_sys)     !temp_ready |-> !adc_start;\nendproperty",
        "sva2": "property p_temp_ready_adc_start;\n@(negedge clk_sys)     !temp_ready |-> !adc_start\nendproperty\nassert_p_temp_ready_adc_start:assert property (p_temp_ready_adc_start) else $error(\"\");"
    },
    {
        "id": "348_7_0387",
        "sva1": "property p_fault_protection_delay;\n@(posedge clk_sys)     sensitive_op_active |-> ##[1:3] fault_detected;\nendproperty",
        "sva2": "property p_Fault_Detection_After_Sensitive_Op;\n@(posedge clk_sys)     sensitive_op_active == 1'b1 |-> ##[1:3] fault_detected == 1'b1\nendproperty\nassert_p_Fault_Detection_After_Sensitive_Op:assert property (p_Fault_Detection_After_Sensitive_Op) else $error(\"\");"
    },
    {
        "id": "334_5_0269",
        "sva1": "property cfg_lock_no_write_p5;\n@(posedge clk_signal)     cfg_lock && $past(cfg_lock) |-> !$past(reg_write);\nendproperty",
        "sva2": "property p_cfg_lock_reg_write;\n@(posedge clk_signal)         (cfg_lock && $past(cfg_lock)) |-> !$past(reg_write)\nendproperty\nassert_p_cfg_lock_reg_write:assert property (p_cfg_lock_reg_write) else $error(\"\");"
    },
    {
        "id": "340_2_0314",
        "sva1": "property phase_en_sync_2;\n@(posedge clk_signal)     phase1_en && !phase2_en |=> phase2_en;\nendproperty",
        "sva2": "property p_Phase_Transition;\n@(posedge clk_signal)         (phase1_en && !phase2_en) |=> phase2_en\nendproperty\nassert_p_Phase_Transition:assert property (p_Phase_Transition) else $error(\"\");"
    },
    {
        "id": "361_1_0485",
        "sva1": "property crc_match_when_valid;\n@(posedge clk_crc)     data_valid |-> ((crc_result ^ golden_crc) == 0);\nendproperty",
        "sva2": "property p_crc_match;\n@(posedge clk_crc)     data_valid == 1'b1 |-> ((crc_result ^ golden_crc) == 0)\nendproperty\nassert_p_crc_match:assert property (p_crc_match) else $error(\"\");"
    },
    {
        "id": "371_5_0586",
        "sva1": "property p_dma_start_cond5;\n@(posedge clk_i)     $rose(dma_start_o) |-> dma_en_i && (sw_trigger_i || hw_request_i);\nendproperty",
        "sva2": "property p_dma_start_trigger;\n@(posedge clk_i)         $rose(dma_start_o) |-> (dma_en_i && (sw_trigger_i || hw_request_i))\nendproperty\nassert_p_dma_start_trigger:assert property (p_dma_start_trigger) else $error(\"\");"
    },
    {
        "id": "381_10_0675",
        "sva1": "property auth_pass_phase1_first;\n@(posedge clk_signal)     $rose(auth_pass_phase1) ##1 (auth_pass_phase2 && auth_pass_phase3) |-> auth_granted;\nendproperty",
        "sva2": "property p_auth_granted;\n@(posedge clk_signal)         $rose(auth_pass_phase1) ##1 (auth_pass_phase2 && auth_pass_phase3) |-> auth_granted\nendproperty\nassert_p_auth_granted:assert property (p_auth_granted) else $error(\"\");"
    },
    {
        "id": "384_8_0714",
        "sva1": "property cfg_lock_no_write_p8;\n@(posedge clk_signal)     cfg_lock |-> !reg_write[*1:$] until !cfg_lock;\nendproperty",
        "sva2": "property p_cfg_lock_reg_write;\n@(posedge clk_signal)     cfg_lock == 1'b1 |-> !reg_write[*1:$] until !cfg_lock\nendproperty\nassert_p_cfg_lock_reg_write:assert property (p_cfg_lock_reg_write) else $error(\"\");"
    },
    {
        "id": "382_2_0707",
        "sva1": "property ecc_valid_2;\n@(posedge clk_signal)     ecc_enable |=> $past(!(ecc_syndrome ^ 0));\nendproperty",
        "sva2": "property p_Ecc_Syndrome_Check;\n@(posedge clk_signal)     ecc_enable == 1'b1 |=> $past(!(ecc_syndrome ^ 0)) == 1'b1\nendproperty\nassert_p_Ecc_Syndrome_Check:assert property (p_Ecc_Syndrome_Check) else $error(\"\");"
    },
    {
        "id": "302_4_0022",
        "sva1": "property gated_clk_low_when_disabled_4;\n@(posedge clk)      $stable(!clk_en) |-> !gated_clk;\nendproperty",
        "sva2": "property p_StableClkEn_GatedClk;\n@(posedge clk)     $stable(!clk_en) |-> !gated_clk\nendproperty\nassert_p_StableClkEn_GatedClk:assert property (p_StableClkEn_GatedClk) else $error(\"\");"
    },
    {
        "id": "385_7_0712",
        "sva1": "property bus_contention_check_7;\n@(posedge sys_clk)     (bus_request ^ bus_grant) && !$stable(bus_grant) |-> bus_ack;\nendproperty",
        "sva2": "property p_bus_ack_after_request_grant_change;\n@(posedge sys_clk)         ((bus_request ^ bus_grant) && !$stable(bus_grant)) |-> bus_ack\nendproperty\nassert_p_bus_ack_after_request_grant_change:assert property (p_bus_ack_after_request_grant_change) else $error(\"\");"
    },
    {
        "id": "381_1_0657",
        "sva1": "property auth_pass_all_phases_consecutive;\n@(posedge clk_signal)     $rose(auth_pass_phase1) && $rose(auth_pass_phase2) && $rose(auth_pass_phase3) |-> auth_granted;\nendproperty",
        "sva2": "property p_Auth_Granted;\n@(posedge clk_signal)     ($rose(auth_pass_phase1) && $rose(auth_pass_phase2) && $rose(auth_pass_phase3)) |-> auth_granted\nendproperty\nassert_p_Auth_Granted:assert property (p_Auth_Granted) else $error(\"\");"
    },
    {
        "id": "396_6_0798",
        "sva1": "property p_low_pwr_clk_gating_6;\n@(posedge clk_sys)     $fell(active_mode) |-> !clock_en\nendproperty",
        "sva2": "property p_Clock_Disable_On_Mode_Fall;\n@(posedge clk_sys)     $fell(active_mode) |-> !clock_en\nendproperty\nassert_p_Clock_Disable_On_Mode_Fall:assert property (p_Clock_Disable_On_Mode_Fall) else $error(\"\");"
    },
    {
        "id": "370_3_0579",
        "sva1": "property parity_error_detection_3;\n@(posedge clk_signal)     (even_parity ^ odd_parity) |-> $past(even_parity ^ odd_parity, 1);\nendproperty",
        "sva2": "property p_Parity_Check;\n@(posedge clk_signal)     (even_parity ^ odd_parity) |-> $past(even_parity ^ odd_parity, 1)\nendproperty\nassert_p_Parity_Check:assert property (p_Parity_Check) else $error(\"\");"
    },
    {
        "id": "392_5_0781",
        "sva1": "property p_event_combine_5;\n@(posedge clk_sys)     $stable(event_clkA) || $changed(event_clkB) || $past(event_clkC) |-> error_flag == 1'b0;\nendproperty",
        "sva2": "property p_error_flag_check;\n@(posedge clk_sys)     ($stable(event_clkA) || $changed(event_clkB) || $past(event_clkC)) |-> (error_flag == 1'b0)\nendproperty\nassert_p_error_flag_check:assert property (p_error_flag_check) else $error(\"\");"
    },
    {
        "id": "401_2_0823",
        "sva1": "property mode_sel_test_mode;\n@(posedge clk_signal)     (mode_sel == 2'b01) |-> (test_mode && !normal_mode && !debug_mode);\nendproperty",
        "sva2": "property p_mode_sel_check;\n@(posedge clk_signal)     mode_sel == 2'b01 |-> test_mode && !normal_mode && !debug_mode\nendproperty\nassert_p_mode_sel_check:assert property (p_mode_sel_check) else $error(\"\");"
    },
    {
        "id": "398_3_0819",
        "sva1": "property fault_protection_p3;\n@(negedge clk_signal)     disable iff (!rst_n)     sensitive_op_active |-> fault_detected == 0;\nendproperty",
        "sva2": "property p_Fault_Check_On_Sensitive_Op;\n@(negedge clk_signal) disable iff (!rst_n)         sensitive_op_active == 1'b1 |-> fault_detected == 0\nendproperty\nassert_p_Fault_Check_On_Sensitive_Op:assert property (p_Fault_Check_On_Sensitive_Op) else $error(\"\");"
    },
    {
        "id": "401_4_0829",
        "sva1": "property invalid_mode_combination;\n@(posedge clk_signal)     (mode_sel == 2'b11) |-> (!normal_mode && !test_mode && !debug_mode);\nendproperty",
        "sva2": "property p_Mode_Sel_Check;\n@(posedge clk_signal)     mode_sel == 2'b11 |-> (!normal_mode && !test_mode && !debug_mode)\nendproperty\nassert_p_Mode_Sel_Check:assert property (p_Mode_Sel_Check) else $error(\"\");"
    },
    {
        "id": "371_7_0599",
        "sva1": "property p_dma_start_cond7;\n@(posedge clk_i)     disable iff (!rst_n_i)     (sw_trigger_i || hw_request_i) && !dma_start_o |=> dma_en_i |-> dma_start_o;\nendproperty",
        "sva2": "property p_DMA_Start_Trigger;\n@(posedge clk_i) disable iff (!rst_n_i)         ((sw_trigger_i || hw_request_i) && !dma_start_o) |=> (dma_en_i |-> dma_start_o)\nendproperty\nassert_p_DMA_Start_Trigger:assert property (p_DMA_Start_Trigger) else $error(\"\");"
    },
    {
        "id": "393_4_0764",
        "sva1": "property secure_access_p4;\n@(posedge clk_main)     $rose(secure_region) |-> !untrusted_access;\nendproperty",
        "sva2": "property p_Secure_Region_Access;\n@(posedge clk_main)         $rose(secure_region) |-> !untrusted_access\nendproperty\nassert_p_Secure_Region_Access:assert property (p_Secure_Region_Access) else $error(\"\");"
    },
    {
        "id": "436_4_1108",
        "sva1": "property p_aes_rounds_reset;\n@(posedge clk_core)     $rose(aes_rst_ni) |-> (aes_round_cnt_o == 0);\nendproperty",
        "sva2": "property p_AesRoundCntAfterReset;\n@(posedge clk_core)         $rose(aes_rst_ni) |-> aes_round_cnt_o == 0\nendproperty\nassert_p_AesRoundCntAfterReset:assert property (p_AesRoundCntAfterReset) else $error(\"\");"
    },
    {
        "id": "397_8_0815",
        "sva1": "property p_eventual_xor_match;\n@(posedge clk_signal)     encrypt_mode |-> ##[1:5] (plain_text ^ decrypt_out) == 0;\nendproperty",
        "sva2": "property p_encrypt_mode_plain_text_match;\n@(posedge clk_signal)     encrypt_mode == 1'b1 |-> ##[1:5] (plain_text ^ decrypt_out) == 0\nendproperty\nassert_p_encrypt_mode_plain_text_match:assert property (p_encrypt_mode_plain_text_match) else $error(\"\");"
    },
    {
        "id": "579_5_0565",
        "sva1": "property p_simd_access_bounds_fell;\n@(posedge clk)     $fell(simd_access) |-> (elem_idx < VLEN);\nendproperty",
        "sva2": "property p_simd_access_bounds_fell;\n@(posedge clk)         $fell(simd_access) |-> (elem_idx < VLEN)\nendproperty\nassert_p_simd_access_bounds_fell:assert property (p_simd_access_bounds_fell) else $error(\"\");"
    },
    {
        "id": "348_6_0392",
        "sva1": "property p_fault_protection_stable;\n@(posedge clk_sys)     $stable(sensitive_op_active) || fault_detected;\nendproperty",
        "sva2": "property p_stable_sensitive_op_or_fault;\n@(posedge clk_sys)     $stable(sensitive_op_active) || fault_detected\nendproperty\nassert_p_stable_sensitive_op_or_fault:assert property (p_stable_sensitive_op_or_fault) else $error(\"\");"
    },
    {
        "id": "581_1_0576",
        "sva1": "property p_simd_store_alignment_posedge;\n@(posedge clk)     $rose(simd_store) |-> (mem_addr % VLEN == 0);\nendproperty",
        "sva2": "property p_simd_store_alignment_posedge;\n@(posedge clk)         $rose(simd_store) |-> (mem_addr % VLEN == 0)\nendproperty\nassert_p_simd_store_alignment_posedge:assert property (p_simd_store_alignment_posedge) else $error(\"\");"
    },
    {
        "id": "366_6_0561",
        "sva1": "property p_temp_not_ready_no_adc_start_stable;\n@(posedge clk_sys)     $stable(!temp_ready) |-> !adc_start;\nendproperty",
        "sva2": "property p_StableTempReady_NoAdcStart;\n@(posedge clk_sys)     $stable(!temp_ready) |-> !adc_start\nendproperty\nassert_p_StableTempReady_NoAdcStart:assert property (p_StableTempReady_NoAdcStart) else $error(\"\");"
    },
    {
        "id": "602_4_0751",
        "sva1": "property p_simd_illegal_opcode_changed_posedge;\n@(posedge clk)     $changed(simd_issue) |-> !(illegal_opcode);\nendproperty",
        "sva2": "property p_simd_illegal_opcode_changed_posedge;\n@(posedge clk)     $changed(simd_issue) |-> !(illegal_opcode)\nendproperty\nassert_p_simd_illegal_opcode_changed_posedge:assert property (p_simd_illegal_opcode_changed_posedge) else $error(\"\");"
    },
    {
        "id": "599_1_0727",
        "sva1": "property p_simd_context_switch_consistency_1;\n@(posedge clk_signal)     $rose(context_switch) |-> (vreg_save == vreg_restore);\nendproperty",
        "sva2": "property p_simd_context_switch_consistency_1;\n@(posedge clk_signal)         $rose(context_switch) |-> vreg_save == vreg_restore\nendproperty\nassert_p_simd_context_switch_consistency_1:assert property (p_simd_context_switch_consistency_1) else $error(\"\");"
    },
    {
        "id": "443_8_1195",
        "sva1": "property config_reg_reset_p;\n@(posedge clk_signal)     $rose(reset_n) |-> config_reg == 'h0000;\nendproperty",
        "sva2": "property p_ConfigReg_After_Reset;\n@(posedge clk_signal)         $rose(reset_n) |-> config_reg == 'h0000\nendproperty\nassert_p_ConfigReg_After_Reset:assert property (p_ConfigReg_After_Reset) else $error(\"\");"
    },
    {
        "id": "468_9_1389",
        "sva1": "property p_raster_done_window;\n@(posedge clk_core)     triangle_ready |-> ##[1:3] !raster_done;\nendproperty",
        "sva2": "property p_Triangle_Ready_To_Raster_Done;\n@(posedge clk_core)     triangle_ready == 1'b1 |-> ##[1:3] !raster_done\nendproperty\nassert_p_Triangle_Ready_To_Raster_Done:assert property (p_Triangle_Ready_To_Raster_Done) else $error(\"\");"
    },
    {
        "id": "599_2_0707",
        "sva1": "property p_simd_context_switch_consistency_2;\n@(posedge clk_signal)     context_switch && !$past(context_switch) |-> (vreg_save == vreg_restore);\nendproperty",
        "sva2": "property p_simd_context_switch_consistency_2;\n@(posedge clk_signal)         (context_switch && !$past(context_switch)) |-> (vreg_save == vreg_restore)\nendproperty\nassert_p_simd_context_switch_consistency_2:assert property (p_simd_context_switch_consistency_2) else $error(\"\");"
    },
    {
        "id": "517_3_0103",
        "sva1": "property p_zq_cal_long_first;\n@(posedge clk_sys)     zq_start |-> ##2 long_cal;\nendproperty",
        "sva2": "property p_zq_cal_long_first;\n@(posedge clk_sys)     zq_start == 1'b1 |-> ##2 long_cal == 1'b1\nendproperty\nassert_p_zq_cal_long_first:assert property (p_zq_cal_long_first) else $error(\"\");"
    },
    {
        "id": "621_1_0880",
        "sva1": "property simd_segment_underflow_protection_p1;\n@(posedge clk)     $rose(simd_segment_read) |-> (segment_idx >= 0);\nendproperty",
        "sva2": "property simd_segment_underflow_protection_p1;\n@(posedge clk)         $rose(simd_segment_read) |-> segment_idx >= 0\nendproperty\nassert_simd_segment_underflow_protection_p1:assert property (simd_segment_underflow_protection_p1) else $error(\"\");"
    },
    {
        "id": "389_4_0742",
        "sva1": "property p_reset_source_valid_4;\n@(posedge clk)     reset_active |-> (ext_reset || wdt_reset || !power_good) throughout reset_active;\nendproperty",
        "sva2": "property p_Reset_Active;\n@(posedge clk)         reset_active |-> (ext_reset || wdt_reset || !power_good) throughout reset_active\nendproperty\nassert_p_Reset_Active:assert property (p_Reset_Active) else $error(\"\");"
    },
    {
        "id": "621_8_0903",
        "sva1": "property simd_segment_underflow_protection_p8;\n@(posedge clk)     $rose(simd_segment_read) |-> (segment_idx >= 0) and (1'b1);\nendproperty",
        "sva2": "property simd_segment_underflow_protection_p8;\n@(posedge clk)         $rose(simd_segment_read) |-> (segment_idx >= 0) and (1'b1)\nendproperty\nassert_simd_segment_underflow_protection_p8:assert property (simd_segment_underflow_protection_p8) else $error(\"\");"
    },
    {
        "id": "632_6_0971",
        "sva1": "property p_write_mask_transition_to_zero;\n@(posedge clk_signal)     ($past(write_mask != '0) && (write_mask == '0)) |-> !write_en;\nendproperty",
        "sva2": "property p_write_mask_transition_to_zero;\n@(posedge clk_signal)     ($past(write_mask != '0) && (write_mask == '0)) |-> !write_en\nendproperty\nassert_p_write_mask_transition_to_zero:assert property (p_write_mask_transition_to_zero) else $error(\"\");"
    },
    {
        "id": "521_2_0147",
        "sva1": "property weight_load_followed_by_window_shift;\n@(posedge clk_signal)     weight_load |-> ##[1:2] window_shift;\nendproperty",
        "sva2": "property weight_load_followed_by_window_shift;\n@(posedge clk_signal)         weight_load == 1'b1 |-> ##[1:2] window_shift == 1'b1\nendproperty\nassert_weight_load_followed_by_window_shift:assert property (weight_load_followed_by_window_shift) else $error(\"\");"
    },
    {
        "id": "608_7_0783",
        "sva1": "property p_simd_multicore_consistency_ack;\n@(posedge clk)     simd_multicore_issue && simd_multicore_ack |-> (core0_out == core1_out);\nendproperty",
        "sva2": "property p_simd_multicore_consistency_ack;\n@(posedge clk)     (simd_multicore_issue && simd_multicore_ack) |-> (core0_out == core1_out)\nendproperty\nassert_p_simd_multicore_consistency_ack:assert property (p_simd_multicore_consistency_ack) else $error(\"\");"
    },
    {
        "id": "635_2_0998",
        "sva1": "property p_no_overlap_addr_2;\n@(posedge clk)     read_en && write_en |-> read_addr != write_addr;\nendproperty",
        "sva2": "property p_no_overlap_addr_2;\n@(posedge clk)         (read_en && write_en) |-> (read_addr != write_addr)\nendproperty\nassert_p_no_overlap_addr_2:assert property (p_no_overlap_addr_2) else $error(\"\");"
    },
    {
        "id": "637_1_1002",
        "sva1": "property can_len_legal_p1;\n@(posedge can_clk)     can_len <= CAN_MAX_LEN;\nendproperty",
        "sva2": "property can_len_legal_p1;\n@(posedge can_clk)     can_len <= CAN_MAX_LEN\nendproperty\nassert_can_len_legal_p1:assert property (can_len_legal_p1) else $error(\"\");"
    },
    {
        "id": "630_9_0969",
        "sva1": "property p_burst_len_legal_9;\n@(posedge clk_mem)     (wr_enable && !$past(wr_enable)) |-> burst_len inside {[1:MAX_BURST]};\nendproperty",
        "sva2": "property p_burst_len_legal_9;\n@(posedge clk_mem)     (wr_enable && !$past(wr_enable)) |-> burst_len inside {[1:MAX_BURST]}\nendproperty\nassert_p_burst_len_legal_9:assert property (p_burst_len_legal_9) else $error(\"\");"
    },
    {
        "id": "635_8_1017",
        "sva1": "property p_no_overlap_addr_8;\n@(posedge clk)     read_en && write_en |-> ##1 read_addr != $past(write_addr);\nendproperty",
        "sva2": "property p_no_overlap_addr_8;\n@(posedge clk)         (read_en && write_en) |-> ##1 (read_addr != $past(write_addr))\nendproperty\nassert_p_no_overlap_addr_8:assert property (p_no_overlap_addr_8) else $error(\"\");"
    },
    {
        "id": "633_4_0982",
        "sva1": "property ecc_syndrome_stable_with_no_error;\n@(posedge clk)     $stable(ecc_syndrome) && !ecc_error |-> $stable(ecc_syndrome);\nendproperty",
        "sva2": "property ecc_syndrome_stable_with_no_error;\n@(posedge clk)         ($stable(ecc_syndrome) && !ecc_error) |-> $stable(ecc_syndrome)\nendproperty\nassert_ecc_syndrome_stable_with_no_error:assert property (ecc_syndrome_stable_with_no_error) else $error(\"\");"
    },
    {
        "id": "637_7_1042",
        "sva1": "property can_len_legal_p7;\n@(posedge can_clk)     can_frame_complete |-> $past(can_len) <= CAN_MAX_LEN;\nendproperty",
        "sva2": "property can_len_legal_p7;\n@(posedge can_clk)         can_frame_complete == 1'b1 |-> $past(can_len) <= CAN_MAX_LEN\nendproperty\nassert_can_len_legal_p7:assert property (can_len_legal_p7) else $error(\"\");"
    },
    {
        "id": "647_1_1118",
        "sva1": "property p_thread_switch_context_saved_rose;\n@(posedge clk_core)     $rose(thread_switch_req) |-> (thread_context_saved == 1'b1);\nendproperty",
        "sva2": "property p_thread_switch_context_saved_rose;\n@(posedge clk_core)     $rose(thread_switch_req) |-> thread_context_saved == 1'b1\nendproperty\nassert_p_thread_switch_context_saved_rose:assert property (p_thread_switch_context_saved_rose) else $error(\"\");"
    },
    {
        "id": "622_10_0906",
        "sva1": "property p_norm_max_abs_packet_end;\n@(posedge clk)     end_packet |-> $past(max_abs_data, 2) < norm_max;\nendproperty",
        "sva2": "property p_norm_max_abs_packet_end;\n@(posedge clk)         end_packet == 1'b1 |-> $past(max_abs_data, 2) < norm_max\nendproperty\nassert_p_norm_max_abs_packet_end:assert property (p_norm_max_abs_packet_end) else $error(\"\");"
    },
    {
        "id": "661_7_1261",
        "sva1": "property sync_detected_p7;\n@(posedge clk_signal)     sync_search_window |-> ##[1:8] sync_detected\nendproperty",
        "sva2": "property sync_detected_p7;\n@(posedge clk_signal)         sync_search_window |-> ##[1:8] sync_detected\nendproperty\nassert_sync_detected_p7:assert property (sync_detected_p7) else $error(\"\");"
    },
    {
        "id": "661_3_1257",
        "sva1": "property sync_detected_p3;\n@(posedge clk_signal)     sync_enable && !sync_detected |-> ##[0:5] sync_detected\nendproperty",
        "sva2": "property sync_detected_p3;\n@(posedge clk_signal)     (sync_enable && !sync_detected) |-> ##[0:5] sync_detected\nendproperty\nassert_sync_detected_p3:assert property (sync_detected_p3) else $error(\"\");"
    },
    {
        "id": "623_2_0930",
        "sva1": "property batch_norm_delay_check;\n@(posedge clk)     disable iff (!rst_n)     valid_in |=> (batchnorm_out == $past(scale * input_data + bias, 1));\nendproperty",
        "sva2": "property batch_norm_delay_check;\n@(posedge clk) disable iff (!rst_n)     valid_in |=> batchnorm_out == $past(scale * input_data + bias, 1)\nendproperty\nassert_batch_norm_delay_check:assert property (batch_norm_delay_check) else $error(\"\");"
    },
    {
        "id": "652_2_1129",
        "sva1": "property tlp_header_length_nonzero;\n@(posedge clk_tlp)     tlp_header_valid |-> (tlp_length != 0);\nendproperty",
        "sva2": "property tlp_header_length_nonzero;\n@(posedge clk_tlp)         tlp_header_valid == 1'b1 |-> tlp_length != 0\nendproperty\nassert_tlp_header_length_nonzero:assert property (tlp_header_length_nonzero) else $error(\"\");"
    },
    {
        "id": "658_1_1232",
        "sva1": "property ldpc_check_pass_p1;\n@(posedge clk_sys)     $rose(ldpc_check_enable) |-> ##[1:10] (ldpc_check_result == 1'b1);\nendproperty",
        "sva2": "property ldpc_check_pass_p1;\n@(posedge clk_sys)     $rose(ldpc_check_enable) |-> ##[1:10] (ldpc_check_result == 1'b1)\nendproperty\nassert_ldpc_check_pass_p1:assert property (ldpc_check_pass_p1) else $error(\"\");"
    },
    {
        "id": "660_9_1221",
        "sva1": "property p_pdcch_alloc_sync_with_enable;\n@(posedge clk_signal)     alloc_enable |-> $onehot(pdcch_alloc);\nendproperty",
        "sva2": "property p_pdcch_alloc_sync_with_enable;\n@(posedge clk_signal)         alloc_enable == 1'b1 |-> $onehot(pdcch_alloc)\nendproperty\nassert_p_pdcch_alloc_sync_with_enable:assert property (p_pdcch_alloc_sync_with_enable) else $error(\"\");"
    },
    {
        "id": "670_7_1316",
        "sva1": "property p_wavelength_power_on_default;\n@(posedge clk_3d)     (power_on_reset |-> (wavelength_tune == WL_DEFAULT));\nendproperty",
        "sva2": "property p_wavelength_power_on_default;\n@(posedge clk_3d)     power_on_reset |-> wavelength_tune == WL_DEFAULT\nendproperty\nassert_p_wavelength_power_on_default:assert property (p_wavelength_power_on_default) else $error(\"\");"
    },
    {
        "id": "675_1_1379",
        "sva1": "property kernel_stride_equality_p;\n@(posedge clk_i)     $rose(kernel_enable_i) |-> (kernel_pos_next_o - kernel_pos_now_o) == stride_i;\nendproperty",
        "sva2": "property kernel_stride_equality_p;\n@(posedge clk_i)     $rose(kernel_enable_i) |-> (kernel_pos_next_o - kernel_pos_now_o) == stride_i\nendproperty\nassert_kernel_stride_equality_p:assert property (kernel_stride_equality_p) else $error(\"\");"
    },
    {
        "id": "676_3_1391",
        "sva1": "property p_activation_out_range_3;\n@(posedge clk)     !$isunknown(activation_out) && activation_ready |-> activation_out <= 1;\nendproperty",
        "sva2": "property p_activation_out_range_3;\n@(posedge clk)         !$isunknown(activation_out) && activation_ready |-> activation_out <= 1\nendproperty\nassert_p_activation_out_range_3:assert property (p_activation_out_range_3) else $error(\"\");"
    },
    {
        "id": "715_4_1714",
        "sva1": "property pim_mode_switch_completion_4;\n@(posedge clk)     $changed(pim_mode_switch) |-> pim_op_done\nendproperty",
        "sva2": "property pim_mode_switch_completion_4;\n@(posedge clk)         $changed(pim_mode_switch) |-> pim_op_done\nendproperty\nassert_pim_mode_switch_completion_4:assert property (pim_mode_switch_completion_4) else $error(\"\");"
    },
    {
        "id": "648_8_1143",
        "sva1": "property mul_result_overflow_check_p8;\n@(posedge clk)     disable iff (!rst_n)     $rose(mul_busy) |-> ##[1:$] $fell(mul_busy) && (mul_result <= MUL_MAX && mul_result >= MUL_MIN);\nendproperty",
        "sva2": "property mul_result_overflow_check_p8;\n@(posedge clk) disable iff (!rst_n)     $rose(mul_busy) |-> ##[1:$] $fell(mul_busy) && (mul_result <= MUL_MAX && mul_result >= MUL_MIN)\nendproperty\nassert_mul_result_overflow_check_p8:assert property (mul_result_overflow_check_p8) else $error(\"\");"
    },
    {
        "id": "666_5_1290",
        "sva1": "property p_sparse_ratio_pipeline_check;\n@(posedge clk)     (valid_in && ready_out) |-> ##1 (sparse_ratio <= MAX_SPARSE);\nendproperty",
        "sva2": "property p_sparse_ratio_pipeline_check;\n@(posedge clk)     valid_in && ready_out |-> ##1 (sparse_ratio <= MAX_SPARSE)\nendproperty\nassert_p_sparse_ratio_pipeline_check:assert property (p_sparse_ratio_pipeline_check) else $error(\"\");"
    },
    {
        "id": "701_2_1609",
        "sva1": "property p_hazard_no_reg_write_2;\n@(posedge clk_core)     $rose(pipeline_hazard) |-> !reg_write_en throughout pipeline_hazard;\nendproperty",
        "sva2": "property p_hazard_no_reg_write_2;\n@(posedge clk_core)         $rose(pipeline_hazard) |-> !reg_write_en throughout pipeline_hazard\nendproperty\nassert_p_hazard_no_reg_write_2:assert property (p_hazard_no_reg_write_2) else $error(\"\");"
    },
    {
        "id": "716_7_1723",
        "sva1": "property reram_write_pulse_p;\n@(posedge reram_clk)     $fell(reram_write_enable) |-> reram_cell_state == expected_state;\nendproperty",
        "sva2": "property reram_write_pulse_p;\n@(posedge reram_clk)         $fell(reram_write_enable) |-> reram_cell_state == expected_state\nendproperty\nassert_reram_write_pulse_p:assert property (reram_write_pulse_p) else $error(\"\");"
    },
    {
        "id": "701_1_1585",
        "sva1": "property p_hazard_no_reg_write_1;\n@(posedge clk_core)     pipeline_hazard |-> !reg_write_en;\nendproperty",
        "sva2": "property p_hazard_no_reg_write_1;\n@(posedge clk_core)         pipeline_hazard == 1'b1 |-> !reg_write_en\nendproperty\nassert_p_hazard_no_reg_write_1:assert property (p_hazard_no_reg_write_1) else $error(\"\");"
    },
    {
        "id": "727_7_1823",
        "sva1": "property cfg_before_data_valid;\n@(posedge clk_sys)     $rose(quant_valid_out) |-> $past(quant_cfg_valid, 1);\nendproperty",
        "sva2": "property cfg_before_data_valid;\n@(posedge clk_sys)         $rose(quant_valid_out) |-> $past(quant_cfg_valid, 1)\nendproperty\nassert_cfg_before_data_valid:assert property (cfg_before_data_valid) else $error(\"\");"
    },
    {
        "id": "664_5_1271",
        "sva1": "property pim_mode_transition_GEMV;\n@(posedge pim_clk)     disable iff(!rst_n)     (op_mode == GEMV) |=> (op_mode inside {GEMM, ADD, MUL});\nendproperty",
        "sva2": "property pim_mode_transition_GEMV;\n@(posedge pim_clk) disable iff (!rst_n)     op_mode == GEMV |=> op_mode inside {GEMM, ADD, MUL}\nendproperty\nassert_pim_mode_transition_GEMV:assert property (pim_mode_transition_GEMV) else $error(\"\");"
    },
    {
        "id": "720_5_1746",
        "sva1": "property p_initial_cooling_response;\n@(posedge clk_sys)     thermal_coupling_done && (current_temp > threshold_temp) |-> ##2 (temp_drop_rate > MIN_COOL_RATE);\nendproperty",
        "sva2": "property p_initial_cooling_response;\n@(posedge clk_sys)     (thermal_coupling_done && (current_temp > threshold_temp)) |-> ##2 (temp_drop_rate > MIN_COOL_RATE)\nendproperty\nassert_p_initial_cooling_response:assert property (p_initial_cooling_response) else $error(\"\");"
    },
    {
        "id": "738_1_1939",
        "sva1": "property p_err_state_no_new_frame_1;\n@(posedge can_clk)     can_error_state |-> !can_tx_frame_start;\nendproperty",
        "sva2": "property p_err_state_no_new_frame_1;\n@(posedge can_clk)         can_error_state |-> !can_tx_frame_start\nendproperty\nassert_p_err_state_no_new_frame_1:assert property (p_err_state_no_new_frame_1) else $error(\"\");"
    },
    {
        "id": "721_4_1762",
        "sva1": "property p_wl_step_max_fall;\n@(posedge clk)     (wavelength_now < $past(wavelength_now)) |-> (($past(wavelength_now) - wavelength_now) <= WL_STEP_MAX);\nendproperty",
        "sva2": "property p_wl_step_max_fall;\n@(posedge clk)         (wavelength_now < $past(wavelength_now)) |-> (($past(wavelength_now) - wavelength_now) <= WL_STEP_MAX)\nendproperty\nassert_p_wl_step_max_fall:assert property (p_wl_step_max_fall) else $error(\"\");"
    },
    {
        "id": "741_10_1955",
        "sva1": "property sync_pulse_not_before_frame_end;\n@(posedge clk_signal)     !frame_end throughout (##1 !frame_end [*0:$]) |-> !sync_pulse;\nendproperty",
        "sva2": "property sync_pulse_not_before_frame_end;\n@(posedge clk_signal)     !frame_end throughout (##1 !frame_end [*0:$]) |-> !sync_pulse\nendproperty\nassert_sync_pulse_not_before_frame_end:assert property (sync_pulse_not_before_frame_end) else $error(\"\");"
    },
    {
        "id": "742_9_1962",
        "sva1": "property p_avb_sync_rising_edge_alignment;\n@(posedge avb_clk)     $rose(avb_sync_signal) |-> ##1 (avb_clock_counter == 0);\nendproperty",
        "sva2": "property p_avb_sync_rising_edge_alignment;\n@(posedge avb_clk)     $rose(avb_sync_signal) |-> ##1 (avb_clock_counter == 0)\nendproperty\nassert_p_avb_sync_rising_edge_alignment:assert property (p_avb_sync_rising_edge_alignment) else $error(\"\");"
    },
    {
        "id": "750_3_2022",
        "sva1": "property p_no_write_with_hazard;\n@(posedge clk_pipe)     pipeline_hazard_active |-> !reg_write_enable;\nendproperty",
        "sva2": "property p_no_write_with_hazard;\n@(posedge clk_pipe)         pipeline_hazard_active == 1'b1 |-> !reg_write_enable\nendproperty\nassert_p_no_write_with_hazard:assert property (p_no_write_with_hazard) else $error(\"\");"
    },
    {
        "id": "744_2_1964",
        "sva1": "property p_reg_access_exclusive;\n@(posedge clk_core)     atomic_op_active |-> !(reg_access_grant[1] && reg_access_grant[0]);\nendproperty",
        "sva2": "property p_reg_access_exclusive;\n@(posedge clk_core)         atomic_op_active == 1'b1 |-> !(reg_access_grant[1] && reg_access_grant[0])\nendproperty\nassert_p_reg_access_exclusive:assert property (p_reg_access_exclusive) else $error(\"\");"
    },
    {
        "id": "737_3_1938",
        "sva1": "property p_idle_bus_z_check3;\n@(posedge clk_signal)     !bus_control_enable |-> ##1 (data_bus === 'bz);\nendproperty",
        "sva2": "property p_idle_bus_z_check3;\n@(posedge clk_signal)     !bus_control_enable |-> ##1 (data_bus === 'bz)\nendproperty\nassert_p_idle_bus_z_check3:assert property (p_idle_bus_z_check3) else $error(\"\");"
    },
    {
        "id": "753_7_2052",
        "sva1": "property tlp_length_match_7;\n@(posedge clk_tlp)     (tlp_transfer_finished && !tlp_error) |-> (measured_length == declared_length);\nendproperty",
        "sva2": "property tlp_length_match_7;\n@(posedge clk_tlp)         tlp_transfer_finished && !tlp_error |-> measured_length == declared_length\nendproperty\nassert_tlp_length_match_7:assert property (tlp_length_match_7) else $error(\"\");"
    },
    {
        "id": "754_2_2069",
        "sva1": "property p_no_new_channel_until_old_released;\n@(posedge clk_signal)     $changed(sel_channel) |-> $past(release_old_channel) && !ack_old_channel;\nendproperty",
        "sva2": "property p_no_new_channel_until_old_released;\n@(posedge clk_signal)     $changed(sel_channel) |-> $past(release_old_channel) && !ack_old_channel\nendproperty\nassert_p_no_new_channel_until_old_released:assert property (p_no_new_channel_until_old_released) else $error(\"\");"
    },
    {
        "id": "752_7_2033",
        "sva1": "property flit_retrans_crc_recalc_7;\n@(posedge clk_core)     flit_retrans_in_progress |-> !crc_final_until_retrans_done;\nendproperty",
        "sva2": "property flit_retrans_crc_recalc_7;\n@(posedge clk_core)         flit_retrans_in_progress |-> !crc_final_until_retrans_done\nendproperty\nassert_flit_retrans_crc_recalc_7:assert property (flit_retrans_crc_recalc_7) else $error(\"\");"
    },
    {
        "id": "750_4_2032",
        "sva1": "property p_hazard_prevents_write;\n@(posedge clk_pipe)     pipeline_hazard_detected |-> ##[1:3] !reg_write_enable;\nendproperty",
        "sva2": "property p_hazard_prevents_write;\n@(posedge clk_pipe)     pipeline_hazard_detected == 1'b1 |-> ##[1:3] !reg_write_enable\nendproperty\nassert_p_hazard_prevents_write:assert property (p_hazard_prevents_write) else $error(\"\");"
    },
    {
        "id": "762_5_2138",
        "sva1": "property p_sequential_access;\n@(posedge clk_matrix)     matrix_element_access |=> (next_element_access == $past(current_element) + 1);\nendproperty",
        "sva2": "property p_sequential_access;\n@(posedge clk_matrix)     matrix_element_access |=> next_element_access == ($past(current_element) + 1)\nendproperty\nassert_p_sequential_access:assert property (p_sequential_access) else $error(\"\");"
    },
    {
        "id": "764_8_2176",
        "sva1": "property pim_mode_switch_completion_8;\n@(posedge pim_clk)     pim_mode_transition |-> pim_prev_mode_ops_finished;\nendproperty",
        "sva2": "property pim_mode_switch_completion_8;\n@(posedge pim_clk)     pim_mode_transition |-> pim_prev_mode_ops_finished\nendproperty\nassert_pim_mode_switch_completion_8:assert property (pim_mode_switch_completion_8) else $error(\"\");"
    },
    {
        "id": "772_2_2217",
        "sva1": "property batchnorm_output_range;\n@(posedge clk_core)     bn_valid_out |-> (bn_out >= -3 && bn_out <= 3);\nendproperty",
        "sva2": "property batchnorm_output_range;\n@(posedge clk_core)         bn_valid_out == 1'b1 |-> (bn_out >= -3 && bn_out <= 3)\nendproperty\nassert_batchnorm_output_range:assert property (batchnorm_output_range) else $error(\"\");"
    },
    {
        "id": "761_4_2123",
        "sva1": "property p_ch_est_iq_balance;\n@(posedge clk_est)     iq_est_enable |-> ((ch_est_i_value + ch_est_q_value) <= MAX_IQ_SUM);\nendproperty",
        "sva2": "property p_ch_est_iq_balance;\n@(posedge clk_est)     iq_est_enable == 1'b1 |-> (ch_est_i_value + ch_est_q_value) <= MAX_IQ_SUM\nendproperty\nassert_p_ch_est_iq_balance:assert property (p_ch_est_iq_balance) else $error(\"\");"
    },
    {
        "id": "754_8_2066",
        "sva1": "property p_channel_switch_complete;\n@(posedge clk_signal)     $rose(ack_new_channel) |-> $past($fell(ack_old_channel), 1);\nendproperty",
        "sva2": "property p_channel_switch_complete;\n@(posedge clk_signal)         $rose(ack_new_channel) |-> $past($fell(ack_old_channel), 1)\nendproperty\nassert_p_channel_switch_complete:assert property (p_channel_switch_complete) else $error(\"\");"
    },
    {
        "id": "750_6_2028",
        "sva1": "property p_no_concurrent_write_hazard;\n@(posedge clk_pipe)     !(pipeline_hazard_active && reg_write_enable);\nendproperty",
        "sva2": "property p_no_concurrent_write_hazard;\n@(posedge clk_pipe)         !(pipeline_hazard_active && reg_write_enable)\nendproperty\nassert_p_no_concurrent_write_hazard:assert property (p_no_concurrent_write_hazard) else $error(\"\");"
    },
    {
        "id": "783_8_2373",
        "sva1": "property p_csr_addr_range_check;\n@(posedge clk_csr)     csr_access_enable |-> (csr_addr inside {[CSR_BASE:CSR_TOP]});\nendproperty",
        "sva2": "property p_csr_addr_range_check;\n@(posedge clk_csr)         csr_access_enable == 1'b1 |-> csr_addr inside {[CSR_BASE:CSR_TOP]}\nendproperty\nassert_p_csr_addr_range_check:assert property (p_csr_addr_range_check) else $error(\"\");"
    },
    {
        "id": "769_3_2192",
        "sva1": "property p_temp_drop_rate_3;\n@(posedge clk_sys)     thermal_coupling_response |-> ##2 (current_temp < ($past(current_temp,2) - (2*min_cool_rate)));\nendproperty",
        "sva2": "property p_temp_drop_rate_3;\n@(posedge clk_sys)     thermal_coupling_response |-> ##2 (current_temp < ($past(current_temp, 2) - (2*min_cool_rate)))\nendproperty\nassert_p_temp_drop_rate_3:assert property (p_temp_drop_rate_3) else $error(\"\");"
    },
    {
        "id": "720_8_1766",
        "sva1": "property p_cooling_rate_consistency;\n@(posedge clk_sys)     (temp_drop_rate > MIN_COOL_RATE) until (cooling_complete);\nendproperty",
        "sva2": "property p_cooling_rate_consistency;\n@(posedge clk_sys)     (temp_drop_rate > MIN_COOL_RATE) until (cooling_complete)\nendproperty\nassert_p_cooling_rate_consistency:assert property (p_cooling_rate_consistency) else $error(\"\");"
    },
    {
        "id": "811_5_2684",
        "sva1": "property beamforming_symbol_align;\n@(posedge clk_frame)     frame_start |-> beamforming_ready && symbol_map_ready;\nendproperty",
        "sva2": "property beamforming_symbol_align;\n@(posedge clk_frame)         frame_start |-> beamforming_ready && symbol_map_ready\nendproperty\nassert_beamforming_symbol_align:assert property (beamforming_symbol_align) else $error(\"\");"
    },
    {
        "id": "781_10_2346",
        "sva1": "property amo_collision_detection;\n@(posedge clk_core)     $rose(amo_req_1 && amo_req_2) |->      ##1 $countones({amo_grant_1, amo_grant_2}) <= 1\nendproperty",
        "sva2": "property amo_collision_detection;\n@(posedge clk_core)     $rose(amo_req_1 && amo_req_2) |-> ##1 ($countones({amo_grant_1, amo_grant_2}) <= 1)\nendproperty\nassert_amo_collision_detection:assert property (amo_collision_detection) else $error(\"\");"
    },
    {
        "id": "800_10_2581",
        "sva1": "property thermal_hysteresis;\n@(posedge thermal_clk)     $past(temp_sensor_out) > (safe_temp_threshold + 5) |-> low_power_mode;\nendproperty",
        "sva2": "property thermal_hysteresis;\n@(posedge thermal_clk)         ($past(temp_sensor_out) > (safe_temp_threshold + 5)) |-> low_power_mode\nendproperty\nassert_thermal_hysteresis:assert property (thermal_hysteresis) else $error(\"\");"
    },
    {
        "id": "783_5_2337",
        "sva1": "property p_csr_multi_thread_rd_priority;\n@(posedge clk_csr)     (thread_arb_grant[0] && csr_read_enable) |->      !(thread_arb_grant[1] && csr_write_enable);\nendproperty",
        "sva2": "property p_csr_multi_thread_rd_priority;\n@(posedge clk_csr)     (thread_arb_grant[0] && csr_read_enable) |-> !(thread_arb_grant[1] && csr_write_enable)\nendproperty\nassert_p_csr_multi_thread_rd_priority:assert property (p_csr_multi_thread_rd_priority) else $error(\"\");"
    },
    {
        "id": "808_11_2641",
        "sva1": "property store_hit_coherence;\n@(posedge clk_core)     (store_req && cache_hit) |-> (cache_line_state inside {EXCLUSIVE, MODIFIED});\nendproperty",
        "sva2": "property store_hit_coherence;\n@(posedge clk_core)     (store_req && cache_hit) |-> (cache_line_state inside {EXCLUSIVE, MODIFIED})\nendproperty\nassert_store_hit_coherence:assert property (store_hit_coherence) else $error(\"\");"
    },
    {
        "id": "797_4_2518",
        "sva1": "property pim_target_sel_stable_during_acc;\n@(posedge pim_clk)     pim_acc_en |-> $stable(pim_target_sel) throughout pim_acc_busy;\nendproperty",
        "sva2": "property pim_target_sel_stable_during_acc;\n@(posedge pim_clk)     pim_acc_en == 1'b1 |-> $stable(pim_target_sel) throughout pim_acc_busy\nendproperty\nassert_pim_target_sel_stable_during_acc:assert property (pim_target_sel_stable_during_acc) else $error(\"\");"
    },
    {
        "id": "809_4_2677",
        "sva1": "property no_instruction_loss;\n@(posedge clk_core)     (exception_ack && !pipeline_stall) |-> ##[1:3] instruction_retired\nendproperty",
        "sva2": "property no_instruction_loss;\n@(posedge clk_core)     (exception_ack && !pipeline_stall) |-> ##[1:3] instruction_retired\nendproperty\nassert_no_instruction_loss:assert property (no_instruction_loss) else $error(\"\");"
    },
    {
        "id": "815_10_2741",
        "sva1": "property compression_ratio_monitor;\n@(posedge clk_sparse)     (compression_ratio > 10) |-> (sparsity > 90);\nendproperty",
        "sva2": "property compression_ratio_monitor;\n@(posedge clk_sparse)     compression_ratio > 10 |-> sparsity > 90\nendproperty\nassert_compression_ratio_monitor:assert property (compression_ratio_monitor) else $error(\"\");"
    },
    {
        "id": "786_8_2383",
        "sva1": "property pcie_disabled_state_persistence;\n@(posedge pcie_clk_i)     link_state_disabled_i && !link_reset_i |=> link_state_disabled_i\nendproperty",
        "sva2": "property pcie_disabled_state_persistence;\n@(posedge pcie_clk_i)         (link_state_disabled_i && !link_reset_i) |=> link_state_disabled_i\nendproperty\nassert_pcie_disabled_state_persistence:assert property (pcie_disabled_state_persistence) else $error(\"\");"
    },
    {
        "id": "797_3_2526",
        "sva1": "property pim_acc_operation_complete;\n@(posedge pim_clk)     pim_acc_en |-> ##1 pim_acc_done;\nendproperty",
        "sva2": "property pim_acc_operation_complete;\n@(posedge pim_clk)     pim_acc_en == 1'b1 |-> ##1 pim_acc_done\nendproperty\nassert_pim_acc_operation_complete:assert property (pim_acc_operation_complete) else $error(\"\");"
    },
    {
        "id": "725_8_1814",
        "sva1": "property bounded_linear_range;\n@(posedge clk_signal)     $stable(act_bl_low) && $stable(act_bl_high) |->     (act_bl_out >= act_bl_low && act_bl_out <= act_bl_high);\nendproperty",
        "sva2": "property bounded_linear_range;\n@(posedge clk_signal)     ($stable(act_bl_low) && $stable(act_bl_high)) |->      (act_bl_out >= act_bl_low && act_bl_out <= act_bl_high)\nendproperty\nassert_bounded_linear_range:assert property (bounded_linear_range) else $error(\"\");"
    },
    {
        "id": "815_12_2764",
        "sva1": "property compressed_index_bounds;\n@(posedge clk_sparse)     compression_valid |-> (compressed_idx < max_compressed_idx);\nendproperty",
        "sva2": "property compressed_index_bounds;\n@(posedge clk_sparse)     compression_valid == 1'b1 |-> compressed_idx < max_compressed_idx\nendproperty\nassert_compressed_index_bounds:assert property (compressed_index_bounds) else $error(\"\");"
    },
    {
        "id": "812_13_2708",
        "sva1": "property p_hard_decision_valid;\n@(posedge clk_core)     (dec_data_valid && dec_mode_sel == HARD_MODE) |-> $countones(dec_out_data) <= MAX_ERROR_BITS\nendproperty",
        "sva2": "property p_hard_decision_valid;\n@(posedge clk_core)         (dec_data_valid && dec_mode_sel == HARD_MODE) |-> ($countones(dec_out_data) <= MAX_ERROR_BITS)\nendproperty\nassert_p_hard_decision_valid:assert property (p_hard_decision_valid) else $error(\"\");"
    },
    {
        "id": "827_13_2875",
        "sva1": "property no_simultaneous_miso;\n@(posedge spi_clk)     $countones(cs_n) > 1 |-> miso_data === 'z;\nendproperty",
        "sva2": "property no_simultaneous_miso;\n@(posedge spi_clk)     ($countones(cs_n) > 1) |-> (miso_data === 'z)\nendproperty\nassert_no_simultaneous_miso:assert property (no_simultaneous_miso) else $error(\"\");"
    },
    {
        "id": "831_10_2916",
        "sva1": "property lp_mode_data_invalid;\n@(posedge dsi_clk)     lp_mode_en |-> !lane_data_valid;\nendproperty",
        "sva2": "property lp_mode_data_invalid;\n@(posedge dsi_clk)         lp_mode_en == 1'b1 |-> !lane_data_valid\nendproperty\nassert_lp_mode_data_invalid:assert property (lp_mode_data_invalid) else $error(\"\");"
    },
    {
        "id": "815_1_2744",
        "sva1": "property sparse_zero_skip;\n@(posedge clk_sparse)     (sparse_val == 0) |-> ##1 !mult_en;\nendproperty",
        "sva2": "property sparse_zero_skip;\n@(posedge clk_sparse)         sparse_val == 0 |-> ##1 !mult_en\nendproperty\nassert_sparse_zero_skip:assert property (sparse_zero_skip) else $error(\"\");"
    },
    {
        "id": "823_1_2818",
        "sva1": "property addr_match_ack;\n@(posedge i2c_clk)     $rose(i2c_start) ##1 (i2c_addr == slave_addr) |-> ##1 i2c_ack;\nendproperty",
        "sva2": "property addr_match_ack;\n@(posedge i2c_clk)         $rose(i2c_start) ##1 (i2c_addr == slave_addr) |-> ##1 i2c_ack\nendproperty\nassert_addr_match_ack:assert property (addr_match_ack) else $error(\"\");"
    },
    {
        "id": "816_7_2747",
        "sva1": "property no_write_during_switch;\n@(posedge ddr_clk)     rank_switch_ack_ |-> !write_enable_;\nendproperty",
        "sva2": "property no_write_during_switch;\n@(posedge ddr_clk)         rank_switch_ack_ == 1'b1 |-> !write_enable_\nendproperty\nassert_no_write_during_switch:assert property (no_write_during_switch) else $error(\"\");"
    },
    {
        "id": "836_7_2987",
        "sva1": "property priority_arbitration;\n@(posedge ddr_clk)     (high_prio_req_ && low_prio_req_) |-> ##[1:2] high_prio_grant_;\nendproperty",
        "sva2": "property priority_arbitration;\n@(posedge ddr_clk)         (high_prio_req_ && low_prio_req_) |-> ##[1:2] high_prio_grant_\nendproperty\nassert_priority_arbitration:assert property (priority_arbitration) else $error(\"\");"
    },
    {
        "id": "837_8_2993",
        "sva1": "property p_high_temp_self_refresh;\n@(posedge ddr_clk)     disable iff(!rst_n)     (temp_extreme_high && !high_load) |-> ##[1:3] self_refresh_en;\nendproperty",
        "sva2": "property p_high_temp_self_refresh;\n@(posedge ddr_clk) disable iff (!rst_n)         (temp_extreme_high && !high_load) |-> ##[1:3] self_refresh_en\nendproperty\nassert_p_high_temp_self_refresh:assert property (p_high_temp_self_refresh) else $error(\"\");"
    },
    {
        "id": "828_7_2903",
        "sva1": "property no_data_corruption_after_overflow;\n@(posedge spi_clk)     fifo_overflow_flag |-> ##[1:10] $stable(spi_tx_data);\nendproperty",
        "sva2": "property no_data_corruption_after_overflow;\n@(posedge spi_clk)     fifo_overflow_flag == 1'b1 |-> ##[1:10] $stable(spi_tx_data)\nendproperty\nassert_no_data_corruption_after_overflow:assert property (no_data_corruption_after_overflow) else $error(\"\");"
    },
    {
        "id": "839_6_3027",
        "sva1": "property refresh_after_precharge;\n@(posedge ddr_clk)     $rose(refresh_req) |-> $past(bank_precharge_done,1);\nendproperty",
        "sva2": "property refresh_after_precharge;\n@(posedge ddr_clk)         $rose(refresh_req) |-> $past(bank_precharge_done, 1)\nendproperty\nassert_refresh_after_precharge:assert property (refresh_after_precharge) else $error(\"\");"
    },
    {
        "id": "835_9_2966",
        "sva1": "property p_packet_continuity;\n@(posedge mipi_clk)     mipi_packet_start |-> ##[1:64] mipi_packet_end;\nendproperty",
        "sva2": "property p_packet_continuity;\n@(posedge mipi_clk)         mipi_packet_start == 1'b1 |-> ##[1:64] mipi_packet_end\nendproperty\nassert_p_packet_continuity:assert property (p_packet_continuity) else $error(\"\");"
    },
    {
        "id": "838_5_3014",
        "sva1": "property ecc_recovery_complete;\n@(posedge ecc_clk)     ecc_error_detected && ecc_scrub_enable |-> ##[1:100] !ecc_error_detected;\nendproperty",
        "sva2": "property ecc_recovery_complete;\n@(posedge ecc_clk)         (ecc_error_detected && ecc_scrub_enable) |-> ##[1:100] !ecc_error_detected\nendproperty\nassert_ecc_recovery_complete:assert property (ecc_recovery_complete) else $error(\"\");"
    },
    {
        "id": "839_11_3026",
        "sva1": "property no_concurrent_bank_activate;\n@(posedge ddr_clk)     $rose(bank_activate_req) |-> !$rose(another_bank_activate_req);\nendproperty",
        "sva2": "property no_concurrent_bank_activate;\n@(posedge ddr_clk)         $rose(bank_activate_req) |-> !$rose(another_bank_activate_req)\nendproperty\nassert_no_concurrent_bank_activate:assert property (no_concurrent_bank_activate) else $error(\"\");"
    },
    {
        "id": "822_4_2834",
        "sva1": "property arbitration_recovery_check;\n@(posedge i2c_clk)     $fell(i2c_sda) && $fell(i2c_scl) |->      ##[1:1000] $stable(i2c_sda) && $stable(i2c_scl);\nendproperty",
        "sva2": "property arbitration_recovery_check;\n@(posedge i2c_clk)     ($fell(i2c_sda) && $fell(i2c_scl)) |-> ##[1:1000] ($stable(i2c_sda) && $stable(i2c_scl))\nendproperty\nassert_arbitration_recovery_check:assert property (arbitration_recovery_check) else $error(\"\");"
    },
    {
        "id": "850_3_3179",
        "sva1": "property signal_distortion_recovery;\n@(posedge serdes_clk)     (signal_distortion_detected && !manual_override) |-> ##[1:200] $rose(link_training_start);\nendproperty",
        "sva2": "property signal_distortion_recovery;\n@(posedge serdes_clk)         (signal_distortion_detected && !manual_override) |-> ##[1:200] $rose(link_training_start)\nendproperty\nassert_signal_distortion_recovery:assert property (signal_distortion_recovery) else $error(\"\");"
    },
    {
        "id": "847_9_3143",
        "sva1": "property pcie_tlp_retransmit_sequence_id;\n@(posedge pcie_clk)     (tlp_retransmitted && tlp_sequence_valid) |-> tlp_sequence_id == retransmit_sequence_id;\nendproperty",
        "sva2": "property pcie_tlp_retransmit_sequence_id;\n@(posedge pcie_clk)         (tlp_retransmitted && tlp_sequence_valid) |-> (tlp_sequence_id == retransmit_sequence_id)\nendproperty\nassert_pcie_tlp_retransmit_sequence_id:assert property (pcie_tlp_retransmit_sequence_id) else $error(\"\");"
    },
    {
        "id": "865_14_3382",
        "sva1": "property usb_split_transaction;\n@(posedge usb_clk)     (usb_split_token_received) |-> ##[1:100] usb_complete_split;\nendproperty",
        "sva2": "property usb_split_transaction;\n@(posedge usb_clk)     usb_split_token_received == 1'b1 |-> ##[1:100] usb_complete_split == 1'b1\nendproperty\nassert_usb_split_transaction:assert property (usb_split_transaction) else $error(\"\");"
    },
    {
        "id": "874_5_3457",
        "sva1": "property credit_based_shaping;\n@(posedge tsn_clk)     (credit_counter > 0) |-> tx_gate_open;\nendproperty",
        "sva2": "property credit_based_shaping;\n@(posedge tsn_clk)         credit_counter > 0 |-> tx_gate_open\nendproperty\nassert_credit_based_shaping:assert property (credit_based_shaping) else $error(\"\");"
    },
    {
        "id": "843_9_3085",
        "sva1": "property p_no_new_txn_during_reset;\n@(posedge axi_clk)     master_reset_ |-> !(awvalid_ || arvalid_);\nendproperty",
        "sva2": "property p_no_new_txn_during_reset;\n@(posedge axi_clk)         master_reset_ == 1'b1 |-> !(awvalid_ || arvalid_)\nendproperty\nassert_p_no_new_txn_during_reset:assert property (p_no_new_txn_during_reset) else $error(\"\");"
    },
    {
        "id": "867_2_3390",
        "sva1": "property error_state_entry_on_ack_error;\n@(posedge can_clk)     can_ack_error_detected |-> ##1 can_node_error_state[0];\nendproperty",
        "sva2": "property error_state_entry_on_ack_error;\n@(posedge can_clk)         can_ack_error_detected |-> ##1 can_node_error_state[0]\nendproperty\nassert_error_state_entry_on_ack_error:assert property (error_state_entry_on_ack_error) else $error(\"\");"
    },
    {
        "id": "871_4_3441",
        "sva1": "property auto_negotiation_complete;\n@(posedge eth_clk)     (auto_neg_start && !auto_neg_busy) |-> ##[1:1000] auto_neg_done;\nendproperty",
        "sva2": "property auto_negotiation_complete;\n@(posedge eth_clk)         (auto_neg_start && !auto_neg_busy) |-> ##[1:1000] auto_neg_done\nendproperty\nassert_auto_negotiation_complete:assert property (auto_negotiation_complete) else $error(\"\");"
    },
    {
        "id": "851_13_3201",
        "sva1": "property error_propagation_check;\n@(posedge serdes_clk)     lane_error[0] |-> ##[1:4] agg_error_flag;\nendproperty",
        "sva2": "property error_propagation_check;\n@(posedge serdes_clk)     lane_error[0] == 1'b1 |-> ##[1:4] agg_error_flag\nendproperty\nassert_error_propagation_check:assert property (error_propagation_check) else $error(\"\");"
    },
    {
        "id": "870_11_3438",
        "sva1": "property can_safe_mode_ack;\n@(posedge can_clk)     can_node_safe_mode |-> ##[1:100] can_ack_received;\nendproperty",
        "sva2": "property can_safe_mode_ack;\n@(posedge can_clk)     can_node_safe_mode == 1'b1 |-> ##[1:100] can_ack_received == 1'b1\nendproperty\nassert_can_safe_mode_ack:assert property (can_safe_mode_ack) else $error(\"\");"
    },
    {
        "id": "846_5_3111",
        "sva1": "property pcie_power_down_exit;\n@(posedge pcie_clk_i)     $rose(power_management_req_i) && (ltssm_state_o == LTSSM_L2) |-> ##[8:1024] ltssm_state_o == LTSSM_DETECT;\nendproperty",
        "sva2": "property pcie_power_down_exit;\n@(posedge pcie_clk_i)         ($rose(power_management_req_i) && (ltssm_state_o == LTSSM_L2)) |-> ##[8:1024] (ltssm_state_o == LTSSM_DETECT)\nendproperty\nassert_pcie_power_down_exit:assert property (pcie_power_down_exit) else $error(\"\");"
    },
    {
        "id": "877_5_3517",
        "sva1": "property cmd_data_handshake;\n@(posedge nand_clk)     $rose(cmd_latch_en) |-> ##[0:2] data_valid;\nendproperty",
        "sva2": "property cmd_data_handshake;\n@(posedge nand_clk)         $rose(cmd_latch_en) |-> ##[0:2] data_valid\nendproperty\nassert_cmd_data_handshake:assert property (cmd_data_handshake) else $error(\"\");"
    },
    {
        "id": "877_13_3503",
        "sva1": "property cache_prog_timing;\n@(posedge nand_clk)     cache_prog_start |-> ##[10:100] cache_prog_done;\nendproperty",
        "sva2": "property cache_prog_timing;\n@(posedge nand_clk)         cache_prog_start == 1'b1 |-> ##[10:100] cache_prog_done\nendproperty\nassert_cache_prog_timing:assert property (cache_prog_timing) else $error(\"\");"
    },
    {
        "id": "878_2_3526",
        "sva1": "property bad_block_remap_after_wear;\n@(posedge flash_clk)     (write_cycle_count >= max_rated_cycles) |-> ##2 remap_controller_active;\nendproperty",
        "sva2": "property bad_block_remap_after_wear;\n@(posedge flash_clk)         write_cycle_count >= max_rated_cycles |-> ##2 remap_controller_active\nendproperty\nassert_bad_block_remap_after_wear:assert property (bad_block_remap_after_wear) else $error(\"\");"
    },
    {
        "id": "882_12_3582",
        "sva1": "property command_sequence_protection;\n@(posedge flash_clk)     $fell(flash_cmd_valid) && !flash_cmd_complete |-> ##1 flash_cmd_error;\nendproperty",
        "sva2": "property command_sequence_protection;\n@(posedge flash_clk)         ($fell(flash_cmd_valid) && !flash_cmd_complete) |-> ##1 flash_cmd_error\nendproperty\nassert_command_sequence_protection:assert property (command_sequence_protection) else $error(\"\");"
    },
    {
        "id": "854_7_3216",
        "sva1": "property p_retransmit_count_limit;\n@(posedge clk_mac)     disable iff(reset_active)     retransmit_count <= max_retransmit_count;\nendproperty",
        "sva2": "property p_retransmit_count_limit;\n@(posedge clk_mac) disable iff (reset_active)     retransmit_count <= max_retransmit_count\nendproperty\nassert_p_retransmit_count_limit:assert property (p_retransmit_count_limit) else $error(\"\");"
    },
    {
        "id": "874_12_3481",
        "sva1": "property schedule_transition;\n@(posedge tsn_clk)     (current_time == schedule_end) |-> ##1 !queue_enable;\nendproperty",
        "sva2": "property schedule_transition;\n@(posedge tsn_clk)         current_time == schedule_end |-> ##1 !queue_enable\nendproperty\nassert_schedule_transition:assert property (schedule_transition) else $error(\"\");"
    },
    {
        "id": "889_3_3665",
        "sva1": "property no_data_without_sync;\n@(posedge isp_clk)     data_valid |-> (frame_valid && line_valid);\nendproperty",
        "sva2": "property no_data_without_sync;\n@(posedge isp_clk)     data_valid == 1'b1 |-> (frame_valid && line_valid)\nendproperty\nassert_no_data_without_sync:assert property (no_data_without_sync) else $error(\"\");"
    },
    {
        "id": "882_8_3583",
        "sva1": "property power_loss_recovery;\n@(posedge flash_clk)     $fell(flash_power_good) ##1 $rose(flash_power_good) |-> ##3 flash_recovery_sequence;\nendproperty",
        "sva2": "property power_loss_recovery;\n@(posedge flash_clk)     $fell(flash_power_good) ##1 $rose(flash_power_good) |-> ##3 flash_recovery_sequence\nendproperty\nassert_power_loss_recovery:assert property (power_loss_recovery) else $error(\"\");"
    },
    {
        "id": "867_4_3367",
        "sva1": "property bit_stuff_error_detection;\n@(posedge can_clk)     can_bit_stuff_violation |-> ##1 can_node_error_state[1];\nendproperty",
        "sva2": "property bit_stuff_error_detection;\n@(posedge can_clk)         can_bit_stuff_violation == 1'b1 |-> ##1 can_node_error_state[1] == 1'b1\nendproperty\nassert_bit_stuff_error_detection:assert property (bit_stuff_error_detection) else $error(\"\");"
    },
    {
        "id": "890_13_3706",
        "sva1": "property p_input_data_range_check;\n@(posedge isp_clk)     data_valid_in_ |-> (pixel_data_in_ <= 24'hFFFFFF);\nendproperty",
        "sva2": "property p_input_data_range_check;\n@(posedge isp_clk)     data_valid_in_ == 1'b1 |-> pixel_data_in_ <= 24'hFFFFFF\nendproperty\nassert_p_input_data_range_check:assert property (p_input_data_range_check) else $error(\"\");"
    },
    {
        "id": "890_15_3683",
        "sva1": "property p_no_output_during_reset;\n@(posedge isp_clk)     isp_reset_ |-> !data_valid_out_ && !frame_valid_out_;\nendproperty",
        "sva2": "property p_no_output_during_reset;\n@(posedge isp_clk)     isp_reset_ |-> (!data_valid_out_ && !frame_valid_out_)\nendproperty\nassert_p_no_output_during_reset:assert property (p_no_output_during_reset) else $error(\"\");"
    },
    {
        "id": "876_6_3487",
        "sva1": "property write_protect_hold;\n@(posedge flash_clk)     write_protect_active |-> ##[1:10] !flash_write_enable;\nendproperty",
        "sva2": "property write_protect_hold;\n@(posedge flash_clk)     write_protect_active == 1'b1 |-> ##[1:10] !flash_write_enable\nendproperty\nassert_write_protect_hold:assert property (write_protect_hold) else $error(\"\");"
    },
    {
        "id": "892_1_3721",
        "sva1": "property p_core_sync_ack;\n@(posedge clk_sys)     $rose(core_req_sync_[0]) |-> ##[1:4] $rose(core_ack_sync_[0]);\nendproperty",
        "sva2": "property p_core_sync_ack;\n@(posedge clk_sys)     $rose(core_req_sync_[0]) |-> ##[1:4] $rose(core_ack_sync_[0])\nendproperty\nassert_p_core_sync_ack:assert property (p_core_sync_ack) else $error(\"\");"
    },
    {
        "id": "897_12_3789",
        "sva1": "property p_burst_packet_continuity;\n@(posedge chip_clk)     (burst_mode_active && packet_valid) |-> ##[1:4] next_packet_valid;\nendproperty",
        "sva2": "property p_burst_packet_continuity;\n@(posedge chip_clk)     (burst_mode_active && packet_valid) |-> ##[1:4] next_packet_valid\nendproperty\nassert_p_burst_packet_continuity:assert property (p_burst_packet_continuity) else $error(\"\");"
    },
    {
        "id": "896_1_3782",
        "sva1": "property p_carrier_agg_handshake;\n@(posedge clk_core)     $rose(carrier_agg_enable) |-> ##[1:3] (agg_ready && $stable(data_path_select));\nendproperty",
        "sva2": "property p_carrier_agg_handshake;\n@(posedge clk_core)     $rose(carrier_agg_enable) |-> ##[1:3] (agg_ready && $stable(data_path_select))\nendproperty\nassert_p_carrier_agg_handshake:assert property (p_carrier_agg_handshake) else $error(\"\");"
    },
    {
        "id": "896_4_3755",
        "sva1": "property p_mimo_mode_consistency;\n@(posedge clk_phy)     $changed(mimo_mode_select) |-> ##2 (tx_antenna_mask == rx_antenna_mask);\nendproperty",
        "sva2": "property p_mimo_mode_consistency;\n@(posedge clk_phy)     $changed(mimo_mode_select) |-> ##2 (tx_antenna_mask == rx_antenna_mask)\nendproperty\nassert_p_mimo_mode_consistency:assert property (p_mimo_mode_consistency) else $error(\"\");"
    },
    {
        "id": "10_39_0499",
        "sva1": "property p_past_val_39;\n@(posedge clk)     $past(scan_enable, 1) |-> $past(test_mode, 2);\nendproperty",
        "sva2": "property p_Past_Scan_Enable_Implies_Past_Test_Mode;\n@(posedge clk)     $past(scan_enable, 1) |-> $past(test_mode, 2);\nendproperty\nassert_p_Past_Scan_Enable_Implies_Past_Test_Mode:assert property (p_Past_Scan_Enable_Implies_Past_Test_Mode) else $error(\"\");"
    },
    {
        "id": "10_23_0457",
        "sva1": "property p_past_val_23;\n@(posedge clk)     $past(threshold_exceeded, 4) |-> $past(warning_issued, 3);\nendproperty",
        "sva2": "property p_Warning_After_Threshold;\n@(posedge clk)         $past(threshold_exceeded, 4) |-> $past(warning_issued, 3);\nendproperty\nassert_p_Warning_After_Threshold:assert property (p_Warning_After_Threshold) else $error(\"\");"
    },
    {
        "id": "10_42_0502",
        "sva1": "property p_past_val_42;\n@(posedge clk)     $past(temp_alert, 1) |-> $past(temp_read, 2) > max_temp;\nendproperty",
        "sva2": "property p_Temp_Alert_Check;\n@(posedge clk)         $past(temp_alert, 1) |-> $past(temp_read, 2) > max_temp;\nendproperty\nassert_p_Temp_Alert_Check:assert property (p_Temp_Alert_Check) else $error(\"\");"
    },
    {
        "id": "10_37_0474",
        "sva1": "property p_past_val_37;\n@(posedge clk)     $past(clock_gate_en, 3) |-> $past(clock_active, 4);\nendproperty",
        "sva2": "property p_Past_Clock_Gate_Enable;\n@(posedge clk)         $past(clock_gate_en, 3) |-> $past(clock_active, 4);\nendproperty\nassert_p_Past_Clock_Gate_Enable:assert property (p_Past_Clock_Gate_Enable) else $error(\"\");"
    },
    {
        "id": "892_8_3747",
        "sva1": "property p_pipeline_stall_clear;\n@(posedge clk_core)     pipeline_stall_ |-> ##[1:5] !pipeline_stall_ && $rose(pipeline_advance_);\nendproperty",
        "sva2": "property p_pipeline_stall_clear;\n@(posedge clk_core)     pipeline_stall_ == 1'b1 |-> ##[1:5] (!pipeline_stall_ && $rose(pipeline_advance_))\nendproperty\nassert_p_pipeline_stall_clear:assert property (p_pipeline_stall_clear) else $error(\"\");"
    },
    {
        "id": "11_1_0489",
        "sva1": "property p_and_1;\n@(posedge clk)     req && !busy |-> grant\nendproperty",
        "sva2": "property p_req_grant;\n@(posedge clk)         (req && !busy) |-> grant;\nendproperty\nassert_p_req_grant:assert property (p_req_grant) else $error(\"\");"
    },
    {
        "id": "11_12_0494",
        "sva1": "property p_and_12;\n@(posedge clk)     (ack && !err) && (timeout_counter == 0) |-> complete\nendproperty",
        "sva2": "property p_AckNoErrTimeoutComplete;\n@(posedge clk)         (ack && !err) && (timeout_counter == 0) |-> complete;\nendproperty\nassert_p_AckNoErrTimeoutComplete:assert property (p_AckNoErrTimeoutComplete) else $error(\"\");"
    },
    {
        "id": "10_7_0455",
        "sva1": "property p_past_val_7;\n@(posedge clk)     $past(state, 1) == IDLE |-> $past(cmd, 2) == NOP;\nendproperty",
        "sva2": "property p_State_Idle_Past_Cmd_Nop;\n@(posedge clk)         $past(state, 1) == IDLE |-> $past(cmd, 2) == NOP;\nendproperty\nassert_p_State_Idle_Past_Cmd_Nop:assert property (p_State_Idle_Past_Cmd_Nop) else $error(\"\");"
    },
    {
        "id": "10_48_0501",
        "sva1": "property p_past_val_48;\n@(posedge clk)     $past(pll_lock, 1) |-> $past(pll_enable, 2);\nendproperty",
        "sva2": "property p_Pll_Enable_After_Lock;\n@(posedge clk)     $past(pll_lock, 1) |-> $past(pll_enable, 2);\nendproperty\nassert_p_Pll_Enable_After_Lock:assert property (p_Pll_Enable_After_Lock) else $error(\"\");"
    },
    {
        "id": "11_31_0521",
        "sva1": "property p_and_31;\n@(posedge clk)     (test_mode && scan_enable) && !bist_active |-> scan_out_valid\nendproperty",
        "sva2": "property p_scan_out_valid;\n@(posedge clk)     (test_mode && scan_enable) && !bist_active |-> scan_out_valid;\nendproperty\nassert_p_scan_out_valid:assert property (p_scan_out_valid) else $error(\"\");"
    },
    {
        "id": "11_30_0515",
        "sva1": "property p_and_30;\n@(posedge clk)     (pwr_down && !wakeup_req) |-> ##[1:10] low_power_mode\nendproperty",
        "sva2": "property p_Low_Power_Mode_Activation;\n@(posedge clk)         (pwr_down && !wakeup_req) |-> ##[1:10] low_power_mode;\nendproperty\nassert_p_Low_Power_Mode_Activation:assert property (p_Low_Power_Mode_Activation) else $error(\"\");"
    },
    {
        "id": "11_13_0508",
        "sva1": "property p_and_13;\n@(posedge clk)     (power_good && !reset) |-> ##[1:5] initialized\nendproperty",
        "sva2": "property p_PowerGood_Initialized;\n@(posedge clk)         (power_good && !reset) |-> ##[1:5] initialized;\nendproperty\nassert_p_PowerGood_Initialized:assert property (p_PowerGood_Initialized) else $error(\"\");"
    },
    {
        "id": "12_35_0590",
        "sva1": "property p_or_35;\n@(posedge clk)     (int_req || ext_req) |-> req_ack\nendproperty",
        "sva2": "property p_Req_Ack;\n@(posedge clk)         (int_req || ext_req) |-> req_ack;\nendproperty\nassert_p_Req_Ack:assert property (p_Req_Ack) else $error(\"\");"
    },
    {
        "id": "11_44_0549",
        "sva1": "property p_and_44;\n@(posedge clk)     (can_tx_req && !can_bus_off) && arbitration_won |-> can_tx_start\nendproperty",
        "sva2": "property p_can_tx_start_condition;\n@(posedge clk)         (can_tx_req && !can_bus_off) && arbitration_won |-> can_tx_start;\nendproperty\nassert_p_can_tx_start_condition:assert property (p_can_tx_start_condition) else $error(\"\");"
    },
    {
        "id": "13_42_0639",
        "sva1": "property p_not_42;\n@(posedge clk) !(cache_miss && critical_path) |-> cache_hit;\nendproperty",
        "sva2": "property p_cache_hit_condition;\n@(posedge clk)         !(cache_miss && critical_path) |-> cache_hit;\nendproperty\nassert_p_cache_hit_condition:assert property (p_cache_hit_condition) else $error(\"\");"
    },
    {
        "id": "11_10_0519",
        "sva1": "property p_and_10;\n@(posedge clk)     (fifo_empty && rd_en) |-> ##1 underflow\nendproperty",
        "sva2": "property p_Fifo_Underflow;\n@(posedge clk)         fifo_empty && rd_en |-> ##1 underflow;\nendproperty\nassert_p_Fifo_Underflow:assert property (p_Fifo_Underflow) else $error(\"\");"
    },
    {
        "id": "12_11_0565",
        "sva1": "property p_or_11;\n@(posedge clk)     (fifo_overflow || fifo_underflow) |-> ##1 error_interrupt\nendproperty",
        "sva2": "property p_Error_Interrupt_On_Fifo_Error;\n@(posedge clk)         (fifo_overflow || fifo_underflow) |-> ##1 error_interrupt;\nendproperty\nassert_p_Error_Interrupt_On_Fifo_Error:assert property (p_Error_Interrupt_On_Fifo_Error) else $error(\"\");"
    },
    {
        "id": "1_43_0015",
        "sva1": "property p_fixed_delay_43;\n@(posedge clk)     (voltage_drop && !battery_low) |-> ##1 regulator_boost;\nendproperty",
        "sva2": "property p_Regulator_Boost_On_Drop;\n@(posedge clk)     (voltage_drop && !battery_low) |-> ##1 regulator_boost;\nendproperty\nassert_p_Regulator_Boost_On_Drop:assert property (p_Regulator_Boost_On_Drop) else $error(\"\");"
    },
    {
        "id": "3_1_0088",
        "sva1": "property p_req_grant_with_data;\n@(posedge clk)     (req && data_valid) |-> (grant && data_ready);\nendproperty",
        "sva2": "property p_req_data_valid_grant_ready;\n@(posedge clk)     (req && data_valid) |-> (grant && data_ready);\nendproperty\nassert_p_req_data_valid_grant_ready:assert property (p_req_data_valid_grant_ready) else $error(\"\");"
    },
    {
        "id": "11_9_0507",
        "sva1": "property p_and_9;\n@(posedge clk)     (mode[0] && !mode[1]) && enable |-> ##2 output_en\nendproperty",
        "sva2": "property p_mode_enable_output;\n@(posedge clk)         ((mode[0] && !mode[1]) && enable) |-> ##2 output_en;\nendproperty\nassert_p_mode_enable_output:assert property (p_mode_enable_output) else $error(\"\");"
    },
    {
        "id": "1_36_0078",
        "sva1": "property p_fixed_delay_36;\n@(posedge clk)     (thunderbolt_wake && !low_power) |-> ##1 thunderbolt_active;\nendproperty",
        "sva2": "property p_Thunderbolt_Wake_Active;\n@(posedge clk)     thunderbolt_wake && !low_power |-> ##1 thunderbolt_active;\nendproperty\nassert_p_Thunderbolt_Wake_Active:assert property (p_Thunderbolt_Wake_Active) else $error(\"\");"
    },
    {
        "id": "8_22_0354",
        "sva1": "property p_fell_burst_last_in_packet;\n@(posedge clk)     $fell(burst) |-> in_packet;\nendproperty",
        "sva2": "property p_Fell_Burst_In_Packet;\n@(posedge clk)         $fell(burst) |-> in_packet;\nendproperty\nassert_p_Fell_Burst_In_Packet:assert property (p_Fell_Burst_In_Packet) else $error(\"\");"
    },
    {
        "id": "3_2_0108",
        "sva1": "property p_error_abort_with_status;\n@(posedge clk)     (error && error_type == 2'b01) |-> (abort && status != 3'b000);\nendproperty",
        "sva2": "property p_Error_Abort_Status;\n@(posedge clk)     (error && (error_type == 2'b01)) |-> (abort && (status != 3'b000));\nendproperty\nassert_p_Error_Abort_Status:assert property (p_Error_Abort_Status) else $error(\"\");"
    },
    {
        "id": "1_40_0079",
        "sva1": "property p_fixed_delay_40;\n@(posedge clk)     (edp_panel_power_on && !backlight_off) |-> ##1 edp_video_on;\nendproperty",
        "sva2": "property p_edp_video_on_after_power_on;\n@(posedge clk)     (edp_panel_power_on && !backlight_off) |-> ##1 edp_video_on;\nendproperty\nassert_p_edp_video_on_after_power_on:assert property (p_edp_video_on_after_power_on) else $error(\"\");"
    },
    {
        "id": "5_1_0231",
        "sva1": "property p_1;\n@(posedge clk)     start |-> ##1 data_valid[*3] ##1 done;\nendproperty",
        "sva2": "property p_start_to_data_valid_to_done;\n@(posedge clk)         start == 1'b1 |-> ##1 data_valid[*3] ##1 done;\nendproperty\nassert_p_start_to_data_valid_to_done:assert property (p_start_to_data_valid_to_done) else $error(\"\");"
    },
    {
        "id": "1_50_0060",
        "sva1": "property p_fixed_delay_50;\n@(posedge clk)     (analog_test_enable && !calibration_active) |-> ##7 adc_test_result_valid;\nendproperty",
        "sva2": "property p_Adc_Test_Result_Valid;\n@(posedge clk)     (analog_test_enable && !calibration_active) |-> ##7 adc_test_result_valid;\nendproperty\nassert_p_Adc_Test_Result_Valid:assert property (p_Adc_Test_Result_Valid) else $error(\"\");"
    },
    {
        "id": "2_18_0068",
        "sva1": "property p_var_delay_18;\n@(posedge clk) mem_write |-> ##[5:10] mem_read;\nendproperty",
        "sva2": "property p_mem_write_to_read;\n@(posedge clk)         mem_write == 1'b1 |-> ##[5:10] mem_read == 1'b1;\nendproperty\nassert_p_mem_write_to_read:assert property (p_mem_write_to_read) else $error(\"\");"
    },
    {
        "id": "10_34_0481",
        "sva1": "property p_debounced_input;\n@(posedge clk)     $past(raw_in,5) == $past(raw_in,4) |-> debounced_in;\nendproperty",
        "sva2": "property p_Debounced_Input;\n@(posedge clk)     $past(raw_in, 5) == $past(raw_in, 4) |-> debounced_in;\nendproperty\nassert_p_Debounced_Input:assert property (p_Debounced_Input) else $error(\"\");"
    },
    {
        "id": "3_19_0099",
        "sva1": "property p_parity_error_correct;\n@(posedge clk)     parity_error |-> (error_correct && !parity_ok);\nendproperty",
        "sva2": "property p_Parity_Error_Check;\n@(posedge clk)         parity_error == 1'b1 |-> (error_correct && !parity_ok);\nendproperty\nassert_p_Parity_Error_Check:assert property (p_Parity_Error_Check) else $error(\"\");"
    },
    {
        "id": "2_29_0056",
        "sva1": "property p_var_delay_29;\n@(posedge clk) ecc_error |-> ##[2:5] ecc_corrected;\nendproperty",
        "sva2": "property p_ecc_error_to_corrected;\n@(posedge clk)     ecc_error == 1'b1 |-> ##[2:5] ecc_corrected == 1'b1;\nendproperty\nassert_p_ecc_error_to_corrected:assert property (p_ecc_error_to_corrected) else $error(\"\");"
    },
    {
        "id": "12_27_0573",
        "sva1": "property p_or_27;\n@(posedge clk)     (crc_err || ecc_err) |-> retry_operation\nendproperty",
        "sva2": "property p_Error_Retry;\n@(posedge clk)     (crc_err || ecc_err) |-> retry_operation;\nendproperty\nassert_p_Error_Retry:assert property (p_Error_Retry) else $error(\"\");"
    },
    {
        "id": "10_42_0493",
        "sva1": "property p_spi_mode_change;\n@(posedge clk)     $past(spi_mode,2) != spi_mode |-> $past(cs_n,1);\nendproperty",
        "sva2": "property p_spi_mode_change_cs_n;\n@(posedge clk)     ($past(spi_mode, 2) != spi_mode) |-> $past(cs_n, 1);\nendproperty\nassert_p_spi_mode_change_cs_n:assert property (p_spi_mode_change_cs_n) else $error(\"\");"
    },
    {
        "id": "11_25_0522",
        "sva1": "property p_and_25;\n@(posedge clk) (debug_mode && trace_enable) |-> (trace_data != 32'h0);\nendproperty",
        "sva2": "property p_DebugModeTraceData;\n@(posedge clk)         (debug_mode && trace_enable) |-> (trace_data != 32'h0);\nendproperty\nassert_p_DebugModeTraceData:assert property (p_DebugModeTraceData) else $error(\"\");"
    },
    {
        "id": "12_42_0575",
        "sva1": "property p_or_42;\n@(posedge clk)     (channel_a_act || channel_b_act) |-> mux_select\nendproperty",
        "sva2": "property p_Mux_Select_Activation;\n@(posedge clk)         (channel_a_act || channel_b_act) |-> mux_select;\nendproperty\nassert_p_Mux_Select_Activation:assert property (p_Mux_Select_Activation) else $error(\"\");"
    },
    {
        "id": "4_12_0168",
        "sva1": "property p_hold_data_until_ack;\n@(posedge clk)     data_valid |=> data_ack || $stable(data_bus);\nendproperty",
        "sva2": "property p_data_valid_ack_or_stable;\n@(posedge clk)         data_valid == 1'b1 |=> (data_ack == 1'b1 || $stable(data_bus));\nendproperty\nassert_p_data_valid_ack_or_stable:assert property (p_data_valid_ack_or_stable) else $error(\"\");"
    },
    {
        "id": "5_33_0212",
        "sva1": "property p_33;\n@(posedge clk)     (packet_start && !packet_error)[*6] |-> packet_complete;\nendproperty",
        "sva2": "property p_packet_complete_after_start;\n@(posedge clk)         (packet_start && !packet_error)[*6] |-> packet_complete;\nendproperty\nassert_p_packet_complete_after_start:assert property (p_packet_complete_after_start) else $error(\"\");"
    },
    {
        "id": "12_9_0557",
        "sva1": "property p_or_9;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_op\nendproperty",
        "sva2": "property p_TestDebug_Mode_NormalOp;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_op;\nendproperty\nassert_p_TestDebug_Mode_NormalOp:assert property (p_TestDebug_Mode_NormalOp) else $error(\"\");"
    },
    {
        "id": "13_40_0640",
        "sva1": "property p_not_40;\n@(posedge clk) !(!dac_update && dac_ready) |-> dac_active;\nendproperty",
        "sva2": "property p_Dac_Active_Condition;\n@(posedge clk)     !(!dac_update && dac_ready) |-> dac_active;\nendproperty\nassert_p_Dac_Active_Condition:assert property (p_Dac_Active_Condition) else $error(\"\");"
    },
    {
        "id": "13_38_0639",
        "sva1": "property p_not_38;\n@(posedge clk) !(!pwm_enable && pwm_start) |-> pwm_running;\nendproperty",
        "sva2": "property p_pwm_running_check;\n@(posedge clk)         !(!pwm_enable && pwm_start) |-> pwm_running;\nendproperty\nassert_p_pwm_running_check:assert property (p_pwm_running_check) else $error(\"\");"
    },
    {
        "id": "11_27_0538",
        "sva1": "property p_and_27;\n@(negedge clk) (crc_match && eop_detected) |=> packet_done;\nendproperty",
        "sva2": "property p_crc_match_eop_to_packet_done;\n@(negedge clk)     (crc_match && eop_detected) |=> packet_done;\nendproperty\nassert_p_crc_match_eop_to_packet_done:assert property (p_crc_match_eop_to_packet_done) else $error(\"\");"
    },
    {
        "id": "11_5_0509",
        "sva1": "property p_and_5;\n@(negedge clk) (fifo_full && write_en) |-> $past(error, 1);\nendproperty",
        "sva2": "property p_FifoFull_WriteEn_Error;\n@(negedge clk)     (fifo_full && write_en) |-> $past(error, 1);\nendproperty\nassert_p_FifoFull_WriteEn_Error:assert property (p_FifoFull_WriteEn_Error) else $error(\"\");"
    },
    {
        "id": "12_33_0591",
        "sva1": "property p_or_33;\n@(posedge clk)     (first_beat || last_beat) |-> beat_count\nendproperty",
        "sva2": "property p_beat_count_check;\n@(posedge clk)     (first_beat || last_beat) |-> beat_count;     // WARNING: Consequent 'beat_count' appears incomplete - typically should include comparison/operation     // Example expected format: (first_beat || last_beat) |-> (beat_count == expected_value)\nendproperty\nassert_p_beat_count_check:assert property (p_beat_count_check) else $error(\"\");"
    },
    {
        "id": "1_17_0073",
        "sva1": "property p_quiesce_after_stop;\n@(posedge clk)     stop |-> ##2 quiesce;\nendproperty",
        "sva2": "property p_stop_to_quiesce;\n@(posedge clk)         stop == 1'b1 |-> ##2 quiesce == 1'b1;\nendproperty\nassert_p_stop_to_quiesce:assert property (p_stop_to_quiesce) else $error(\"\");"
    },
    {
        "id": "2_23_0016",
        "sva1": "property p_register_write_propagation;\n@(posedge clk) reg_write |-> ##[1:3] reg_update;\nendproperty",
        "sva2": "property p_reg_update_after_write;\n@(posedge clk)         reg_write == 1'b1 |-> ##[1:3] reg_update;\nendproperty\nassert_p_reg_update_after_write:assert property (p_reg_update_after_write) else $error(\"\");"
    },
    {
        "id": "10_2_0450",
        "sva1": "property p_fifo_ptr_wrap;\n@(posedge clk)     $past(wr_ptr,3) == 'h1F && $past(wr_ptr,2) == 'h20 |-> wr_ptr == 'h21;\nendproperty",
        "sva2": "property p_wr_ptr_sequence;\n@(posedge clk)         ($past(wr_ptr,3) == 'h1F && $past(wr_ptr,2) == 'h20) |-> (wr_ptr == 'h21);\nendproperty\nassert_p_wr_ptr_sequence:assert property (p_wr_ptr_sequence) else $error(\"\");"
    },
    {
        "id": "2_24_0010",
        "sva1": "property p_sensor_sample_ready;\n@(posedge clk) sample_start |-> ##[5:10] sample_ready;\nendproperty",
        "sva2": "property p_sample_ready_after_start;\n@(posedge clk)     sample_start == 1'b1 |-> ##[5:10] sample_ready;\nendproperty\nassert_p_sample_ready_after_start:assert property (p_sample_ready_after_start) else $error(\"\");"
    },
    {
        "id": "15_25_0711",
        "sva1": "property p_burst_transfer_1;\n@(posedge clk) disable iff(burst_rst) burst_start |-> ##4 burst_end;\nendproperty",
        "sva2": "property p_burst_sequence;\n@(posedge clk) disable iff (burst_rst)         burst_start == 1'b1 |-> ##4 burst_end == 1'b1;\nendproperty\nassert_p_burst_sequence:assert property (p_burst_sequence) else $error(\"\");"
    },
    {
        "id": "1_23_0042",
        "sva1": "property p_wakeup_after_pwr_on;\n@(posedge clk)     pwr_on |-> ##15 wakeup;\nendproperty",
        "sva2": "property p_wakeup_after_pwr_on;\n@(posedge clk)     pwr_on == 1'b1 |-> ##15 wakeup == 1'b1;\nendproperty\nassert_p_wakeup_after_pwr_on:assert property (p_wakeup_after_pwr_on) else $error(\"\");"
    },
    {
        "id": "2_26_0046",
        "sva1": "property p_dac_settling_time;\n@(posedge clk) dac_update |-> ##[3:7] dac_ready;\nendproperty",
        "sva2": "property p_dac_ready_after_update;\n@(posedge clk)     dac_update == 1'b1 |-> ##[3:7] dac_ready;\nendproperty\nassert_p_dac_ready_after_update:assert property (p_dac_ready_after_update) else $error(\"\");"
    },
    {
        "id": "1_33_0030",
        "sva1": "property p_gclk_stable_after_en;\n@(posedge clk)     gclk_en |-> ##5 gclk_stable;\nendproperty",
        "sva2": "property p_gclk_stable_after_enable;\n@(posedge clk)     gclk_en == 1'b1 |-> ##5 gclk_stable;\nendproperty\nassert_p_gclk_stable_after_enable:assert property (p_gclk_stable_after_enable) else $error(\"\");"
    },
    {
        "id": "3_11_0083",
        "sva1": "property p_11;\n@(posedge clk)     (tx_fifo_not_empty && tx_ready) |-> tx_valid;\nendproperty",
        "sva2": "property p_tx_valid_assertion;\n@(posedge clk)         tx_fifo_not_empty && tx_ready |-> tx_valid;\nendproperty\nassert_p_tx_valid_assertion:assert property (p_tx_valid_assertion) else $error(\"\");"
    },
    {
        "id": "1_39_0054",
        "sva1": "property p_master_sync_after_slave;\n@(posedge clk)     slave_sync |-> ##1 master_sync;\nendproperty",
        "sva2": "property p_slave_to_master_sync;\n@(posedge clk)         slave_sync == 1'b1 |-> ##1 master_sync == 1'b1;\nendproperty\nassert_p_slave_to_master_sync:assert property (p_slave_to_master_sync) else $error(\"\");"
    },
    {
        "id": "1_38_0052",
        "sva1": "property p_low_power_after_idle;\n@(posedge clk)     idle_timeout |-> ##3 low_power;\nendproperty",
        "sva2": "property p_Idle_Timeout_Low_Power;\n@(posedge clk)         idle_timeout == 1'b1 |-> ##3 low_power == 1'b1;\nendproperty\nassert_p_Idle_Timeout_Low_Power:assert property (p_Idle_Timeout_Low_Power) else $error(\"\");"
    },
    {
        "id": "3_20_0118",
        "sva1": "property p_20;\n@(posedge clk)     (debug_mode && debug_cmd_valid) |-> debug_resp_ready;\nendproperty",
        "sva2": "property p_debug_resp_ready;\n@(posedge clk)         (debug_mode && debug_cmd_valid) |-> debug_resp_ready;\nendproperty\nassert_p_debug_resp_ready:assert property (p_debug_resp_ready) else $error(\"\");"
    },
    {
        "id": "1_44_0009",
        "sva1": "property p_scan_done_after_start;\n@(posedge clk)     scan_start |-> ##200 scan_done;\nendproperty",
        "sva2": "property p_scan_start_to_done;\n@(posedge clk)         scan_start == 1'b1 |-> ##200 scan_done == 1'b1;\nendproperty\nassert_p_scan_start_to_done:assert property (p_scan_start_to_done) else $error(\"\");"
    },
    {
        "id": "3_25_0124",
        "sva1": "property p_25;\n@(posedge clk)     (thermal_critical && !thermal_override) |-> throttle_enable;\nendproperty",
        "sva2": "property p_Throttle_On_Thermal_Critical;\n@(posedge clk)         (thermal_critical && !thermal_override) |-> throttle_enable;\nendproperty\nassert_p_Throttle_On_Thermal_Critical:assert property (p_Throttle_On_Thermal_Critical) else $error(\"\");"
    },
    {
        "id": "3_29_0103",
        "sva1": "property p_29;\n@(posedge clk)     (spi_cs_assert && spi_busy) |-> spi_error;\nendproperty",
        "sva2": "property p_spi_error_check;\n@(posedge clk)     (spi_cs_assert && spi_busy) |-> spi_error;\nendproperty\nassert_p_spi_error_check:assert property (p_spi_error_check) else $error(\"\");"
    },
    {
        "id": "2_46_0120",
        "sva1": "property p_sd_card_read_latency;\n@(posedge clk) sd_read_cmd |-> ##[5:10] sd_data_ready;\nendproperty",
        "sva2": "property p_sd_read_cmd_to_data_ready;\n@(posedge clk)         sd_read_cmd == 1'b1 |-> ##[5:10] sd_data_ready;\nendproperty\nassert_p_sd_read_cmd_to_data_ready:assert property (p_sd_read_cmd_to_data_ready) else $error(\"\");"
    },
    {
        "id": "2_20_0078",
        "sva1": "property p_decryption_block_latency;\n@(posedge clk) decrypt_req |-> ##[6:14] decrypt_done;\nendproperty",
        "sva2": "property p_decrypt_req_to_done;\n@(posedge clk)     decrypt_req == 1'b1 |-> ##[6:14] decrypt_done == 1'b1;\nendproperty\nassert_p_decrypt_req_to_done:assert property (p_decrypt_req_to_done) else $error(\"\");"
    },
    {
        "id": "3_37_0122",
        "sva1": "property p_37;\n@(posedge clk)     (usb_sof_detected && usb_en) |-> usb_frame_start;\nendproperty",
        "sva2": "property p_usb_frame_start;\n@(posedge clk)         usb_sof_detected && usb_en |-> usb_frame_start;\nendproperty\nassert_p_usb_frame_start:assert property (p_usb_frame_start) else $error(\"\");"
    },
    {
        "id": "3_38_0140",
        "sva1": "property p_38;\n@(posedge clk)     (can_tx_ready && can_bus_idle) |-> can_tx_start;\nendproperty",
        "sva2": "property p_can_tx_start_condition;\n@(posedge clk)         can_tx_ready && can_bus_idle |-> can_tx_start;\nendproperty\nassert_p_can_tx_start_condition:assert property (p_can_tx_start_condition) else $error(\"\");"
    },
    {
        "id": "3_27_0110",
        "sva1": "property p_27;\n@(posedge clk)     (adc_sample_ready && adc_chan_en[3]) |-> adc_data_valid[3];\nendproperty",
        "sva2": "property p_adc_data_valid_chan3;\n@(posedge clk)         (adc_sample_ready && adc_chan_en[3]) |-> adc_data_valid[3];\nendproperty\nassert_p_adc_data_valid_chan3:assert property (p_adc_data_valid_chan3) else $error(\"\");"
    },
    {
        "id": "3_45_0147",
        "sva1": "property p_45;\n@(posedge clk)     (dram_refresh_req && dram_init_done) |-> dram_refresh_ack;\nendproperty",
        "sva2": "property p_dram_refresh_ack;\n@(posedge clk)         (dram_refresh_req && dram_init_done) |-> dram_refresh_ack;\nendproperty\nassert_p_dram_refresh_ack:assert property (p_dram_refresh_ack) else $error(\"\");"
    },
    {
        "id": "2_33_0084",
        "sva1": "property p_flash_program_time;\n@(posedge clk) flash_prog |-> ##[20:50] flash_ready;\nendproperty",
        "sva2": "property p_flash_prog_to_ready;\n@(posedge clk)         flash_prog == 1'b1 |-> ##[20:50] flash_ready == 1'b1;\nendproperty\nassert_p_flash_prog_to_ready:assert property (p_flash_prog_to_ready) else $error(\"\");"
    },
    {
        "id": "5_16_0231",
        "sva1": "property p_fixed_rep_16;\n@(posedge clk) (crc_match)[*3] |-> crc_valid;\nendproperty",
        "sva2": "property p_crc_match_to_valid;\n@(posedge clk)     crc_match[*3] |-> crc_valid;\nendproperty\nassert_p_crc_match_to_valid:assert property (p_crc_match_to_valid) else $error(\"\");"
    },
    {
        "id": "2_45_0085",
        "sva1": "property p_pcie_completion_timeout;\n@(posedge clk) pcie_req |-> ##[8:16] pcie_comp;\nendproperty",
        "sva2": "property p_pcie_req_to_comp;\n@(posedge clk)         pcie_req == 1'b1 |-> ##[8:16] pcie_comp == 1'b1;\nendproperty\nassert_p_pcie_req_to_comp:assert property (p_pcie_req_to_comp) else $error(\"\");"
    },
    {
        "id": "5_7_0188",
        "sva1": "property p_fixed_rep_7;\n@(posedge clk) sync[*4] |-> ##4 $stable(signal);\nendproperty",
        "sva2": "property p_sync_stable_signal;\n@(posedge clk)         sync[*4] |-> ##4 $stable(signal);\nendproperty\nassert_p_sync_stable_signal:assert property (p_sync_stable_signal) else $error(\"\");"
    },
    {
        "id": "3_3_0144",
        "sva1": "property p_3;\n@(posedge clk)     (error_code == 4'h1) |-> (status_reg[0] && !status_reg[1]);\nendproperty",
        "sva2": "property p_ErrorCode_StatusReg;\n@(posedge clk)         error_code == 4'h1 |-> status_reg[0] && !status_reg[1];\nendproperty\nassert_p_ErrorCode_StatusReg:assert property (p_ErrorCode_StatusReg) else $error(\"\");"
    },
    {
        "id": "10_31_0472",
        "sva1": "property p_past_clock_switch;\n@(posedge clk)     $past(clk_sel,1) != clk_sel |-> pll_locked;\nendproperty",
        "sva2": "property p_past_clock_switch;\n@(posedge clk)     $past(clk_sel, 1) != clk_sel |-> pll_locked;\nendproperty\nassert_p_past_clock_switch:assert property (p_past_clock_switch) else $error(\"\");"
    },
    {
        "id": "7_4_0275",
        "sva1": "property p_rose_4;\n@(posedge clk) $rose(valid) |-> ##2 ready\nendproperty",
        "sva2": "property p_Valid_Rose_To_Ready;\n@(posedge clk)         $rose(valid) |-> ##2 ready;\nendproperty\nassert_p_Valid_Rose_To_Ready:assert property (p_Valid_Rose_To_Ready) else $error(\"\");"
    },
    {
        "id": "10_24_0465",
        "sva1": "property p_past_voltage_monitor;\n@(posedge clk)     $past(voltage_ok,1) |-> !brownout_reset;\nendproperty",
        "sva2": "property p_past_voltage_monitor;\n@(posedge clk)         $past(voltage_ok, 1) |-> !brownout_reset;\nendproperty\nassert_p_past_voltage_monitor:assert property (p_past_voltage_monitor) else $error(\"\");"
    },
    {
        "id": "8_5_0362",
        "sva1": "property p_fell_start_no_busy;\n@(posedge clk)     $fell(start) |-> ##2 !busy;\nendproperty",
        "sva2": "property p_Fell_Start_To_Busy;\n@(posedge clk)     $fell(start) |-> ##2 !busy;\nendproperty\nassert_p_Fell_Start_To_Busy:assert property (p_Fell_Start_To_Busy) else $error(\"\");"
    },
    {
        "id": "11_16_0506",
        "sva1": "property p_and_16;\n@(posedge clk)     (addr_match && !access_denied) |-> data_transfer\nendproperty",
        "sva2": "property p_and_16;\n@(posedge clk)         (addr_match && !access_denied) |-> data_transfer;\nendproperty\nassert_p_and_16:assert property (p_and_16) else $error(\"\");"
    },
    {
        "id": "10_28_0461",
        "sva1": "property p_past_sync_pulse;\n@(posedge clk)     $past(sync_pulse,5) |-> frame_start;\nendproperty",
        "sva2": "property p_past_sync_pulse;\n@(posedge clk)     $past(sync_pulse, 5) |-> frame_start;\nendproperty\nassert_p_past_sync_pulse:assert property (p_past_sync_pulse) else $error(\"\");"
    },
    {
        "id": "11_19_0536",
        "sva1": "property p_and_19;\n@(posedge clk)     (test_mode && scan_enable) |-> scan_data_out\nendproperty",
        "sva2": "property p_and_19;\n@(posedge clk)         (test_mode && scan_enable) |-> scan_data_out;\nendproperty\nassert_p_and_19:assert property (p_and_19) else $error(\"\");"
    },
    {
        "id": "6_37_0300",
        "sva1": "property prop_37;\n@(posedge clk)      (fan_on && !fan_off)[*6:10] |-> ##2 fan_error\nendproperty",
        "sva2": "property p_Fan_Error_After_On;\n@(posedge clk)     (fan_on && !fan_off)[*6:10] |-> ##2 fan_error;\nendproperty\nassert_p_Fan_Error_After_On:assert property (p_Fan_Error_After_On) else $error(\"\");"
    },
    {
        "id": "11_35_0533",
        "sva1": "property p_and_35;\n@(posedge clk)     (timer_expired && !timer_disabled) |-> timer_interrupt\nendproperty",
        "sva2": "property p_and_35;\n@(posedge clk)         (timer_expired && !timer_disabled) |-> timer_interrupt;\nendproperty\nassert_p_and_35:assert property (p_and_35) else $error(\"\");"
    },
    {
        "id": "11_24_0511",
        "sva1": "property p_and_24;\n@(posedge clk)     (queue_push && !queue_full) |-> queue_count_inc\nendproperty",
        "sva2": "property p_and_24;\n@(posedge clk)         (queue_push && !queue_full) |-> queue_count_inc;\nendproperty\nassert_p_and_24:assert property (p_and_24) else $error(\"\");"
    },
    {
        "id": "10_13_0457",
        "sva1": "property p_past_fsm_transition;\n@(posedge clk)     $past(next_state,1) != curr_state |-> state_changed;\nendproperty",
        "sva2": "property p_past_fsm_transition;\n@(posedge clk)         $past(next_state, 1) != curr_state |-> state_changed;\nendproperty\nassert_p_past_fsm_transition:assert property (p_past_fsm_transition) else $error(\"\");"
    },
    {
        "id": "11_47_0539",
        "sva1": "property p_and_47;\n@(posedge clk)     (gpio_int_en && gpio_edge_detect) |-> gpio_interrupt\nendproperty",
        "sva2": "property p_and_47;\n@(posedge clk)         (gpio_int_en && gpio_edge_detect) |-> gpio_interrupt;\nendproperty\nassert_p_and_47:assert property (p_and_47) else $error(\"\");"
    },
    {
        "id": "11_49_0549",
        "sva1": "property p_and_49;\n@(posedge clk)     (modem_rx_en && modem_sync_detect) |-> modem_data_valid\nendproperty",
        "sva2": "property p_and_49;\n@(posedge clk)         (modem_rx_en && modem_sync_detect) |-> modem_data_valid;\nendproperty\nassert_p_and_49:assert property (p_and_49) else $error(\"\");"
    },
    {
        "id": "11_8_0512",
        "sva1": "property p_and_8;\n@(posedge clk)     (interrupt_pending && !interrupt_mask) |-> interrupt_ack\nendproperty",
        "sva2": "property p_and_8;\n@(posedge clk)         (interrupt_pending && !interrupt_mask) |-> interrupt_ack;\nendproperty\nassert_p_and_8:assert property (p_and_8) else $error(\"\");"
    },
    {
        "id": "10_50_0527",
        "sva1": "property p_past_yield_request;\n@(posedge clk)     $past(yield_req,5) |-> arbitration_grant;\nendproperty",
        "sva2": "property p_past_yield_request;\n@(posedge clk)         $past(yield_req, 5) |-> arbitration_grant;\nendproperty\nassert_p_past_yield_request:assert property (p_past_yield_request) else $error(\"\");"
    },
    {
        "id": "13_13_0621",
        "sva1": "property p_not_13;\n@(posedge clk) !(parity_error || crc_error) |-> data_good;\nendproperty",
        "sva2": "property p_not_13;\n@(posedge clk)         !(parity_error || crc_error) |-> data_good;\nendproperty\nassert_p_not_13:assert property (p_not_13) else $error(\"\");"
    },
    {
        "id": "3_9_0142",
        "sva1": "property p_9;\n@(posedge clk)     (data_in_valid && (data_in[31:28] == 4'b1100)) |-> (data_out_ready && data_out[0]);\nendproperty",
        "sva2": "property p_data_out_ready_on_valid_input;\n@(posedge clk)     (data_in_valid && (data_in[31:28] == 4'b1100)) |-> (data_out_ready && data_out[0]);\nendproperty\nassert_p_data_out_ready_on_valid_input:assert property (p_data_out_ready_on_valid_input) else $error(\"\");"
    },
    {
        "id": "12_12_0584",
        "sva1": "property p_or_12;\n@(posedge clk)     $changed(control_reg[3:0]) || $stable(status_reg[7:4]) |-> reg_update\nendproperty",
        "sva2": "property p_or_12;\n@(posedge clk)         ($changed(control_reg[3:0]) || $stable(status_reg[7:4])) |-> reg_update;\nendproperty\nassert_p_or_12:assert property (p_or_12) else $error(\"\");"
    },
    {
        "id": "13_20_0603",
        "sva1": "property p_not_20;\n@(posedge clk) !(phase1 && !phase2) |-> sync;\nendproperty",
        "sva2": "property p_not_20;\n@(posedge clk)         !(phase1 && !phase2) |-> sync;\nendproperty\nassert_p_not_20:assert property (p_not_20) else $error(\"\");"
    },
    {
        "id": "12_22_0571",
        "sva1": "property p_or_22;\n@(posedge clk)     $past(fifo_write,2) || $past(mem_write,2) |-> write_pending\nendproperty",
        "sva2": "property p_or_22;\n@(posedge clk)         ($past(fifo_write, 2) || $past(mem_write, 2)) |-> write_pending;\nendproperty\nassert_p_or_22:assert property (p_or_22) else $error(\"\");"
    },
    {
        "id": "11_20_0513",
        "sva1": "property p_and_20;\n@(posedge clk)     (sync_pulse && !sync_hold) |=> sync_complete\nendproperty",
        "sva2": "property p_and_20;\n@(posedge clk)         (sync_pulse && !sync_hold) |=> sync_complete;\nendproperty\nassert_p_and_20:assert property (p_and_20) else $error(\"\");"
    },
    {
        "id": "13_27_0619",
        "sva1": "property p_not_27;\n@(posedge clk) !(!power_good && voltage_ok) |-> !shutdown;\nendproperty",
        "sva2": "property p_not_27;\n@(posedge clk)         !(!power_good && voltage_ok) |-> !shutdown;\nendproperty\nassert_p_not_27:assert property (p_not_27) else $error(\"\");"
    },
    {
        "id": "12_49_0610",
        "sva1": "property p_or_49;\n@(posedge clk)     (sensor_m_alarm || sensor_n_alarm) && !alarm_suppressed |-> system_interrupt\nendproperty",
        "sva2": "property p_or_49;\n@(posedge clk)         ((sensor_m_alarm || sensor_n_alarm) && !alarm_suppressed) |-> system_interrupt;\nendproperty\nassert_p_or_49:assert property (p_or_49) else $error(\"\");"
    },
    {
        "id": "10_46_0482",
        "sva1": "property p_past_underrun_cond;\n@(posedge clk)     $past(underrun_flag,2) |-> buffer_refill;\nendproperty",
        "sva2": "property p_past_underrun_cond;\n@(posedge clk)     $past(underrun_flag, 2) |-> buffer_refill;\nendproperty\nassert_p_past_underrun_cond:assert property (p_past_underrun_cond) else $error(\"\");"
    },
    {
        "id": "3_3_0116",
        "sva1": "property p_overlap_3;\n@(posedge clk)     (req && !busy) |-> grant;\nendproperty",
        "sva2": "property p_overlap_3;\n@(posedge clk)         req && !busy |-> grant;\nendproperty\nassert_p_overlap_3:assert property (p_overlap_3) else $error(\"\");"
    },
    {
        "id": "15_5_0733",
        "sva1": "property p_packet_start_end;\n@(posedge clk) disable iff(!rst_n)     packet_start |-> ##[1:8] packet_end;\nendproperty",
        "sva2": "property p_packet_start_end;\n@(posedge clk) disable iff (!rst_n)         packet_start == 1'b1 |-> ##[1:8] packet_end;\nendproperty\nassert_p_packet_start_end:assert property (p_packet_start_end) else $error(\"\");"
    },
    {
        "id": "2_38_0083",
        "sva1": "property prop_38;\n@(posedge clk)      encryption_start |-> ##[5:9] encryption_done\nendproperty",
        "sva2": "property prop_38;\n@(posedge clk)         encryption_start == 1'b1 |-> ##[5:9] encryption_done;\nendproperty\nassert_prop_38:assert property (prop_38) else $error(\"\");"
    },
    {
        "id": "15_3_0689",
        "sva1": "property p_fifo_not_full_when_read;\n@(posedge clk) disable iff(fifo_flush)     !fifo_full |-> ##[1:3] !fifo_empty;\nendproperty",
        "sva2": "property p_fifo_not_full_when_read;\n@(posedge clk) disable iff (fifo_flush)         !fifo_full |-> ##[1:3] !fifo_empty;\nendproperty\nassert_p_fifo_not_full_when_read:assert property (p_fifo_not_full_when_read) else $error(\"\");"
    },
    {
        "id": "2_9_0041",
        "sva1": "property prop_9;\n@(posedge clk)      reset_asserted |-> ##[1:4] all_registers_zero\nendproperty",
        "sva2": "property prop_9;\n@(posedge clk)         reset_asserted |-> ##[1:4] all_registers_zero;\nendproperty\nassert_prop_9:assert property (prop_9) else $error(\"\");"
    },
    {
        "id": "15_9_0697",
        "sva1": "property p_counter_overflow;\n@(posedge clk) disable iff(counter_reset)     counter == max_count |=> counter == 0;\nendproperty",
        "sva2": "property p_counter_overflow;\n@(posedge clk) disable iff (counter_reset)         counter == max_count |=> counter == 0;\nendproperty\nassert_p_counter_overflow:assert property (p_counter_overflow) else $error(\"\");"
    },
    {
        "id": "1_26_0034",
        "sva1": "property p_fixed_delay_26;\n@(posedge clk)     threshold_exceeded |-> ##4 alert;\nendproperty",
        "sva2": "property p_fixed_delay_26;\n@(posedge clk)         threshold_exceeded == 1'b1 |-> ##4 alert == 1'b1;\nendproperty\nassert_p_fixed_delay_26:assert property (p_fixed_delay_26) else $error(\"\");"
    },
    {
        "id": "2_13_0046",
        "sva1": "property prop_13;\n@(posedge clk)      branch_taken |-> ##[4:8] pc_updated\nendproperty",
        "sva2": "property prop_13;\n@(posedge clk)         branch_taken == 1'b1 |-> ##[4:8] pc_updated == 1'b1;\nendproperty\nassert_prop_13:assert property (prop_13) else $error(\"\");"
    },
    {
        "id": "2_5_0077",
        "sva1": "property prop_5;\n@(posedge clk)      packet_start |-> ##[3:7] packet_end\nendproperty",
        "sva2": "property prop_5;\n@(posedge clk)         packet_start == 1'b1 |-> ##[3:7] packet_end;\nendproperty\nassert_prop_5:assert property (prop_5) else $error(\"\");"
    },
    {
        "id": "2_15_0028",
        "sva1": "property prop_15;\n@(posedge clk)      timer_start |-> ##[6:12] timer_expired\nendproperty",
        "sva2": "property prop_15;\n@(posedge clk)     timer_start == 1'b1 |-> ##[6:12] timer_expired == 1'b1;\nendproperty\nassert_prop_15:assert property (prop_15) else $error(\"\");"
    },
    {
        "id": "3_5_0099",
        "sva1": "property p_overlap_5;\n@(posedge clk)     (error_code != 0) |-> error_flag;\nendproperty",
        "sva2": "property p_overlap_5;\n@(posedge clk)         error_code != 0 |-> error_flag;\nendproperty\nassert_p_overlap_5:assert property (p_overlap_5) else $error(\"\");"
    },
    {
        "id": "2_24_0020",
        "sva1": "property prop_24;\n@(posedge clk)      state_idle |-> ##[3:8] state_active\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)         state_idle == 1'b1 |-> ##[3:8] state_active == 1'b1;\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "2_7_0052",
        "sva1": "property prop_7;\n@(posedge clk)      write_req |-> ##[2:6] write_complete\nendproperty",
        "sva2": "property prop_7;\n@(posedge clk)         write_req == 1'b1 |-> ##[2:6] write_complete == 1'b1;\nendproperty\nassert_prop_7:assert property (prop_7) else $error(\"\");"
    },
    {
        "id": "5_8_0214",
        "sva1": "property p8;\n@(posedge clk)     $rose(interrupt)[*4] |-> ##4 int_handler_active\nendproperty",
        "sva2": "property p8;\n@(posedge clk)     $rose(interrupt)[*4] |-> ##4 int_handler_active;\nendproperty\nassert_p8:assert property (p8) else $error(\"\");"
    },
    {
        "id": "6_47_0267",
        "sva1": "property p_var_rep_47;\n@(posedge clk)     (mem_write && !mem_ready)[*3:7] |-> write_pending;\nendproperty",
        "sva2": "property p_var_rep_47;\n@(posedge clk)         (mem_write && !mem_ready)[*3:7] |-> write_pending;\nendproperty\nassert_p_var_rep_47:assert property (p_var_rep_47) else $error(\"\");"
    },
    {
        "id": "6_3_0244",
        "sva1": "property p_var_rep_3;\n@(posedge clk)     start[*3:8] |-> done[*1:4];\nendproperty",
        "sva2": "property p_var_rep_3;\n@(posedge clk)     start[*3:8] |-> done[*1:4];\nendproperty\nassert_p_var_rep_3:assert property (p_var_rep_3) else $error(\"\");"
    },
    {
        "id": "11_19_0536",
        "sva1": "property p_and_19;\n@(posedge clk)     (addr_match && !protect) && (rw == READ) |-> ##1 mem_read\nendproperty",
        "sva2": "property p_and_19;\n@(posedge clk)         (addr_match && !protect) && (rw == READ) |-> ##1 mem_read;\nendproperty\nassert_p_and_19:assert property (p_and_19) else $error(\"\");"
    },
    {
        "id": "11_25_0532",
        "sva1": "property p_and_25;\n@(posedge clk)     (key_pressed && !locked) && (valid_code) |-> ##1 access_granted\nendproperty",
        "sva2": "property p_and_25;\n@(posedge clk)         (key_pressed && !locked && valid_code) |-> ##1 access_granted;\nendproperty\nassert_p_and_25:assert property (p_and_25) else $error(\"\");"
    },
    {
        "id": "11_36_0545",
        "sva1": "property p_and_36;\n@(posedge clk)     (checksum_ok && !parity_error) && (packet_complete) |-> packet_ok\nendproperty",
        "sva2": "property p_and_36;\n@(posedge clk)         (checksum_ok && !parity_error) && packet_complete |-> packet_ok;\nendproperty\nassert_p_and_36:assert property (p_and_36) else $error(\"\");"
    },
    {
        "id": "7_44_0344",
        "sva1": "property p_rose_44;\n@(posedge clk) $rose(dma_request) |-> ##2 dma_acknowledge;\nendproperty",
        "sva2": "property p_rose_44;\n@(posedge clk)         $rose(dma_request) |-> ##2 dma_acknowledge;\nendproperty\nassert_p_rose_44:assert property (p_rose_44) else $error(\"\");"
    },
    {
        "id": "10_6_0443",
        "sva1": "property p_past_data_match_after_5cyc;\n@(posedge clk)     $past(data_in, 5) == data_out;\nendproperty",
        "sva2": "property p_past_data_match_after_5cyc;\n@(posedge clk)     $past(data_in, 5) == data_out;\nendproperty\nassert_p_past_data_match_after_5cyc:assert property (p_past_data_match_after_5cyc) else $error(\"\");"
    },
    {
        "id": "9_39_0455",
        "sva1": "property p_stable_margin_after_test;\n@(posedge clk)     margin_test_done |=> $stable(timing_margin);\nendproperty",
        "sva2": "property p_stable_margin_after_test;\n@(posedge clk)         margin_test_done == 1'b1 |=> $stable(timing_margin);\nendproperty\nassert_p_stable_margin_after_test:assert property (p_stable_margin_after_test) else $error(\"\");"
    },
    {
        "id": "10_38_0491",
        "sva1": "property p_past_data_compression_ratio;\n@(posedge clk)     $past(compress_en, 1) |-> compressed_size <= $past(data_size, 1)/2;\nendproperty",
        "sva2": "property p_past_data_compression_ratio;\n@(posedge clk)     $past(compress_en, 1) |-> compressed_size <= ($past(data_size, 1)/2);\nendproperty\nassert_p_past_data_compression_ratio:assert property (p_past_data_compression_ratio) else $error(\"\");"
    },
    {
        "id": "6_44_0297",
        "sva1": "property p_var_rep_44;\n@(posedge clk)     (link_up && !link_active)[*2:5] |-> link_idle;\nendproperty",
        "sva2": "property p_var_rep_44;\n@(posedge clk)     (link_up && !link_active)[*2:5] |-> link_idle;\nendproperty\nassert_p_var_rep_44:assert property (p_var_rep_44) else $error(\"\");"
    },
    {
        "id": "12_22_0594",
        "sva1": "property p_or_22;\n@(posedge clk)     config_err || runtime_err |-> system_halt;\nendproperty",
        "sva2": "property p_or_22;\n@(posedge clk)         (config_err || runtime_err) |-> system_halt;\nendproperty\nassert_p_or_22:assert property (p_or_22) else $error(\"\");"
    },
    {
        "id": "12_29_0593",
        "sva1": "property p_or_29;\n@(posedge clk)     timeout_1 || timeout_2 |-> retry;\nendproperty",
        "sva2": "property p_or_29;\n@(posedge clk)         (timeout_1 || timeout_2) |-> retry;\nendproperty\nassert_p_or_29:assert property (p_or_29) else $error(\"\");"
    },
    {
        "id": "12_48_0599",
        "sva1": "property p_or_48;\n@(posedge clk)     config_ok || default_cfg |-> operational;\nendproperty",
        "sva2": "property p_or_48;\n@(posedge clk)         (config_ok || default_cfg) |-> operational;\nendproperty\nassert_p_or_48:assert property (p_or_48) else $error(\"\");"
    },
    {
        "id": "11_8_0509",
        "sva1": "property p_and_8;\n@(posedge clk)     $fell(clock_enable) && (counter > 100) |-> counter_stop\nendproperty",
        "sva2": "property p_and_8;\n@(posedge clk)         ($fell(clock_enable) && (counter > 100)) |-> counter_stop;\nendproperty\nassert_p_and_8:assert property (p_and_8) else $error(\"\");"
    },
    {
        "id": "13_14_0610",
        "sva1": "property p_not_14;\n@(negedge clk)     !(!tx_ready || rx_overflow) |-> tx_start\nendproperty",
        "sva2": "property p_not_14;\n@(negedge clk)         !(!tx_ready || rx_overflow) |-> tx_start;\nendproperty\nassert_p_not_14:assert property (p_not_14) else $error(\"\");"
    },
    {
        "id": "13_17_0613",
        "sva1": "property p_not_17;\n@(negedge clk)     !(!power_down && sleep_mode) |-> clock_off\nendproperty",
        "sva2": "property p_not_17;\n@(negedge clk)     !(!power_down && sleep_mode) |-> clock_off;\nendproperty\nassert_p_not_17:assert property (p_not_17) else $error(\"\");"
    },
    {
        "id": "13_38_0644",
        "sva1": "property p_not_38;\n@(negedge clk)     !(packet_start && !packet_valid) |-> packet_drop\nendproperty",
        "sva2": "property p_not_38;\n@(negedge clk)     !(packet_start && !packet_valid) |-> packet_drop;\nendproperty\nassert_p_not_38:assert property (p_not_38) else $error(\"\");"
    },
    {
        "id": "13_3_0621",
        "sva1": "property p_not_3;\n@(posedge clk)     $fell(!data_valid) |-> ##[1:3] error\nendproperty",
        "sva2": "property p_not_3;\n@(posedge clk)         $fell(!data_valid) |-> ##[1:3] error;\nendproperty\nassert_p_not_3:assert property (p_not_3) else $error(\"\");"
    },
    {
        "id": "2_26_0036",
        "sva1": "property prop_26;\n@(posedge clk)     clock_switch |-> ##[2:4] clock_stable;\nendproperty",
        "sva2": "property prop_26;\n@(posedge clk)         clock_switch == 1'b1 |-> ##[2:4] clock_stable;\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "15_8_0699",
        "sva1": "property p8;\n@(negedge clk) disable iff(bypass_mode)     $changed(addr) |-> ##1 $stable(addr)\nendproperty",
        "sva2": "property p8;\n@(negedge clk) disable iff (bypass_mode)     $changed(addr) |-> ##1 $stable(addr);\nendproperty\nassert_p8:assert property (p8) else $error(\"\");"
    },
    {
        "id": "2_35_0082",
        "sva1": "property prop_35;\n@(posedge clk)     $fell(authenticated) |-> ##[1:3] access_denied;\nendproperty",
        "sva2": "property prop_35;\n@(posedge clk)         $fell(authenticated) |-> ##[1:3] access_denied;\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "1_16_0078",
        "sva1": "property p_fixed_delay_16;\n@(posedge clk) (voltage_low && !battery_backup) |-> ##2 power_fail;\nendproperty",
        "sva2": "property p_fixed_delay_16;\n@(posedge clk)         (voltage_low && !battery_backup) |-> ##2 power_fail;\nendproperty\nassert_p_fixed_delay_16:assert property (p_fixed_delay_16) else $error(\"\");"
    },
    {
        "id": "3_29_0119",
        "sva1": "property p_overlap_29;\n@(posedge clk)     (voltage_drop && !buck_en) |-> buck_boost\nendproperty",
        "sva2": "property p_overlap_29;\n@(posedge clk)         (voltage_drop && !buck_en) |-> buck_boost;\nendproperty\nassert_p_overlap_29:assert property (p_overlap_29) else $error(\"\");"
    },
    {
        "id": "1_23_0069",
        "sva1": "property p_fixed_delay_23;\n@(posedge clk) (encryption_start && key_loaded) |-> ##8 data_encrypted;\nendproperty",
        "sva2": "property p_fixed_delay_23;\n@(posedge clk)         (encryption_start && key_loaded) |-> ##8 data_encrypted;\nendproperty\nassert_p_fixed_delay_23:assert property (p_fixed_delay_23) else $error(\"\");"
    },
    {
        "id": "3_30_0136",
        "sva1": "property p_overlap_30;\n@(posedge clk)     (sensor_alert && !snooze) |-> wakeup_signal\nendproperty",
        "sva2": "property p_overlap_30;\n@(posedge clk)         (sensor_alert && !snooze) |-> wakeup_signal;\nendproperty\nassert_p_overlap_30:assert property (p_overlap_30) else $error(\"\");"
    },
    {
        "id": "3_31_0105",
        "sva1": "property p_overlap_31;\n@(posedge clk)     (debug_halt && debug_en) |-> debug_ack\nendproperty",
        "sva2": "property p_overlap_31;\n@(posedge clk)         (debug_halt && debug_en) |-> debug_ack;\nendproperty\nassert_p_overlap_31:assert property (p_overlap_31) else $error(\"\");"
    },
    {
        "id": "1_32_0061",
        "sva1": "property p_fixed_delay_32;\n@(posedge clk) (data_request && buffer_ready) |-> ##3 data_available;\nendproperty",
        "sva2": "property p_fixed_delay_32;\n@(posedge clk)         (data_request && buffer_ready) |-> ##3 data_available;\nendproperty\nassert_p_fixed_delay_32:assert property (p_fixed_delay_32) else $error(\"\");"
    },
    {
        "id": "1_41_0075",
        "sva1": "property p_fixed_delay_41;\n@(posedge clk) (packet_received && crc_check) |-> ##3 packet_valid;\nendproperty",
        "sva2": "property p_fixed_delay_41;\n@(posedge clk)         (packet_received && crc_check) |-> ##3 packet_valid;\nendproperty\nassert_p_fixed_delay_41:assert property (p_fixed_delay_41) else $error(\"\");"
    },
    {
        "id": "3_38_0143",
        "sva1": "property p_overlap_38;\n@(posedge clk)     (bit_error && ecc_en) |-> ecc_trigger\nendproperty",
        "sva2": "property p_overlap_38;\n@(posedge clk)         (bit_error && ecc_en) |-> ecc_trigger;\nendproperty\nassert_p_overlap_38:assert property (p_overlap_38) else $error(\"\");"
    },
    {
        "id": "3_5_0091",
        "sva1": "property p_overlap_5;\n@(posedge clk)     (wr_en && full) |-> overflow\nendproperty",
        "sva2": "property p_overlap_5;\n@(posedge clk)         wr_en && full |-> overflow;\nendproperty\nassert_p_overlap_5:assert property (p_overlap_5) else $error(\"\");"
    },
    {
        "id": "1_46_0009",
        "sva1": "property p_fixed_delay_46;\n@(posedge clk) (signal_edge && capture_en) |-> ##2 data_captured;\nendproperty",
        "sva2": "property p_fixed_delay_46;\n@(posedge clk)     signal_edge && capture_en |-> ##2 data_captured;\nendproperty\nassert_p_fixed_delay_46:assert property (p_fixed_delay_46) else $error(\"\");"
    },
    {
        "id": "3_41_0150",
        "sva1": "property p_overlap_41;\n@(posedge clk)     (power_state_trans && !stable) |-> glitch_filter\nendproperty",
        "sva2": "property p_overlap_41;\n@(posedge clk)         power_state_trans && !stable |-> glitch_filter;\nendproperty\nassert_p_overlap_41:assert property (p_overlap_41) else $error(\"\");"
    },
    {
        "id": "2_25_0005",
        "sva1": "property prop_25;\n@(posedge clk)     test_mode_entry |-> ##[5:10] test_pattern;\nendproperty",
        "sva2": "property prop_25;\n@(posedge clk)         test_mode_entry == 1'b1 |-> ##[5:10] test_pattern == 1'b1;\nendproperty\nassert_prop_25:assert property (prop_25) else $error(\"\");"
    },
    {
        "id": "2_34_0098",
        "sva1": "property prop_34;\n@(posedge clk)     temperature_high |-> ##[3:6] cooling_active;\nendproperty",
        "sva2": "property prop_34;\n@(posedge clk)         temperature_high == 1'b1 |-> ##[3:6] cooling_active == 1'b1;\nendproperty\nassert_prop_34:assert property (prop_34) else $error(\"\");"
    },
    {
        "id": "5_11_0228",
        "sva1": "property prop_11;\n@(posedge clk) $fell(interrupt_line)[*3] |-> interrupt_handled;\nendproperty",
        "sva2": "property prop_11;\n@(posedge clk)     $fell(interrupt_line)[*3] |-> interrupt_handled;\nendproperty\nassert_prop_11:assert property (prop_11) else $error(\"\");"
    },
    {
        "id": "7_2_0312",
        "sva1": "property p_rose_clk_ack;\n@(posedge clk) $rose(clk) |=> ack;\nendproperty",
        "sva2": "property p_rose_clk_ack;\n@(posedge clk)         $rose(clk) |=> ack;\nendproperty\nassert_p_rose_clk_ack:assert property (p_rose_clk_ack) else $error(\"\");"
    },
    {
        "id": "5_26_0213",
        "sva1": "property prop_26;\n@(posedge clk) (memory_initialized && !memory_error)[*5] |-> ready_for_access;\nendproperty",
        "sva2": "property prop_26;\n@(posedge clk)     (memory_initialized && !memory_error)[*5] |-> ready_for_access;\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "11_15_0504",
        "sva1": "property p_and_15;\n@(posedge clk)     (sync_pulse && locked) |-> sync_ack\nendproperty",
        "sva2": "property p_and_15;\n@(posedge clk)         (sync_pulse && locked) |-> sync_ack;\nendproperty\nassert_p_and_15:assert property (p_and_15) else $error(\"\");"
    },
    {
        "id": "14_31_0708",
        "sva1": "property p_cond_boot_sequence;\n@(posedge clk)     if(boot_mode) $rose(power_on) |-> ##[10:100] boot_complete else $rose(power_on) |-> ##[5:10] standby_mode\nendproperty",
        "sva2": "property p_cond_boot_sequence;\n@(posedge clk)     if (boot_mode)          $rose(power_on) |-> ##[10:100] boot_complete     else         $rose(power_on) |-> ##[5:10] standby_mode;\nendproperty\nassert_p_cond_boot_sequence:assert property (p_cond_boot_sequence) else $error(\"\");"
    },
    {
        "id": "10_1_0421",
        "sva1": "property p_past_data_stable_1;\n@(posedge clk)     $past(data_valid, 1) |-> data == $past(data, 1);\nendproperty",
        "sva2": "property p_past_data_stable_1;\n@(posedge clk)     $past(data_valid, 1) |-> data == $past(data, 1);\nendproperty\nassert_p_past_data_stable_1:assert property (p_past_data_stable_1) else $error(\"\");"
    },
    {
        "id": "7_38_0338",
        "sva1": "property p_rose_duty_calculate;\n@(posedge clk) $rose(duty) |=> calculate;\nendproperty",
        "sva2": "property p_rose_duty_calculate;\n@(posedge clk)     $rose(duty) |=> calculate;\nendproperty\nassert_p_rose_duty_calculate:assert property (p_rose_duty_calculate) else $error(\"\");"
    },
    {
        "id": "5_27_0235",
        "sva1": "property prop_27;\n@(posedge clk) (packet_start && !packet_abort)[*3] |-> packet_header_valid[*3];\nendproperty",
        "sva2": "property prop_27;\n@(posedge clk)         (packet_start && !packet_abort)[*3] |-> packet_header_valid[*3];\nendproperty\nassert_prop_27:assert property (prop_27) else $error(\"\");"
    },
    {
        "id": "11_18_0507",
        "sva1": "property p_and_18;\n@(posedge clk)     (tx_ready && rx_ready) && (baud_match) |-> uart_active\nendproperty",
        "sva2": "property p_and_18;\n@(posedge clk)         (tx_ready && rx_ready) && baud_match |-> uart_active;\nendproperty\nassert_p_and_18:assert property (p_and_18) else $error(\"\");"
    },
    {
        "id": "12_15_0552",
        "sva1": "property p_or_15;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_operation\nendproperty",
        "sva2": "property p_or_15;\n@(posedge clk)         (test_mode || debug_mode) |-> !normal_operation;\nendproperty\nassert_p_or_15:assert property (p_or_15) else $error(\"\");"
    },
    {
        "id": "9_14_0428",
        "sva1": "property p_stable_cfg_after_prog;\n@(posedge clk)     prog_done |=> $stable(device_cfg);\nendproperty",
        "sva2": "property p_stable_cfg_after_prog;\n@(posedge clk)         prog_done |=> $stable(device_cfg);\nendproperty\nassert_p_stable_cfg_after_prog:assert property (p_stable_cfg_after_prog) else $error(\"\");"
    },
    {
        "id": "5_50_0252",
        "sva1": "property prop_50;\n@(posedge clk) (register_renaming_active && !rename_stall)[*4] |-> rename_complete;\nendproperty",
        "sva2": "property prop_50;\n@(posedge clk)     (register_renaming_active && !rename_stall)[*4] |-> rename_complete;\nendproperty\nassert_prop_50:assert property (prop_50) else $error(\"\");"
    },
    {
        "id": "5_35_0224",
        "sva1": "property prop_35;\n@(posedge clk) (pwm_enabled && !pwm_disable)[*3] |-> pwm_output_active[*3];\nendproperty",
        "sva2": "property prop_35;\n@(posedge clk)         (pwm_enabled && !pwm_disable)[*3] |-> pwm_output_active[*3];\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "12_38_0563",
        "sva1": "property p_or_38;\n@(posedge clk)     (jitter_high || skew_high) |-> !clock_quality\nendproperty",
        "sva2": "property p_or_38;\n@(posedge clk)         (jitter_high || skew_high) |-> !clock_quality;\nendproperty\nassert_p_or_38:assert property (p_or_38) else $error(\"\");"
    },
    {
        "id": "10_49_0512",
        "sva1": "property p_past_thermal_throttle;\n@(posedge clk)     $past(temp_high, 3) |-> throttle_en;\nendproperty",
        "sva2": "property p_past_thermal_throttle;\n@(posedge clk)     $past(temp_high, 3) |-> throttle_en;\nendproperty\nassert_p_past_thermal_throttle:assert property (p_past_thermal_throttle) else $error(\"\");"
    },
    {
        "id": "8_19_0375",
        "sva1": "property p_fell_19;\n@(posedge clk) $fell(update) |-> ##2 !dirty_bit;\nendproperty",
        "sva2": "property p_fell_19;\n@(posedge clk)     $fell(update) |-> ##2 !dirty_bit;\nendproperty\nassert_p_fell_19:assert property (p_fell_19) else $error(\"\");"
    },
    {
        "id": "13_21_0608",
        "sva1": "property p_not_21;\n@(posedge clk) !(tx_busy || rx_busy) |-> ready\nendproperty",
        "sva2": "property p_not_21;\n@(posedge clk)         !(tx_busy || rx_busy) |-> ready;\nendproperty\nassert_p_not_21:assert property (p_not_21) else $error(\"\");"
    },
    {
        "id": "12_7_0558",
        "sva1": "property p_or_7;\n@(posedge clk)     $past(valid,2) || $past(valid,3) |-> current_valid\nendproperty",
        "sva2": "property p_or_7;\n@(posedge clk)         ($past(valid, 2) || $past(valid, 3)) |-> current_valid;\nendproperty\nassert_p_or_7:assert property (p_or_7) else $error(\"\");"
    },
    {
        "id": "8_13_0349",
        "sva1": "property p_fell_13;\n@(posedge clk) $fell(hold) |-> ##1 !data_valid;\nendproperty",
        "sva2": "property p_fell_13;\n@(posedge clk)         $fell(hold) |-> ##1 !data_valid;\nendproperty\nassert_p_fell_13:assert property (p_fell_13) else $error(\"\");"
    },
    {
        "id": "13_15_0650",
        "sva1": "property p_not_15;\n@(posedge clk) !(addr[7:0] == 8'hFF) |-> mem_select\nendproperty",
        "sva2": "property p_not_15;\n@(posedge clk)         !(addr[7:0] == 8'hFF) |-> mem_select;\nendproperty\nassert_p_not_15:assert property (p_not_15) else $error(\"\");"
    },
    {
        "id": "10_7_0464",
        "sva1": "property p_past_data_unchanged;\n@(posedge clk)     !$past(wr_en, 2) && !$past(wr_en, 1) |-> data_out == $past(data_out, 2);\nendproperty",
        "sva2": "property p_past_data_unchanged;\n@(posedge clk)     !$past(wr_en, 2) && !$past(wr_en, 1) |-> data_out == $past(data_out, 2);\nendproperty\nassert_p_past_data_unchanged:assert property (p_past_data_unchanged) else $error(\"\");"
    },
    {
        "id": "13_3_0573",
        "sva1": "property p_not_3;\n@(posedge clk) !(err1 || err2) |-> ready\nendproperty",
        "sva2": "property p_not_3;\n@(posedge clk)         !(err1 || err2) |-> ready;\nendproperty\nassert_p_not_3:assert property (p_not_3) else $error(\"\");"
    },
    {
        "id": "13_29_0620",
        "sva1": "property p_not_29;\n@(negedge clk) !(power_down || reset) |-> operational\nendproperty",
        "sva2": "property p_not_29;\n@(negedge clk)     !(power_down || reset) |-> operational;\nendproperty\nassert_p_not_29:assert property (p_not_29) else $error(\"\");"
    },
    {
        "id": "3_26_0138",
        "sva1": "property p_boundary_implies_capture;\n@(posedge clk) boundary_trigger |-> data_capture;\nendproperty",
        "sva2": "property p_boundary_implies_capture;\n@(posedge clk)         boundary_trigger |-> data_capture;\nendproperty\nassert_p_boundary_implies_capture:assert property (p_boundary_implies_capture) else $error(\"\");"
    },
    {
        "id": "3_24_0124",
        "sva1": "property p_voltage_ok_implies_power_on;\n@(posedge clk) voltage_stable |-> power_on;\nendproperty",
        "sva2": "property p_voltage_ok_implies_power_on;\n@(posedge clk)         voltage_stable |-> power_on;\nendproperty\nassert_p_voltage_ok_implies_power_on:assert property (p_voltage_ok_implies_power_on) else $error(\"\");"
    },
    {
        "id": "10_16_0457",
        "sva1": "property p_past_handshake_complete;\n@(posedge clk)     $past(req, 2) && $past(ack, 1) |-> !req;\nendproperty",
        "sva2": "property p_past_handshake_complete;\n@(posedge clk)         ($past(req, 2) && $past(ack, 1)) |-> !req;\nendproperty\nassert_p_past_handshake_complete:assert property (p_past_handshake_complete) else $error(\"\");"
    },
    {
        "id": "1_1_0060",
        "sva1": "property p_fixed_delay_1;\n@(posedge clk) $rose(req) |-> ##3 ack;\nendproperty",
        "sva2": "property p_fixed_delay_1;\n@(posedge clk)     $rose(req) |-> ##3 ack;\nendproperty\nassert_p_fixed_delay_1:assert property (p_fixed_delay_1) else $error(\"\");"
    },
    {
        "id": "1_11_0030",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk) (fifo_pop && !fifo_empty) |-> ##2 fifo_level_dec;\nendproperty",
        "sva2": "property p_fixed_delay_11;\n@(posedge clk)         (fifo_pop && !fifo_empty) |-> ##2 fifo_level_dec;\nendproperty\nassert_p_fixed_delay_11:assert property (p_fixed_delay_11) else $error(\"\");"
    },
    {
        "id": "1_12_0063",
        "sva1": "property p_fixed_delay_12;\n@(posedge clk) (timeout_start && !timeout_clear) |-> ##8 timeout_event;\nendproperty",
        "sva2": "property p_fixed_delay_12;\n@(posedge clk)         (timeout_start && !timeout_clear) |-> ##8 timeout_event;\nendproperty\nassert_p_fixed_delay_12:assert property (p_fixed_delay_12) else $error(\"\");"
    },
    {
        "id": "3_31_0129",
        "sva1": "property p_sample_implies_convert;\n@(posedge clk) sample_ready |-> start_conversion;\nendproperty",
        "sva2": "property p_sample_implies_convert;\n@(posedge clk)         sample_ready == 1'b1 |-> start_conversion == 1'b1;\nendproperty\nassert_p_sample_implies_convert:assert property (p_sample_implies_convert) else $error(\"\");"
    },
    {
        "id": "15_16_0687",
        "sva1": "property p_reset_disable_16;\n@(posedge clk) disable iff(low_power_mode)     $fell(interrupt) |-> !interrupt_pending;\nendproperty",
        "sva2": "property p_reset_disable_16;\n@(posedge clk) disable iff (low_power_mode)     $fell(interrupt) |-> !interrupt_pending;\nendproperty\nassert_p_reset_disable_16:assert property (p_reset_disable_16) else $error(\"\");"
    },
    {
        "id": "3_36_0118",
        "sva1": "property p_decompression_implies_process;\n@(posedge clk) decompression_done |-> process_data;\nendproperty",
        "sva2": "property p_decompression_implies_process;\n@(posedge clk)         decompression_done == 1'b1 |-> process_data == 1'b1;\nendproperty\nassert_p_decompression_implies_process:assert property (p_decompression_implies_process) else $error(\"\");"
    },
    {
        "id": "3_3_0091",
        "sva1": "property p_start_implies_ack;\n@(posedge clk) transaction_start |-> immediate_ack;\nendproperty",
        "sva2": "property p_start_implies_ack;\n@(posedge clk)         transaction_start == 1'b1 |-> immediate_ack == 1'b1;\nendproperty\nassert_p_start_implies_ack:assert property (p_start_implies_ack) else $error(\"\");"
    },
    {
        "id": "1_9_0134",
        "sva1": "property p_fixed_delay_9;\n@(posedge clk) (sync_pulse && enabled) |-> ##5 sync_done;\nendproperty",
        "sva2": "property p_fixed_delay_9;\n@(posedge clk)         (sync_pulse && enabled) |-> ##5 sync_done;\nendproperty\nassert_p_fixed_delay_9:assert property (p_fixed_delay_9) else $error(\"\");"
    },
    {
        "id": "1_33_0747",
        "sva1": "property p_fixed_delay_33;\n@(posedge clk) (freq_switch && pll_locked) |-> ##12 new_freq_stable;\nendproperty",
        "sva2": "property p_fixed_delay_33;\n@(posedge clk)     (freq_switch && pll_locked) |-> ##12 new_freq_stable;\nendproperty\nassert_p_fixed_delay_33:assert property (p_fixed_delay_33) else $error(\"\");"
    },
    {
        "id": "3_45_0172",
        "sva1": "property p_dll_locked_implies_normal;\n@(posedge clk) dll_locked |-> normal_operation;\nendproperty",
        "sva2": "property p_dll_locked_implies_normal;\n@(posedge clk)         dll_locked == 1'b1 |-> normal_operation == 1'b1;\nendproperty\nassert_p_dll_locked_implies_normal:assert property (p_dll_locked_implies_normal) else $error(\"\");"
    },
    {
        "id": "3_46_0142",
        "sva1": "property p_calibration_start_implies_wait;\n@(posedge clk) calibration_start |-> wait_cycles;\nendproperty",
        "sva2": "property p_calibration_start_implies_wait;\n@(posedge clk)         calibration_start == 1'b1 |-> wait_cycles == 1'b1;\nendproperty\nassert_p_calibration_start_implies_wait:assert property (p_calibration_start_implies_wait) else $error(\"\");"
    },
    {
        "id": "3_7_0094",
        "sva1": "property p_crc_error_implies_retry;\n@(posedge clk) crc_error |-> retry_request;\nendproperty",
        "sva2": "property p_crc_error_implies_retry;\n@(posedge clk)         crc_error == 1'b1 |-> retry_request == 1'b1;\nendproperty\nassert_p_crc_error_implies_retry:assert property (p_crc_error_implies_retry) else $error(\"\");"
    },
    {
        "id": "2_24_0028",
        "sva1": "property prop_24;\n@(posedge clk)     freq_switch |-> ##[10:20] pll_locked\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)     freq_switch == 1'b1 |-> ##[10:20] pll_locked == 1'b1;\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "2_36_0088",
        "sva1": "property prop_36;\n@(posedge clk)     ecc_correct |-> ##[8:16] data_corrected\nendproperty",
        "sva2": "property prop_36;\n@(posedge clk)     ecc_correct == 1'b1 |-> ##[8:16] data_corrected == 1'b1;\nendproperty\nassert_prop_36:assert property (prop_36) else $error(\"\");"
    },
    {
        "id": "7_37_0329",
        "sva1": "property p_rose_wait_go;\n@(posedge clk) $rose(wait_sig) |-> go;\nendproperty",
        "sva2": "property p_rose_wait_go;\n@(posedge clk)         $rose(wait_sig) |-> go;\nendproperty\nassert_p_rose_wait_go:assert property (p_rose_wait_go) else $error(\"\");"
    },
    {
        "id": "3_8_0113",
        "sva1": "property p_full_implies_stop;\n@(posedge clk) buffer_full |-> write_stop;\nendproperty",
        "sva2": "property p_full_implies_stop;\n@(posedge clk)         buffer_full == 1'b1 |-> write_stop == 1'b1;\nendproperty\nassert_p_full_implies_stop:assert property (p_full_implies_stop) else $error(\"\");"
    },
    {
        "id": "5_27_0223",
        "sva1": "property p_27;\n@(posedge clk)     (pll_lock[*5]) |-> ##5 pll_stable\nendproperty",
        "sva2": "property p_27;\n@(posedge clk)     pll_lock[*5] |-> ##5 pll_stable;\nendproperty\nassert_p_27:assert property (p_27) else $error(\"\");"
    },
    {
        "id": "5_48_0230",
        "sva1": "property p_48;\n@(posedge clk)     (temp_alert[*2]) |-> ##2 temp_normal\nendproperty",
        "sva2": "property p_48;\n@(posedge clk)     temp_alert[*2] |-> ##2 temp_normal;\nendproperty\nassert_p_48:assert property (p_48) else $error(\"\");"
    },
    {
        "id": "5_12_0196",
        "sva1": "property p_12;\n@(posedge clk)     (sop && !eop)[*2] |-> ##2 eop\nendproperty",
        "sva2": "property p_12;\n@(posedge clk)     (sop && !eop)[*2] |-> ##2 eop;\nendproperty\nassert_p_12:assert property (p_12) else $error(\"\");"
    },
    {
        "id": "7_30_0321",
        "sva1": "property p_rose_debug_en_debug_data;\n@(posedge clk) $rose(debug_en) |=> debug_data;\nendproperty",
        "sva2": "property p_rose_debug_en_debug_data;\n@(posedge clk)     $rose(debug_en) |=> debug_data;\nendproperty\nassert_p_rose_debug_en_debug_data:assert property (p_rose_debug_en_debug_data) else $error(\"\");"
    },
    {
        "id": "6_4_0237",
        "sva1": "property p_var_rep_4;\n@(posedge clk)     data_ready[*4:10] |-> ##2 fifo_full\nendproperty",
        "sva2": "property p_var_rep_4;\n@(posedge clk)         data_ready[*4:10] |-> ##2 fifo_full;\nendproperty\nassert_p_var_rep_4:assert property (p_var_rep_4) else $error(\"\");"
    },
    {
        "id": "8_32_0351",
        "sva1": "property p_fell_reset_phase_complete;\n@(posedge clk)     $fell(reset_phase) |-> ##1 normal_operation;\nendproperty",
        "sva2": "property p_fell_reset_phase_complete;\n@(posedge clk)         $fell(reset_phase) |-> ##1 normal_operation;\nendproperty\nassert_p_fell_reset_phase_complete:assert property (p_fell_reset_phase_complete) else $error(\"\");"
    },
    {
        "id": "8_46_0394",
        "sva1": "property p_fell_voltage_drop_check;\n@(posedge clk)     $fell(voltage_ok) |-> ##1 voltage_drop;\nendproperty",
        "sva2": "property p_fell_voltage_drop_check;\n@(posedge clk)         $fell(voltage_ok) |-> ##1 voltage_drop;\nendproperty\nassert_p_fell_voltage_drop_check:assert property (p_fell_voltage_drop_check) else $error(\"\");"
    },
    {
        "id": "11_16_0498",
        "sva1": "property sdio_cmd_response_timeout;\n@(posedge clk_sdio)     cmd_sent && !cmd_busy |-> ##[8:64] response_received || timeout_error\nendproperty",
        "sva2": "property sdio_cmd_response_timeout;\n@(posedge clk_sdio)     (cmd_sent && !cmd_busy) |-> ##[8:64] (response_received || timeout_error);\nendproperty\nassert_sdio_cmd_response_timeout:assert property (sdio_cmd_response_timeout) else $error(\"\");"
    },
    {
        "id": "11_20_0515",
        "sva1": "property adc_conversion_complete_check;\n@(posedge clk_adc)     conv_start && !adc_busy |-> ##[10:20] data_valid && !overflow\nendproperty",
        "sva2": "property adc_conversion_complete_check;\n@(posedge clk_adc)     (conv_start && !adc_busy) |-> ##[10:20] (data_valid && !overflow);\nendproperty\nassert_adc_conversion_complete_check:assert property (adc_conversion_complete_check) else $error(\"\");"
    },
    {
        "id": "11_26_0510",
        "sva1": "property dma_transfer_complete_check;\n@(posedge clk_dma)     dma_en && !abort_req |-> ##[16:256] done_int && !error_status\nendproperty",
        "sva2": "property dma_transfer_complete_check;\n@(posedge clk_dma)         (dma_en && !abort_req) |-> ##[16:256] (done_int && !error_status);\nendproperty\nassert_dma_transfer_complete_check:assert property (dma_transfer_complete_check) else $error(\"\");"
    },
    {
        "id": "1_27_0083",
        "sva1": "property crypto_hash_complete;\n@(posedge clk_crypto)      $rose(hash_start) |-> ##16 hash_done ##1 digest_match\nendproperty",
        "sva2": "property crypto_hash_complete;\n@(posedge clk_crypto)     $rose(hash_start) |-> ##16 hash_done ##1 digest_match;\nendproperty\nassert_crypto_hash_complete:assert property (crypto_hash_complete) else $error(\"\");"
    },
    {
        "id": "11_47_0534",
        "sva1": "property clock_monitor_failure_check;\n@(posedge clk_ref)     monitor_en && !calibration_mode |-> ##[4:8] $stable(clock_status) || fail_detected\nendproperty",
        "sva2": "property clock_monitor_failure_check;\n@(posedge clk_ref)     (monitor_en && !calibration_mode) |-> ##[4:8] ($stable(clock_status) || fail_detected);\nendproperty\nassert_clock_monitor_failure_check:assert property (clock_monitor_failure_check) else $error(\"\");"
    },
    {
        "id": "11_44_0547",
        "sva1": "property firmware_update_signature_check;\n@(posedge clk_fw)     fw_update_start && !rollback_prevented |-> ##[64:128] update_done && !signature_fail\nendproperty",
        "sva2": "property firmware_update_signature_check;\n@(posedge clk_fw)         (fw_update_start && !rollback_prevented) |-> ##[64:128] (update_done && !signature_fail);\nendproperty\nassert_firmware_update_signature_check:assert property (firmware_update_signature_check) else $error(\"\");"
    },
    {
        "id": "15_10_0706",
        "sva1": "property power_state_check_10;\n@(posedge clk_pwr) disable iff(force_wakeup)     sleep_request |-> ##[3:8] deep_sleep_entry ##1 (voltage_level == low_power_mode)\nendproperty",
        "sva2": "property power_state_check_10;\n@(posedge clk_pwr) disable iff (force_wakeup)     sleep_request |-> ##[3:8] deep_sleep_entry ##1 (voltage_level == low_power_mode);\nendproperty\nassert_power_state_check_10:assert property (power_state_check_10) else $error(\"\");"
    },
    {
        "id": "11_12_0505",
        "sva1": "property spi_data_phase_validation;\n@(posedge clk_spi)     csb_asserted && sck_active |-> ##1 mosi_data == $past(miso_data, 2)\nendproperty",
        "sva2": "property spi_data_phase_validation;\n@(posedge clk_spi)     (csb_asserted && sck_active) |-> ##1 (mosi_data == $past(miso_data, 2));\nendproperty\nassert_spi_data_phase_validation:assert property (spi_data_phase_validation) else $error(\"\");"
    },
    {
        "id": "11_17_0509",
        "sva1": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)     tms_high && tdi_valid |-> ##1 $changed(tap_state) && !bypass_mode\nendproperty",
        "sva2": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)         tms_high && tdi_valid |-> ##1 ($changed(tap_state) && !bypass_mode);\nendproperty\nassert_jtag_tap_state_machine_check:assert property (jtag_tap_state_machine_check) else $error(\"\");"
    },
    {
        "id": "3_14_0091",
        "sva1": "property pwm_period_edge_check;\n@(posedge clk_pwm)     pwm_period_start |-> ##[20:25] pwm_period_end ##0 pwm_duty_valid\nendproperty",
        "sva2": "property pwm_period_edge_check;\n@(posedge clk_pwm)     pwm_period_start == 1'b1 |-> ##[20:25] pwm_period_end ##0 pwm_duty_valid;\nendproperty\nassert_pwm_period_edge_check:assert property (pwm_period_edge_check) else $error(\"\");"
    },
    {
        "id": "15_38_0746",
        "sva1": "property rf_transceiver_check_38;\n@(posedge clk_rf) disable iff(rf_disabled)     tx_enable |-> ##[5:10] rx_enable ##1 (frequency_synth == programmed_freq)\nendproperty",
        "sva2": "property rf_transceiver_check_38;\n@(posedge clk_rf) disable iff (rf_disabled)     tx_enable == 1'b1 |-> ##[5:10] rx_enable ##1 (frequency_synth == programmed_freq);\nendproperty\nassert_rf_transceiver_check_38:assert property (rf_transceiver_check_38) else $error(\"\");"
    },
    {
        "id": "11_25_0543",
        "sva1": "property rtc_alarm_check;\n@(posedge clk_rtc)     (current_time == alarm_time) && alarm_enabled |-> ##1 alarm_trigger\nendproperty",
        "sva2": "property rtc_alarm_check;\n@(posedge clk_rtc)     (current_time == alarm_time) && alarm_enabled |-> ##1 alarm_trigger;\nendproperty\nassert_rtc_alarm_check:assert property (rtc_alarm_check) else $error(\"\");"
    },
    {
        "id": "11_11_0510",
        "sva1": "property dram_refresh_window;\n@(posedge clk_dram_ctrl)     (refresh_req && !self_refresh) && !active_banks |-> ##[100:200] refresh_ack\nendproperty",
        "sva2": "property dram_refresh_window;\n@(posedge clk_dram_ctrl)         (refresh_req && !self_refresh && !active_banks) |-> ##[100:200] refresh_ack;\nendproperty\nassert_dram_refresh_window:assert property (dram_refresh_window) else $error(\"\");"
    },
    {
        "id": "7_13_0317",
        "sva1": "property p_i2c_edge_det_start_condition;\n@(posedge i2c_clk)     $rose(i2c_sda_in) |-> ##1 i2c_scl_high ##[2:3] $fell(i2c_sda_in)\nendproperty",
        "sva2": "property p_i2c_edge_det_start_condition;\n@(posedge i2c_clk)     $rose(i2c_sda_in) |-> ##1 i2c_scl_high ##[2:3] $fell(i2c_sda_in);\nendproperty\nassert_p_i2c_edge_det_start_condition:assert property (p_i2c_edge_det_start_condition) else $error(\"\");"
    },
    {
        "id": "6_44_0308",
        "sva1": "property usb_phy_reset_check;\n@(posedge clk_usb_phy)      phy_reset[*3:6] |-> ##[2:4] phy_ready[*1:3]\nendproperty",
        "sva2": "property usb_phy_reset_check;\n@(posedge clk_usb_phy)     phy_reset[*3:6] |-> ##[2:4] phy_ready[*1:3];\nendproperty\nassert_usb_phy_reset_check:assert property (usb_phy_reset_check) else $error(\"\");"
    },
    {
        "id": "11_44_0529",
        "sva1": "property video_line_buffer;\n@(posedge clk_video_processing)     (line_start && !buffer_empty) && pixel_valid |-> ##[1280:1920] line_end\nendproperty",
        "sva2": "property video_line_buffer;\n@(posedge clk_video_processing)         (line_start && !buffer_empty) && pixel_valid |-> ##[1280:1920] line_end;\nendproperty\nassert_video_line_buffer:assert property (video_line_buffer) else $error(\"\");"
    },
    {
        "id": "11_22_0520",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_pixel)     (vsync && hsync) && (pixel_cnt == 0) |-> ##[1920:2048] next_vsync\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_pixel)     (vsync && hsync) && (pixel_cnt == 0) |-> ##[1920:2048] next_vsync;\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "6_14_0261",
        "sva1": "property voltage_droop_recovery_check;\n@(posedge clk_pmu)      vdroop_detect[*1:2] |-> ##[2:5] vdd_stable[*3:6]\nendproperty",
        "sva2": "property voltage_droop_recovery_check;\n@(posedge clk_pmu)     vdroop_detect[*1:2] |-> ##[2:5] vdd_stable[*3:6];\nendproperty\nassert_voltage_droop_recovery_check:assert property (voltage_droop_recovery_check) else $error(\"\");"
    },
    {
        "id": "10_41_0519",
        "sva1": "property multi_cycle_data_pipeline;\n@(posedge pipe_clk)     pipe_valid |-> $past(pipe_data,4) == $past(processed_data,2)\nendproperty",
        "sva2": "property multi_cycle_data_pipeline;\n@(posedge pipe_clk)         pipe_valid == 1'b1 |-> $past(pipe_data,4) == $past(processed_data,2);\nendproperty\nassert_multi_cycle_data_pipeline:assert property (multi_cycle_data_pipeline) else $error(\"\");"
    },
    {
        "id": "1_16_0047",
        "sva1": "property mipi_csi_lane_sync_check;\n@(posedge mipi_pclk)     mipi_lp00_to_lp11 && mipi_hs_mode |-> ##6 mipi_lane_sync && $onehot(mipi_byte_align)\nendproperty",
        "sva2": "property mipi_csi_lane_sync_check;\n@(posedge mipi_pclk)     (mipi_lp00_to_lp11 && mipi_hs_mode) |-> ##6 (mipi_lane_sync && $onehot(mipi_byte_align));\nendproperty\nassert_mipi_csi_lane_sync_check:assert property (mipi_csi_lane_sync_check) else $error(\"\");"
    },
    {
        "id": "2_28_0063",
        "sva1": "property usb_reset_check;\n@(posedge clk_usb)      usb_reset |-> ##[5:15] usb_reset_done\nendproperty",
        "sva2": "property usb_reset_check;\n@(posedge clk_usb)     usb_reset == 1'b1 |-> ##[5:15] usb_reset_done == 1'b1;\nendproperty\nassert_usb_reset_check:assert property (usb_reset_check) else $error(\"\");"
    },
    {
        "id": "3_29_0122",
        "sva1": "property ethernet_collision_29;\n@(posedge clk_mac)      tx_start |-> ##[1:2] (tx_done || collision_detected)\nendproperty",
        "sva2": "property ethernet_collision_29;\n@(posedge clk_mac)     tx_start == 1'b1 |-> ##[1:2] (tx_done || collision_detected);\nendproperty\nassert_ethernet_collision_29:assert property (ethernet_collision_29) else $error(\"\");"
    },
    {
        "id": "3_49_0119",
        "sva1": "property smartcard_iso_49;\n@(posedge clk_sc)      atr_received |-> ##[20:40] (pps_complete || protocol_error)\nendproperty",
        "sva2": "property smartcard_iso_49;\n@(posedge clk_sc)     atr_received == 1'b1 |-> ##[20:40] (pps_complete || protocol_error);\nendproperty\nassert_smartcard_iso_49:assert property (smartcard_iso_49) else $error(\"\");"
    },
    {
        "id": "1_43_0030",
        "sva1": "property nand_ecc_correction_check;\n@(posedge nand_clk_50mhz)     $rose(nand_ecc_enable) && nand_read_active |-> ##9 nand_ecc_corrected && $stable(nand_ecc_count)\nendproperty",
        "sva2": "property nand_ecc_correction_check;\n@(posedge nand_clk_50mhz)     ($rose(nand_ecc_enable) && nand_read_active) |-> ##9 (nand_ecc_corrected && $stable(nand_ecc_count));\nendproperty\nassert_nand_ecc_correction_check:assert property (nand_ecc_correction_check) else $error(\"\");"
    },
    {
        "id": "1_39_0016",
        "sva1": "property hdmi_hpd_pulse_check;\n@(posedge hdmi_clk_148mhz)     $rose(hdmi_hpd_pulse) && hdmi_power_on |-> ##5 hdmi_hpd_status && $stable(hdmi_ddc_busy)\nendproperty",
        "sva2": "property hdmi_hpd_pulse_check;\n@(posedge hdmi_clk_148mhz)     ($rose(hdmi_hpd_pulse) && hdmi_power_on) |-> ##5 (hdmi_hpd_status && $stable(hdmi_ddc_busy));\nendproperty\nassert_hdmi_hpd_pulse_check:assert property (hdmi_hpd_pulse_check) else $error(\"\");"
    },
    {
        "id": "1_33_0038",
        "sva1": "property i2s_fifo_full_check;\n@(posedge i2s_clk)     $rose(i2s_fifo_wr_en) && !i2s_fifo_full |-> ##2 i2s_fifo_almost_full && $stable(i2s_sample_data)\nendproperty",
        "sva2": "property i2s_fifo_full_check;\n@(posedge i2s_clk)     ($rose(i2s_fifo_wr_en) && !i2s_fifo_full) |-> ##2 (i2s_fifo_almost_full && $stable(i2s_sample_data));\nendproperty\nassert_i2s_fifo_full_check:assert property (i2s_fifo_full_check) else $error(\"\");"
    },
    {
        "id": "2_15_0011",
        "sva1": "property adc_conversion_check;\n@(posedge clk_adc)      adc_start |-> ##[3:9] adc_done\nendproperty",
        "sva2": "property adc_conversion_check;\n@(posedge clk_adc)     adc_start == 1'b1 |-> ##[3:9] adc_done == 1'b1;\nendproperty\nassert_adc_conversion_check:assert property (adc_conversion_check) else $error(\"\");"
    },
    {
        "id": "1_6_0037",
        "sva1": "property i2c_start_stop_check;\n@(posedge i2c_scl)     $fell(i2c_sda) && i2c_scl_high |-> ##2 i2c_start_detected ##1 !i2c_stop_detected\nendproperty",
        "sva2": "property i2c_start_stop_check;\n@(posedge i2c_scl)     ($fell(i2c_sda) && i2c_scl_high) |-> ##2 i2c_start_detected ##1 !i2c_stop_detected;\nendproperty\nassert_i2c_start_stop_check:assert property (i2c_start_stop_check) else $error(\"\");"
    },
    {
        "id": "3_50_0124",
        "sva1": "property zigbee_ack_50;\n@(posedge clk_zigbee)      tx_complete |-> ##[2:5] (ack_received || csma_fail)\nendproperty",
        "sva2": "property zigbee_ack_50;\n@(posedge clk_zigbee)     tx_complete == 1'b1 |-> ##[2:5] (ack_received || csma_fail);\nendproperty\nassert_zigbee_ack_50:assert property (zigbee_ack_50) else $error(\"\");"
    },
    {
        "id": "10_23_0464",
        "sva1": "property p_i2c_start_condition;\n@(posedge i2c_clk)     $fell(sda_line) && scl_high |-> ##1 ($past(sda_line,2) == 1'b1) ##0 start_detected\nendproperty",
        "sva2": "property p_i2c_start_condition;\n@(posedge i2c_clk)     ($fell(sda_line) && scl_high) |-> ##1 ($past(sda_line, 2) == 1'b1) ##0 start_detected;\nendproperty\nassert_p_i2c_start_condition:assert property (p_i2c_start_condition) else $error(\"\");"
    },
    {
        "id": "6_42_0272",
        "sva1": "property memory_ecc_check;\n@(posedge clk_ecc)      mem_read[*4:8] |-> ##[2:3] ecc_status[*1:2]\nendproperty",
        "sva2": "property memory_ecc_check;\n@(posedge clk_ecc)     mem_read[*4:8] |-> ##[2:3] ecc_status[*1:2];\nendproperty\nassert_memory_ecc_check:assert property (memory_ecc_check) else $error(\"\");"
    },
    {
        "id": "150_6_1147",
        "sva1": "property pipeline_stall_prop;\n@(posedge core_clk)     disable iff(scan_enable)     pipeline_stall |=> ##1 !data_forward_en;\nendproperty",
        "sva2": "property p_Pipeline_Stall_No_Forward;\n@(posedge core_clk) disable iff (scan_enable)    pipeline_stall |=> ##1 !data_forward_en\nendproperty\nassert_p_Pipeline_Stall_No_Forward:assert property (p_Pipeline_Stall_No_Forward) else $error(\"\");"
    },
    {
        "id": "2_15_0020",
        "sva1": "property bus_arbitration_check_15;\n@(posedge clk_bus)      bus_request |-> ##[1:8] bus_grant || bus_timeout\nendproperty",
        "sva2": "property bus_arbitration_check_15;\n@(posedge clk_bus)         bus_request == 1'b1 |-> ##[1:8] (bus_grant || bus_timeout);\nendproperty\nassert_bus_arbitration_check_15:assert property (bus_arbitration_check_15) else $error(\"\");"
    },
    {
        "id": "1_48_0024",
        "sva1": "property video_frame_buffer_check;\n@(posedge video_clk_74mhz)     $rose(video_frame_start) && video_vsync_active |-> ##1024 video_frame_end && $stable(video_line_count)\nendproperty",
        "sva2": "property video_frame_buffer_check;\n@(posedge video_clk_74mhz)     ($rose(video_frame_start) && video_vsync_active) |-> ##1024 (video_frame_end && $stable(video_line_count));\nendproperty\nassert_video_frame_buffer_check:assert property (video_frame_buffer_check) else $error(\"\");"
    },
    {
        "id": "222_3_1845",
        "sva1": "property ack_within_cycles;\n@(posedge clk)     $fell(req_) |=> ##[1:8] ack_;\nendproperty",
        "sva2": "property p_fell_req_ack;\n@(posedge clk)        $fell(req_) |=> ##[1:8] ack_\nendproperty\nassert_p_fell_req_ack:assert property (p_fell_req_ack) else $error(\"\");"
    },
    {
        "id": "179_5_1429",
        "sva1": "property dma_req_until_ack;\n@(posedge clk)     dma_req_i |-> dma_req_i throughout dma_ack_o[->1];\nendproperty",
        "sva2": "property p_dma_req_ack;\n@(posedge clk)        dma_req_i == 1'b1 |-> dma_req_i throughout dma_ack_o[->1]\nendproperty\nassert_p_dma_req_ack:assert property (p_dma_req_ack) else $error(\"\");"
    },
    {
        "id": "3_45_0091",
        "sva1": "property p_non_overlap_15;\n@(posedge clk)     (encrypt_start && key_loaded) |=> ##12 encrypt_done;\nendproperty",
        "sva2": "property p_encrypt_done_after_start;\n@(posedge clk)     (encrypt_start && key_loaded) |=> ##12 encrypt_done;\nendproperty\nassert_p_encrypt_done_after_start:assert property (p_encrypt_done_after_start) else $error(\"\");"
    },
    {
        "id": "118_10_0888",
        "sva1": "property period_jitter_ratio_check;\n@(posedge clk_signal)     $changed(period) |-> ##1 (jitter_peak_to_peak < ($past(period)>>4));\nendproperty",
        "sva2": "property p_Jitter_Check;\n@(posedge clk_signal)    $changed(period) |-> ##1 (jitter_peak_to_peak < ($past(period)>>4))\nendproperty\nassert_p_Jitter_Check:assert property (p_Jitter_Check) else $error(\"\");"
    },
    {
        "id": "187_1_1508",
        "sva1": "property fifo_full_check;\n@(posedge clk)     (wr_ptr == rd_ptr + depth_minus_1) |-> !(wr_en && !rd_en);\nendproperty",
        "sva2": "property p_WrPtrRdPtrCheck;\n@(posedge clk)    (wr_ptr == (rd_ptr + depth_minus_1)) |-> !(wr_en && !rd_en)\nendproperty\nassert_p_WrPtrRdPtrCheck:assert property (p_WrPtrRdPtrCheck) else $error(\"\");"
    },
    {
        "id": "3_52_0121",
        "sva1": "property p_non_overlap_22;\n@(posedge clk)     (dram_refresh && !low_power_mode) |=> ##15 refresh_complete;\nendproperty",
        "sva2": "property p_Refresh_Complete_After_Trigger;\n@(posedge clk)         (dram_refresh && !low_power_mode) |=> ##15 refresh_complete;\nendproperty\nassert_p_Refresh_Complete_After_Trigger:assert property (p_Refresh_Complete_After_Trigger) else $error(\"\");"
    },
    {
        "id": "190_5_1551",
        "sva1": "property lo_pri_req_persistence;\n@(posedge clk_arb)     lo_pri_req |-> lo_pri_req until lo_pri_grant;\nendproperty",
        "sva2": "property p_lo_pri_req_grant;\n@(posedge clk_arb)    lo_pri_req == 1'b1 |-> lo_pri_req until lo_pri_grant\nendproperty\nassert_p_lo_pri_req_grant:assert property (p_lo_pri_req_grant) else $error(\"\");"
    },
    {
        "id": "4_4_0048",
        "sva1": "property p_wr_attempt_while_full;\n\n    @(posedge clk) disable iff (!rst_n)\n    fifo_full && wr_en |-> $past(!wr_en, 1);\n\nendproperty",
        "sva2": "property p_fifo_full_wr_en;\n@(posedge clk) disable iff (!rst_n)    (fifo_full && wr_en) |-> $past(!wr_en, 1)\nendproperty\nassert_p_fifo_full_wr_en:assert property (p_fifo_full_wr_en) else $error(\"\");"
    },
    {
        "id": "217_4_1799",
        "sva1": "property interrupt_ack_sequence;\n@(posedge clk)     $rose(irq_req) |-> ##[1:3] $rose(irq_ack);\nendproperty",
        "sva2": "property p_irq_ack_after_req;\n@(posedge clk)        $rose(irq_req) |-> ##[1:3] $rose(irq_ack)\nendproperty\nassert_p_irq_ack_after_req:assert property (p_irq_ack_after_req) else $error(\"\");"
    },
    {
        "id": "143_9_1073",
        "sva1": "property readout_time_non_zero;\n@(posedge clk_sys)     (pulse[->5] |-> $past(readout_time) > 0);\nendproperty",
        "sva2": "property p_Pulse_Readout_Time_Check;\n@(posedge clk_sys)        pulse[->5] |-> $past(readout_time) > 0\nendproperty\nassert_p_Pulse_Readout_Time_Check:assert property (p_Pulse_Readout_Time_Check) else $error(\"\");"
    },
    {
        "id": "3_32_0085",
        "sva1": "property p_non_overlap_2;\n@(posedge clk)     start_transaction |=> ##1 data_valid;\nendproperty",
        "sva2": "property p_start_transaction_data_valid;\n@(posedge clk)         start_transaction == 1'b1 |=> ##1 data_valid == 1'b1;\nendproperty\nassert_p_start_transaction_data_valid:assert property (p_start_transaction_data_valid) else $error(\"\");"
    },
    {
        "id": "218_9_1818",
        "sva1": "property reset_propagation;\n@(posedge clk_sys)      sys_reset |=> ##1 $fell(module_active)[*3];\nendproperty",
        "sva2": "property p_module_active_fell_after_reset;\n@(posedge clk_sys)        sys_reset |=> ##1 $fell(module_active)[*3]\nendproperty\nassert_p_module_active_fell_after_reset:assert property (p_module_active_fell_after_reset) else $error(\"\");"
    },
    {
        "id": "26_2_0199",
        "sva1": "property rvalid_unknown_implies_rready_low;\n\n    @(posedge clk) disable iff (!rst_n)\n    $isunknown(rvalid) |-> !rready;\n\nendproperty",
        "sva2": "property p_unknown_rvalid_check;\n@(posedge clk) disable iff (!rst_n)    $isunknown(rvalid) |-> !rready\nendproperty\nassert_p_unknown_rvalid_check:assert property (p_unknown_rvalid_check) else $error(\"\");"
    },
    {
        "id": "3_39_0093",
        "sva1": "property p_non_overlap_9;\n@(posedge clk)     (cache_miss && cache_enable) |=> ##10 cache_fill_done;\nendproperty",
        "sva2": "property p_cache_fill_after_miss;\n@(posedge clk)         (cache_miss && cache_enable) |=> ##10 cache_fill_done;\nendproperty\nassert_p_cache_fill_after_miss:assert property (p_cache_fill_after_miss) else $error(\"\");"
    },
    {
        "id": "3_44_0102",
        "sva1": "property p_non_overlap_14;\n@(posedge clk)     (write_back && dirty_bit) |=> ##7 write_back_complete;\nendproperty",
        "sva2": "property p_Write_Back_Complete;\n@(posedge clk)         (write_back && dirty_bit) |=> ##7 write_back_complete;\nendproperty\nassert_p_Write_Back_Complete:assert property (p_Write_Back_Complete) else $error(\"\");"
    },
    {
        "id": "204_3_1681",
        "sva1": "property fifo_overflow_prot;\n@(posedge clk)     $rose(fifo_full) |->      ##1 !fifo_write_en until $fell(fifo_full);\nendproperty",
        "sva2": "property p_Fifo_Write_Disable_When_Full;\n@(posedge clk)        $rose(fifo_full) |-> ##1 (!fifo_write_en) until $fell(fifo_full)\nendproperty\nassert_p_Fifo_Write_Disable_When_Full:assert property (p_Fifo_Write_Disable_When_Full) else $error(\"\");"
    },
    {
        "id": "25_2_0184",
        "sva1": "property wvalid_change_requires_awvalid;\n\n    @(posedge clk) $changed(wvalid) |-> $past(awvalid);\n\nendproperty",
        "sva2": "property p_wvalid_change_implies_past_awvalid;\n@(posedge clk)        $changed(wvalid) |-> $past(awvalid)\nendproperty\nassert_p_wvalid_change_implies_past_awvalid:assert property (p_wvalid_change_implies_past_awvalid) else $error(\"\");"
    },
    {
        "id": "243_5_2092",
        "sva1": "property mask_en_hold_after_req;\n@(posedge clk)     $rose(int_req) && mask_en |=> mask_en throughout ##1 $rose(masked_status);\nendproperty",
        "sva2": "property p_Mask_Status_After_Request;\n@(posedge clk)    ($rose(int_req) && mask_en) |=> (mask_en throughout ##1 $rose(masked_status))\nendproperty\nassert_p_Mask_Status_After_Request:assert property (p_Mask_Status_After_Request) else $error(\"\");"
    },
    {
        "id": "20_6_0161",
        "sva1": "property parity_behavior_combined;\n\n    @(posedge clk) $changed(data_in) |=> (parity_out == ^$past(data_in));\n\nendproperty",
        "sva2": "property p_Parity_Check;\n@(posedge clk)    $changed(data_in) |=> (parity_out == ^$past(data_in))\nendproperty\nassert_p_Parity_Check:assert property (p_Parity_Check) else $error(\"\");"
    },
    {
        "id": "7_20_0239",
        "sva1": "property p_stable_test_mode;\n@(posedge clk) test_mode_enable |-> $stable(test_config)[*6];\nendproperty",
        "sva2": "property p_test_mode_stable_config;\n@(posedge clk)     test_mode_enable == 1'b1 |-> $stable(test_config)[*6];\nendproperty\nassert_p_test_mode_stable_config:assert property (p_test_mode_stable_config) else $error(\"\");"
    },
    {
        "id": "47_3_0348",
        "sva1": "property tensor_load_stable_before_rise;\n@(posedge clk)\n    $rose(tensor_load) |-> $stable(stride) throughout (1'b1 [*1]);\nendproperty",
        "sva2": "property p_Stable_Stride_After_Tensor_Load;\n@(posedge clk)        $rose(tensor_load) |-> $stable(stride) throughout (1'b1 [*1])\nendproperty\nassert_p_Stable_Stride_After_Tensor_Load:assert property (p_Stable_Stride_After_Tensor_Load) else $error(\"\");"
    },
    {
        "id": "1_7_0026",
        "sva1": "property interrupt_handling;\n\n    @(posedge clk) disable iff (!int_rst_n)\n    $rose(irq) && !int_mask |-> first_match(##[1:4] int_ack) or (##5 timeout);\n\nendproperty",
        "sva2": "property p_irq_ack_or_timeout;\n@(posedge clk) disable iff (!int_rst_n)    ($rose(irq) && !int_mask) |-> first_match(##[1:4] int_ack) or (##5 timeout)\nendproperty\nassert_p_irq_ack_or_timeout:assert property (p_irq_ack_or_timeout) else $error(\"\");"
    },
    {
        "id": "7_11_0206",
        "sva1": "property p_stable_ref_during_cal;\n@(posedge clk) calibration_active |-> $stable(ref_voltage)[*7];\nendproperty",
        "sva2": "property p_CalibrationActive_StableRefVoltage;\n@(posedge clk)     calibration_active == 1'b1 |-> $stable(ref_voltage)[*7];\nendproperty\nassert_p_CalibrationActive_StableRefVoltage:assert property (p_CalibrationActive_StableRefVoltage) else $error(\"\");"
    },
    {
        "id": "219_6_1840",
        "sva1": "property reset_sync;\n@(posedge clk)     $rose(sys_rst_n) |-> ##[1:2] $rose(pll_lock);\nendproperty",
        "sva2": "property p_Rose_PllLock_After_SysRst;\n@(posedge clk)        $rose(sys_rst_n) |-> ##[1:2] $rose(pll_lock)\nendproperty\nassert_p_Rose_PllLock_After_SysRst:assert property (p_Rose_PllLock_After_SysRst) else $error(\"\");"
    },
    {
        "id": "26_1_0177",
        "sva1": "property addr_hs_to_rvalid_within_3_cycles;\n\n    @(posedge clk) disable iff (!rst_n)\n    $rose(arvalid && arready) |-> ##[1:3] rvalid;\n\nendproperty",
        "sva2": "property p_arvalid_arready_to_rvalid;\n@(posedge clk) disable iff (!rst_n)    $rose(arvalid && arready) |-> ##[1:3] rvalid\nendproperty\nassert_p_arvalid_arready_to_rvalid:assert property (p_arvalid_arready_to_rvalid) else $error(\"\");"
    },
    {
        "id": "5_2_0146",
        "sva1": "property p2;\n@(posedge clk)     ($rose(data_valid) || $fell(reset_n)) |-> ack\nendproperty",
        "sva2": "property p_ack_on_data_valid_or_reset_fall;\n@(posedge clk)     ($rose(data_valid) || $fell(reset_n)) |-> ack;\nendproperty\nassert_p_ack_on_data_valid_or_reset_fall:assert property (p_ack_on_data_valid_or_reset_fall) else $error(\"\");"
    },
    {
        "id": "35_4_0296",
        "sva1": "property irq_must_wait_after_ack;\n@(posedge clk_signal)\n    ack_signal |=> !irq_req [*3];\nendproperty",
        "sva2": "property p_ack_irq_req;\n@(posedge clk_signal)        ack_signal |=> !irq_req [*3]\nendproperty\nassert_p_ack_irq_req:assert property (p_ack_irq_req) else $error(\"\");"
    },
    {
        "id": "7_28_0237",
        "sva1": "property p_stable_delay_setting;\n@(posedge clk) delay_line_enabled |-> $stable(delay_setting)[*4];\nendproperty",
        "sva2": "property p_delay_setting_stable;\n@(posedge clk)     delay_line_enabled == 1'b1 |-> $stable(delay_setting)[*4];\nendproperty\nassert_p_delay_setting_stable:assert property (p_delay_setting_stable) else $error(\"\");"
    },
    {
        "id": "13_8_0551",
        "sva1": "property p_repeat_8;\n@(posedge clk)     $stable(config_reg)[*3] |-> config_valid;\nendproperty",
        "sva2": "property p_Stable_Config_Valid;\n@(posedge clk)     $stable(config_reg)[*3] |-> config_valid;\nendproperty\nassert_p_Stable_Config_Valid:assert property (p_Stable_Config_Valid) else $error(\"\");"
    },
    {
        "id": "7_29_0236",
        "sva1": "property p_stable_mem_ctrl_during_refresh;\n@(posedge clk) mem_refresh_cycle |-> $stable(mem_ctrl_settings)[*3];\nendproperty",
        "sva2": "property p_mem_refresh_cycle_stability;\n@(posedge clk)         mem_refresh_cycle == 1'b1 |-> $stable(mem_ctrl_settings)[*3];\nendproperty\nassert_p_mem_refresh_cycle_stability:assert property (p_mem_refresh_cycle_stability) else $error(\"\");"
    },
    {
        "id": "4_7_0129",
        "sva1": "property p_packet_sync;\n@(posedge clk)     sync_pulse[*2] |=> ##2 packet_start;\nendproperty",
        "sva2": "property p_Sync_Pulse_To_Packet_Start;\n@(posedge clk)     sync_pulse[*2] |=> ##2 packet_start;\nendproperty\nassert_p_Sync_Pulse_To_Packet_Start:assert property (p_Sync_Pulse_To_Packet_Start) else $error(\"\");"
    },
    {
        "id": "4_1_0111",
        "sva1": "property p_consec_valid_3cycles;\n@(posedge clk)     valid[*3] |-> done;\nendproperty",
        "sva2": "property p_valid_3_cycles_to_done;\n@(posedge clk)     valid[*3] |-> done;\nendproperty\nassert_p_valid_3_cycles_to_done:assert property (p_valid_3_cycles_to_done) else $error(\"\");"
    },
    {
        "id": "4_8_0024",
        "sva1": "property p_empty_rd_block_cov;\n\n    @(posedge clk) disable iff (!rst_n)\n    fifo_empty |-> !rd_en throughout fifo_empty;\n\nendproperty",
        "sva2": "property p_fifo_empty_no_rd_en;\n@(posedge clk) disable iff (!rst_n)    fifo_empty |-> !rd_en throughout fifo_empty\nendproperty\nassert_p_fifo_empty_no_rd_en:assert property (p_fifo_empty_no_rd_en) else $error(\"\");"
    },
    {
        "id": "1_1_0020",
        "sva1": "property p1;\n@(posedge clk)     $rose(req_valid) |-> ##3 ack_grant\nendproperty",
        "sva2": "property p_Req_Valid_Ack_Grant;\n@(posedge clk)         $rose(req_valid) |-> ##3 ack_grant;\nendproperty\nassert_p_Req_Valid_Ack_Grant:assert property (p_Req_Valid_Ack_Grant) else $error(\"\");"
    },
    {
        "id": "254_5_2172",
        "sva1": "property pcie_deskew_diff_p5;\n@(posedge ref_clk)     $rose(lane1_deskew_done) |-> ##[0:2] $rose(lane3_deskew_done)\nendproperty",
        "sva2": "property p_lane_deskew_sequence;\n@(posedge ref_clk)        $rose(lane1_deskew_done) |-> ##[0:2] $rose(lane3_deskew_done)\nendproperty\nassert_p_lane_deskew_sequence:assert property (p_lane_deskew_sequence) else $error(\"\");"
    },
    {
        "id": "78_6_0589",
        "sva1": "property p_slot_length_non_zero;\n@(posedge clk_signal)\n    $rose(static_slot) |-> $past(slot_length) > 2;\nendproperty",
        "sva2": "property p_Static_Slot_Check;\n@(posedge clk_signal)        $rose(static_slot) |-> $past(slot_length) > 2\nendproperty\nassert_p_Static_Slot_Check:assert property (p_Static_Slot_Check) else $error(\"\");"
    },
    {
        "id": "217_5_1831",
        "sva1": "property power_down_sequence;\n@(posedge clk)     $rose(pwr_down_req) |-> ##1 $fell(core_active) ##[1:3] $rose(pwr_down_ack);\nendproperty",
        "sva2": "property p_Pwr_Down_Sequence;\n@(posedge clk)    $rose(pwr_down_req) |-> ##1 $fell(core_active) ##[1:3] $rose(pwr_down_ack)\nendproperty\nassert_p_Pwr_Down_Sequence:assert property (p_Pwr_Down_Sequence) else $error(\"\");"
    },
    {
        "id": "62_4_0442",
        "sva1": "property p_no_slverr_with_stable_data;\n@(posedge apb_clk)\n    $stable(p_rdata) or !p_slverr;\nendproperty",
        "sva2": "property p_stable_rdata_or_no_slverr;\n@(posedge apb_clk)        $stable(p_rdata) or !p_slverr\nendproperty\nassert_p_stable_rdata_or_no_slverr:assert property (p_stable_rdata_or_no_slverr) else $error(\"\");"
    },
    {
        "id": "2_24_0224",
        "sva1": "property p24;\n@(posedge clk)     (sensor_trigger && !sensor_busy) |=> ##2 sensor_data_valid;\nendproperty",
        "sva2": "property p_sensor_data_valid_after_trigger;\n@(posedge clk)     (sensor_trigger && !sensor_busy) |=> ##2 sensor_data_valid;\nendproperty\nassert_p_sensor_data_valid_after_trigger:assert property (p_sensor_data_valid_after_trigger) else $error(\"\");"
    },
    {
        "id": "28_4_0198",
        "sva1": "property past_wvalid_after_wready_fell;\n\n    @(posedge clk) $fell(wready) |=> $past(wvalid, 1);\n\nendproperty",
        "sva2": "property p_wvalid_after_wready_fall;\n@(posedge clk)        $fell(wready) |=> $past(wvalid, 1)\nendproperty\nassert_p_wvalid_after_wready_fall:assert property (p_wvalid_after_wready_fall) else $error(\"\");"
    },
    {
        "id": "4_30_0296",
        "sva1": "property p_non_overlap_15;\n@(posedge clk)     test_mode_entry |=> ##3 test_signals_active\nendproperty",
        "sva2": "property p_test_signals_active_after_entry;\n@(posedge clk)         test_mode_entry == 1'b1 |=> ##3 test_signals_active == 1'b1;\nendproperty\nassert_p_test_signals_active_after_entry:assert property (p_test_signals_active_after_entry) else $error(\"\");"
    },
    {
        "id": "263_4_2258",
        "sva1": "property usb_eop_se0_duration_exact_16;\n@(posedge usb_clk)     $rose(usb_se0) |-> ##16 $fell(usb_se0) and not ##17 $fell(usb_se0);\nendproperty",
        "sva2": "property p_USB_SE0_Transition;\n@(posedge usb_clk)    $rose(usb_se0) |-> ##16 $fell(usb_se0) and not ##17 $fell(usb_se0)\nendproperty\nassert_p_USB_SE0_Transition:assert property (p_USB_SE0_Transition) else $error(\"\");"
    },
    {
        "id": "4_14_0295",
        "sva1": "property p_non_overlap_7;\n@(posedge clk)     temperature_high |=> ##[1:5] cooling_active\nendproperty",
        "sva2": "property p_temperature_high_to_cooling;\n@(posedge clk)     temperature_high == 1'b1 |=> ##[1:5] cooling_active == 1'b1;\nendproperty\nassert_p_temperature_high_to_cooling:assert property (p_temperature_high_to_cooling) else $error(\"\");"
    },
    {
        "id": "7_20_0387",
        "sva1": "property p_fell_security_lock;\n@(posedge clk) disable iff (!rst_n)     $fell(security_lock) |-> ##1 $rose(access_granted);\nendproperty",
        "sva2": "property p_security_lock_to_access_granted;\n@(posedge clk) disable iff (!rst_n)         $fell(security_lock) |-> ##1 $rose(access_granted);\nendproperty\nassert_p_security_lock_to_access_granted:assert property (p_security_lock_to_access_granted) else $error(\"\");"
    },
    {
        "id": "4_1_0277",
        "sva1": "property p_overlap_1;\n@(posedge clk)     start |-> ##1 (data_valid && (data == prev_data + 1))\nendproperty",
        "sva2": "property p_data_valid_after_start;\n@(posedge clk)         start == 1'b1 |-> ##1 (data_valid && (data == prev_data + 1));\nendproperty\nassert_p_data_valid_after_start:assert property (p_data_valid_after_start) else $error(\"\");"
    },
    {
        "id": "13_20_0559",
        "sva1": "property p_repeat_20;\n@(posedge clk)     security_check |-> (auth_pending[*2:3] ##1 access_granted);\nendproperty",
        "sva2": "property p_security_check_to_access;\n@(posedge clk)     security_check == 1'b1 |-> auth_pending[*2:3] ##1 access_granted;\nendproperty\nassert_p_security_check_to_access:assert property (p_security_check_to_access) else $error(\"\");"
    },
    {
        "id": "276_1_2285",
        "sva1": "property temp_shutdown_3consecutive_samples;\n@(posedge clk_sys)     $rose(temp_above_critical) ##1 temp_above_critical[*2] |-> ##[1:5] $rose(system_shutdown);\nendproperty",
        "sva2": "property p_temp_critical_shutdown;\n@(posedge clk_sys)        $rose(temp_above_critical) ##1 temp_above_critical[*2] |-> ##[1:5] $rose(system_shutdown)\nendproperty\nassert_p_temp_critical_shutdown:assert property (p_temp_critical_shutdown) else $error(\"\");"
    },
    {
        "id": "210_1_1751",
        "sva1": "property int_nesting_p1;\n@(posedge clk_signal)      $rose(irq_0) |-> if (irq_1) (##[1:2] $rose(nested_int)) else (##[1:3] $rose(ack_signal));\nendproperty",
        "sva2": "property p_irq_response;\n@(posedge clk_signal)    $rose(irq_0) |->     if (irq_1)         ##[1:2] $rose(nested_int)    else        ##[1:3] $rose(ack_signal)\nendproperty\nassert_p_irq_response:assert property (p_irq_response) else $error(\"\");"
    },
    {
        "id": "3_12_0021",
        "sva1": "property p_throughout_12;\n@(posedge clk)     !debug_mode throughout (##1 trace_enable ##[2:5] trace_complete);\nendproperty",
        "sva2": "property p_Trace_Sequence;\n@(posedge clk)     !debug_mode throughout (##1 trace_enable ##[2:5] trace_complete);\nendproperty\nassert_p_Trace_Sequence:assert property (p_Trace_Sequence) else $error(\"\");"
    },
    {
        "id": "212_9_1777",
        "sva1": "property adc_ref_voltage_stable;\n@(posedge clk_adc)     $rose(cal_start) |-> $stable(vref_high) && $stable(vref_low) throughout cal_done[->1];\nendproperty",
        "sva2": "property p_CalStart_StableVref;\n@(posedge clk_adc)    $rose(cal_start) |-> ($stable(vref_high) && $stable(vref_low)) throughout cal_done[->1]\nendproperty\nassert_p_CalStart_StableVref:assert property (p_CalStart_StableVref) else $error(\"\");"
    },
    {
        "id": "7_3_0148",
        "sva1": "property p_until_with_3;\n@(posedge clk)     start_pulse until_with (##[2:10] done ##1 status);\nendproperty",
        "sva2": "property p_start_pulse_until_done_status;\n@(posedge clk)     start_pulse until_with (##[2:10] done ##1 status);\nendproperty\nassert_p_start_pulse_until_done_status:assert property (p_start_pulse_until_done_status) else $error(\"\");"
    },
    {
        "id": "2_20_0013",
        "sva1": "property p_not_nested_sequence;\n@(posedge clk)     not (level1 |-> (level2 |-> level3));\nendproperty",
        "sva2": "property p_forbid_nested_implication;\n@(posedge clk)     not (level1 |-> (level2 |-> level3));\nendproperty\nassert_p_forbid_nested_implication:assert property (p_forbid_nested_implication) else $error(\"\");"
    },
    {
        "id": "324_8_0235",
        "sva1": "property p_sync_done_handshake_clkB;\n@(posedge clk_B)     $fell(sync_done_clkA) |-> !sync_done_clkB[*1:$] ##1 sync_done_clkB;\nendproperty",
        "sva2": "property p_sync_done_fall_check;\n@(posedge clk_B)     $fell(sync_done_clkA) |-> !sync_done_clkB[*1:$] ##1 sync_done_clkB\nendproperty\nassert_p_sync_done_fall_check:assert property (p_sync_done_fall_check) else $error(\"\");"
    },
    {
        "id": "333_2_0270",
        "sva1": "property p_alert_implies_protect;\n@(negedge clk_prot)     (temp_alert || voltage_alert || current_alert) |=> ##1 protect_action;\nendproperty",
        "sva2": "property p_Alert_Protect_Action;\n@(negedge clk_prot)     (temp_alert || voltage_alert || current_alert) |=> ##1 protect_action\nendproperty\nassert_p_Alert_Protect_Action:assert property (p_Alert_Protect_Action) else $error(\"\");"
    },
    {
        "id": "333_3_0251",
        "sva1": "property p_no_protect_without_alert;\n@(posedge clk_mon)     protect_action |-> $past(temp_alert || voltage_alert || current_alert);\nendproperty",
        "sva2": "property p_protect_action_alert;\n@(posedge clk_mon)     protect_action == 1'b1 |-> $past(temp_alert || voltage_alert || current_alert)\nendproperty\nassert_p_protect_action_alert:assert property (p_protect_action_alert) else $error(\"\");"
    },
    {
        "id": "339_5_0320",
        "sva1": "property p_reset_valid_5;\n@(posedge clk_sys)     $fell(power_good) |-> ##[1:3] $fell(rst_n);\nendproperty",
        "sva2": "property p_PowerGood_Fell_To_RstN_Fell;\n@(posedge clk_sys)     $fell(power_good) |-> ##[1:3] $fell(rst_n)\nendproperty\nassert_p_PowerGood_Fell_To_RstN_Fell:assert property (p_PowerGood_Fell_To_RstN_Fell) else $error(\"\");"
    },
    {
        "id": "376_5_0629",
        "sva1": "property p_dual_reg_xor_transition;\n@(posedge clk_signal)     $rose(reg_primary) |-> (reg_backup == reg_primary);\nendproperty",
        "sva2": "property p_RegBackupMatchPrimary;\n@(posedge clk_signal)         $rose(reg_primary) |-> reg_backup == reg_primary\nendproperty\nassert_p_RegBackupMatchPrimary:assert property (p_RegBackupMatchPrimary) else $error(\"\");"
    },
    {
        "id": "348_4_0391",
        "sva1": "property p_fault_protection_cover;\n@(posedge clk_sys)     fault_detected ##0 !sensitive_op_active;\nendproperty",
        "sva2": "property p_fault_detected_no_sensitive_op;\n@(posedge clk_sys)     fault_detected ##0 !sensitive_op_active\nendproperty\nassert_p_fault_detected_no_sensitive_op:assert property (p_fault_detected_no_sensitive_op) else $error(\"\");"
    },
    {
        "id": "331_5_0263",
        "sva1": "property auth_pass_phases_no_glitch;\n@(posedge clk_signal)     $rose(auth_pass_phase1 && auth_pass_phase2 && auth_pass_phase3) |->      auth_pass_phase1 && auth_pass_phase2 && auth_pass_phase3 [*3];\nendproperty",
        "sva2": "property p_auth_pass_phases;\n@(posedge clk_signal)         $rose(auth_pass_phase1 && auth_pass_phase2 && auth_pass_phase3) |->          (auth_pass_phase1 && auth_pass_phase2 && auth_pass_phase3) [*3]\nendproperty\nassert_p_auth_pass_phases:assert property (p_auth_pass_phases) else $error(\"\");"
    },
    {
        "id": "371_6_0587",
        "sva1": "property p_dma_start_cond6;\n@(posedge clk_i)     dma_en_i |-> (sw_trigger_i || hw_request_i) throughout dma_start_o;\nendproperty",
        "sva2": "property p_dma_en_trigger;\n@(posedge clk_i)         dma_en_i == 1'b1 |-> (sw_trigger_i || hw_request_i) throughout dma_start_o\nendproperty\nassert_p_dma_en_trigger:assert property (p_dma_en_trigger) else $error(\"\");"
    },
    {
        "id": "438_10_1123",
        "sva1": "property p_addr_change_only_with_new_trans;\n@(posedge clk_core)     $changed(core_dest_addr) |-> !$past(core_comm_busy) && core_comm_enable;\nendproperty",
        "sva2": "property p_core_dest_addr_change;\n@(posedge clk_core)     $changed(core_dest_addr) |-> !$past(core_comm_busy) && core_comm_enable\nendproperty\nassert_p_core_dest_addr_change:assert property (p_core_dest_addr_change) else $error(\"\");"
    },
    {
        "id": "383_2_0667",
        "sva1": "property p_any_alert_leads_to_protection;\n@(posedge clk_signal)     $rose(temp_alert || voltage_alert || current_alert) |=> protection_trigger;\nendproperty",
        "sva2": "property p_Protection_Trigger_On_Alert;\n@(posedge clk_signal)     $rose(temp_alert || voltage_alert || current_alert) |=> protection_trigger\nendproperty\nassert_p_Protection_Trigger_On_Alert:assert property (p_Protection_Trigger_On_Alert) else $error(\"\");"
    },
    {
        "id": "367_5_0573",
        "sva1": "property key_integrity_check_5;\n@(posedge clk_signal)     $rose(key_valid) |-> (key_reg ^ ~key_check) == 0;\nendproperty",
        "sva2": "property p_Key_Valid_Check;\n@(posedge clk_signal)     $rose(key_valid) |-> (key_reg ^ ~key_check) == 0\nendproperty\nassert_p_Key_Valid_Check:assert property (p_Key_Valid_Check) else $error(\"\");"
    },
    {
        "id": "355_1_0437",
        "sva1": "property pwr_mutex_rise;\n@(posedge clk_sys)     pwr_A_on ^ pwr_B_on;\nendproperty",
        "sva2": "property p_Power_Exclusive;\n@(posedge clk_sys)     pwr_A_on ^ pwr_B_on\nendproperty\nassert_p_Power_Exclusive:assert property (p_Power_Exclusive) else $error(\"\");"
    },
    {
        "id": "360_2_0506",
        "sva1": "property async_rst_sync_release_p2;\n@(negedge clk_signal)     !async_rst_n |-> $past(sync_rst_n) == sync_rst_n;\nendproperty",
        "sva2": "property p_Async_Rst_Consistency;\n@(negedge clk_signal)     !async_rst_n |-> ($past(sync_rst_n) == sync_rst_n)\nendproperty\nassert_p_Async_Rst_Consistency:assert property (p_Async_Rst_Consistency) else $error(\"\");"
    },
    {
        "id": "400_4_0828",
        "sva1": "property frame_sync_stable;\n@(posedge clk_sys)     $stable(chA_sync) && $stable(chB_sync) |->      !frame_error && (chA_sync ^ chB_sync) == expected_sync;\nendproperty",
        "sva2": "property p_sync_stability_check;\n@(posedge clk_sys)     ($stable(chA_sync) && $stable(chB_sync)) |-> (!frame_error && (chA_sync ^ chB_sync) == expected_sync)\nendproperty\nassert_p_sync_stability_check:assert property (p_sync_stability_check) else $error(\"\");"
    },
    {
        "id": "438_2_1149",
        "sva1": "property p_addr_stable_during_comm;\n@(posedge clk_core)     (core_comm_enable && $stable(core_dest_addr)) |=>      (core_comm_busy || $stable(core_dest_addr));\nendproperty",
        "sva2": "property p_core_comm_stability;\n@(posedge clk_core)         (core_comm_enable && $stable(core_dest_addr)) |=> (core_comm_busy || $stable(core_dest_addr))\nendproperty\nassert_p_core_comm_stability:assert property (p_core_comm_stability) else $error(\"\");"
    },
    {
        "id": "448_10_1209",
        "sva1": "property wb_flush_effectiveness;\n@(posedge clk_signal)     $rose(flush_enable) |=> (valid_data_count == 0)[*3];\nendproperty",
        "sva2": "property p_flush_enable_valid_data_count;\n@(posedge clk_signal)     $rose(flush_enable) |=> (valid_data_count == 0)[*3]\nendproperty\nassert_p_flush_enable_valid_data_count:assert property (p_flush_enable_valid_data_count) else $error(\"\");"
    },
    {
        "id": "400_5_0863",
        "sva1": "property frame_sync_change;\n@(posedge clk_sys)     $changed(chA_sync) || $changed(chB_sync) |->     !frame_error && (chA_sync ^ chB_sync) == expected_sync;\nendproperty",
        "sva2": "property p_Sync_Change_Check;\n@(posedge clk_sys)     ($changed(chA_sync) || $changed(chB_sync)) |-> (!frame_error && ((chA_sync ^ chB_sync) == expected_sync))\nendproperty\nassert_p_Sync_Change_Check:assert property (p_Sync_Change_Check) else $error(\"\");"
    },
    {
        "id": "438_6_1128",
        "sva1": "property p_no_simult_comm_to_same_core;\n@(posedge clk_core)     !(core_comm_enable && $past(core_comm_enable) &&       (core_dest_addr == $past(core_dest_addr)));\nendproperty",
        "sva2": "property p_Core_Comm_Conflict;\n@(posedge clk_core)         !(core_comm_enable && $past(core_comm_enable) && (core_dest_addr == $past(core_dest_addr)))\nendproperty\nassert_p_Core_Comm_Conflict:assert property (p_Core_Comm_Conflict) else $error(\"\");"
    },
    {
        "id": "473_3_1426",
        "sva1": "property p_range_fft_valid_rise_after_phase;\n@(posedge clk_signal)     $fell(adc_capture) |-> ##[2:257] $rose(range_fft_valid);\nendproperty",
        "sva2": "property p_Fell_Adc_Capture_Rose_Range_FFT_Valid;\n@(posedge clk_signal)     $fell(adc_capture) |-> ##[2:257] $rose(range_fft_valid)\nendproperty\nassert_p_Fell_Adc_Capture_Rose_Range_FFT_Valid:assert property (p_Fell_Adc_Capture_Rose_Range_FFT_Valid) else $error(\"\");"
    },
    {
        "id": "501_6_0001",
        "sva1": "property hotspot_critical_prop;\n@(posedge clk_sys)     $fell(thermal_event) |-> ##1 !hotspot_critical;\nendproperty",
        "sva2": "property hotspot_critical_prop;\n@(posedge clk_sys)         $fell(thermal_event) |-> ##1 !hotspot_critical\nendproperty\nassert_hotspot_critical_prop:assert property (hotspot_critical_prop) else $error(\"\");"
    },
    {
        "id": "580_1_0553",
        "sva1": "property simd_opcode_onehot_rise;\n@(posedge clk_signal)     $rose(simd_issue) |-> $onehot(simd_opcode);\nendproperty",
        "sva2": "property simd_opcode_onehot_rise;\n@(posedge clk_signal)         $rose(simd_issue) |-> $onehot(simd_opcode)\nendproperty\nassert_simd_opcode_onehot_rise:assert property (simd_opcode_onehot_rise) else $error(\"\");"
    },
    {
        "id": "484_5_1503",
        "sva1": "property p_hbm2e_refresh_done_rose;\n@(posedge clk_hbm)     $fell(auto_refresh) |-> ##[100:1000] $rose(refresh_done);\nendproperty",
        "sva2": "property p_Refresh_Done_After_Auto_Refresh_Fall;\n@(posedge clk_hbm)     $fell(auto_refresh) |-> ##[100:1000] $rose(refresh_done)\nendproperty\nassert_p_Refresh_Done_After_Auto_Refresh_Fall:assert property (p_Refresh_Done_After_Auto_Refresh_Fall) else $error(\"\");"
    },
    {
        "id": "581_6_0585",
        "sva1": "property p_simd_store_alignment_past;\n@(posedge clk)     $rose(simd_store) |-> ($past(mem_addr) % VLEN == 0);\nendproperty",
        "sva2": "property p_simd_store_alignment_past;\n@(posedge clk)         $rose(simd_store) |-> ($past(mem_addr) % VLEN == 0)\nendproperty\nassert_p_simd_store_alignment_past:assert property (p_simd_store_alignment_past) else $error(\"\");"
    },
    {
        "id": "580_8_0579",
        "sva1": "property simd_opcode_onehot_with_enable;\n@(posedge clk_signal)     $rose(simd_issue) && simd_enable_ |-> $onehot(simd_opcode);\nendproperty",
        "sva2": "property simd_opcode_onehot_with_enable;\n@(posedge clk_signal)         $rose(simd_issue) && simd_enable_ |-> $onehot(simd_opcode)\nendproperty\nassert_simd_opcode_onehot_with_enable:assert property (simd_opcode_onehot_with_enable) else $error(\"\");"
    },
    {
        "id": "492_3_1522",
        "sva1": "property pmp_lock_rise_within_3_cycles;\n@(posedge clk_signal)     $fell(pmp_update) |-> ##[1:3] $rose(pmp_lock);\nendproperty",
        "sva2": "property p_PmpUpdateToLock;\n@(posedge clk_signal)     $fell(pmp_update) |-> ##[1:3] $rose(pmp_lock)\nendproperty\nassert_p_PmpUpdateToLock:assert property (p_PmpUpdateToLock) else $error(\"\");"
    },
    {
        "id": "589_3_0631",
        "sva1": "property simd_xor_correct_p3;\n@(posedge clk)     $changed(simd_xor) && simd_xor |-> (simd_out == (src0 ^ src1));\nendproperty",
        "sva2": "property simd_xor_correct_p3;\n@(posedge clk)         ($changed(simd_xor) && simd_xor) |-> (simd_out == (src0 ^ src1))\nendproperty\nassert_simd_xor_correct_p3:assert property (simd_xor_correct_p3) else $error(\"\");"
    },
    {
        "id": "488_8_1511",
        "sva1": "property p_data_return_fall_after_ack;\n@(posedge clk)     $rose(snoop_ack) |-> ##1 $fell(data_return);\nendproperty",
        "sva2": "property p_Snoop_Ack_Data_Return;\n@(posedge clk)     $rose(snoop_ack) |-> ##1 $fell(data_return)\nendproperty\nassert_p_Snoop_Ack_Data_Return:assert property (p_Snoop_Ack_Data_Return) else $error(\"\");"
    },
    {
        "id": "368_6_0567",
        "sva1": "property wakeup_stable_after_trigger_p;\n@(posedge clk_sys)     (gpio_wakeup || rtc_wakeup || comm_wakeup) |-> ##1 system_wakeup[*2];\nendproperty",
        "sva2": "property p_Wakeup_Trigger;\n@(posedge clk_sys)     (gpio_wakeup || rtc_wakeup || comm_wakeup) |-> ##1 system_wakeup[*2]\nendproperty\nassert_p_Wakeup_Trigger:assert property (p_Wakeup_Trigger) else $error(\"\");"
    },
    {
        "id": "368_10_0571",
        "sva1": "property wakeup_source_coverage_p;\n@(posedge clk_sys)     $rose(gpio_wakeup) or $rose(rtc_wakeup) or $rose(comm_wakeup);\nendproperty",
        "sva2": "property p_Wakeup_Detection;\n@(posedge clk_sys)     $rose(gpio_wakeup) or $rose(rtc_wakeup) or $rose(comm_wakeup)\nendproperty\nassert_p_Wakeup_Detection:assert property (p_Wakeup_Detection) else $error(\"\");"
    },
    {
        "id": "594_2_0689",
        "sva1": "property p_simd_dec_onehot_rise_negedge;\n@(negedge clk_core)     $rose(simd_issue_i) |-> $onehot(simd_decoded_o)\nendproperty",
        "sva2": "property p_simd_dec_onehot_rise_negedge;\n@(negedge clk_core)     $rose(simd_issue_i) |-> $onehot(simd_decoded_o)\nendproperty\nassert_p_simd_dec_onehot_rise_negedge:assert property (p_simd_dec_onehot_rise_negedge) else $error(\"\");"
    },
    {
        "id": "354_2_0454",
        "sva1": "property p_int_ctrl_resp_high_or_low_2;\n@(posedge clk_sys)     (irq_high || irq_low) throughout (##1 int_ack [->1])\nendproperty",
        "sva2": "property p_Irq_Ack_Sequence;\n@(posedge clk_sys)     (irq_high || irq_low) throughout ##1 int_ack[->1]\nendproperty\nassert_p_Irq_Ack_Sequence:assert property (p_Irq_Ack_Sequence) else $error(\"\");"
    },
    {
        "id": "595_8_0691",
        "sva1": "property simd_exception_nonzero_code_p8;\n@(posedge clk_signal)     $rose(simd_exception) |-> (exception_code != 0) [*2];\nendproperty",
        "sva2": "property simd_exception_nonzero_code_p8;\n@(posedge clk_signal)         $rose(simd_exception) |-> (exception_code != 0) [*2]\nendproperty\nassert_simd_exception_nonzero_code_p8:assert property (simd_exception_nonzero_code_p8) else $error(\"\");"
    },
    {
        "id": "601_2_0716",
        "sva1": "property p_simd_vl_max_boundary;\n@(posedge clk_signal)     $rose(simd_op) |-> (vl <= VLEN);\nendproperty",
        "sva2": "property p_simd_vl_max_boundary;\n@(posedge clk_signal)         $rose(simd_op) |-> vl <= VLEN\nendproperty\nassert_p_simd_vl_max_boundary:assert property (p_simd_vl_max_boundary) else $error(\"\");"
    },
    {
        "id": "596_1_0687",
        "sva1": "property vreg_rw_mutex_1;\n@(posedge clk_signal)     $rose(vreg_write) |-> !(vreg_read && vreg_write && (vreg_idx == vreg_idx_read));\nendproperty",
        "sva2": "property vreg_rw_mutex_1;\n@(posedge clk_signal)     $rose(vreg_write) |-> !(vreg_read && vreg_write && (vreg_idx == vreg_idx_read))\nendproperty\nassert_vreg_rw_mutex_1:assert property (vreg_rw_mutex_1) else $error(\"\");"
    },
    {
        "id": "592_8_0690",
        "sva1": "property simd_hazard_until_check;\n@(posedge clk)     $rose(simd_issue) |-> (!simd_hazard) until simd_retire;\nendproperty",
        "sva2": "property simd_hazard_until_check;\n@(posedge clk)         $rose(simd_issue) |-> (!simd_hazard) until simd_retire\nendproperty\nassert_simd_hazard_until_check:assert property (simd_hazard_until_check) else $error(\"\");"
    },
    {
        "id": "599_5_0717",
        "sva1": "property p_simd_context_switch_consistency_5;\n@(posedge clk_signal)     $rose(context_switch) |-> ##[1:3] (vreg_save == vreg_restore);\nendproperty",
        "sva2": "property p_simd_context_switch_consistency_5;\n@(posedge clk_signal)     $rose(context_switch) |-> ##[1:3] (vreg_save == vreg_restore)\nendproperty\nassert_p_simd_context_switch_consistency_5:assert property (p_simd_context_switch_consistency_5) else $error(\"\");"
    },
    {
        "id": "591_2_0681",
        "sva1": "property p_simd_compress_onehot_rise_negedge;\n@(negedge clk)     $rose(simd_compress) |-> $onehot(compress_sel);\nendproperty",
        "sva2": "property p_simd_compress_onehot_rise_negedge;\n@(negedge clk)         $rose(simd_compress) |-> $onehot(compress_sel)\nendproperty\nassert_p_simd_compress_onehot_rise_negedge:assert property (p_simd_compress_onehot_rise_negedge) else $error(\"\");"
    },
    {
        "id": "606_9_0757",
        "sva1": "property simd_sync_flag_check_9;\n@(posedge clk_signal)     $rose(simd_sync) |-> (sync_flag == 1) until_with $fell(simd_sync);\nendproperty",
        "sva2": "property simd_sync_flag_check_9;\n@(posedge clk_signal)         $rose(simd_sync) |-> (sync_flag == 1) until_with $fell(simd_sync)\nendproperty\nassert_simd_sync_flag_check_9:assert property (simd_sync_flag_check_9) else $error(\"\");"
    },
    {
        "id": "610_4_0807",
        "sva1": "property simd_exc_prio_stable_after_rose;\n@(posedge clk)     $rose(simd_exception) |=> $stable(exception_prio);\nendproperty",
        "sva2": "property simd_exc_prio_stable_after_rose;\n@(posedge clk)     $rose(simd_exception) |=> $stable(exception_prio)\nendproperty\nassert_simd_exc_prio_stable_after_rose:assert property (simd_exc_prio_stable_after_rose) else $error(\"\");"
    },
    {
        "id": "615_2_0844",
        "sva1": "property p_simd_ewidth_set_16;\n@(posedge clk)     $rose(simd_ewidth_set) |-> (ewidth_cfg == 16);\nendproperty",
        "sva2": "property p_simd_ewidth_set_16;\n@(posedge clk)     $rose(simd_ewidth_set) |-> ewidth_cfg == 16\nendproperty\nassert_p_simd_ewidth_set_16:assert property (p_simd_ewidth_set_16) else $error(\"\");"
    },
    {
        "id": "637_3_1030",
        "sva1": "property can_len_legal_p3;\n@(negedge can_clk)     can_start_transfer |=> can_len <= CAN_MAX_LEN;\nendproperty",
        "sva2": "property can_len_legal_p3;\n@(negedge can_clk)         can_start_transfer |=> can_len <= CAN_MAX_LEN\nendproperty\nassert_can_len_legal_p3:assert property (can_len_legal_p3) else $error(\"\");"
    },
    {
        "id": "615_3_0831",
        "sva1": "property p_simd_ewidth_set_32;\n@(posedge clk)     $rose(simd_ewidth_set) |-> (ewidth_cfg == 32);\nendproperty",
        "sva2": "property p_simd_ewidth_set_32;\n@(posedge clk)     $rose(simd_ewidth_set) |-> ewidth_cfg == 32\nendproperty\nassert_p_simd_ewidth_set_32:assert property (p_simd_ewidth_set_32) else $error(\"\");"
    },
    {
        "id": "486_3_1484",
        "sva1": "property p_wavelength_stable_to_link_aligned;\n@(posedge clk_sys)     $stable(wavelength) |-> ##[100:500] $rose(link_aligned);\nendproperty",
        "sva2": "property p_Stable_Wavelength_To_Link_Aligned;\n@(posedge clk_sys)     $stable(wavelength) |-> ##[100:500] $rose(link_aligned)\nendproperty\nassert_p_Stable_Wavelength_To_Link_Aligned:assert property (p_Stable_Wavelength_To_Link_Aligned) else $error(\"\");"
    },
    {
        "id": "640_2_1052",
        "sva1": "property p_rose_event_flag_2;\n@(posedge clk_sys)     $rose(signal_b) |-> ##1 event_flag_b\nendproperty",
        "sva2": "property p_rose_event_flag_2;\n@(posedge clk_sys)         $rose(signal_b) |-> ##1 event_flag_b\nendproperty\nassert_p_rose_event_flag_2:assert property (p_rose_event_flag_2) else $error(\"\");"
    },
    {
        "id": "609_8_0780",
        "sva1": "property simd_pwr_gate_past;\n@(posedge clk)     $rose(simd_idle) |-> (power_gated == 1'b1) until $fell(simd_idle);\nendproperty",
        "sva2": "property simd_pwr_gate_past;\n@(posedge clk)     $rose(simd_idle) |-> (power_gated == 1'b1) until $fell(simd_idle)\nendproperty\nassert_simd_pwr_gate_past:assert property (simd_pwr_gate_past) else $error(\"\");"
    },
    {
        "id": "622_2_0886",
        "sva1": "property p_norm_max_abs_stable;\n@(posedge clk)     valid_in throughout (abs_data < norm_max)[*4];\nendproperty",
        "sva2": "property p_norm_max_abs_stable;\n@(posedge clk)     valid_in throughout (abs_data < norm_max)[*4]\nendproperty\nassert_p_norm_max_abs_stable:assert property (p_norm_max_abs_stable) else $error(\"\");"
    },
    {
        "id": "646_3_1116",
        "sva1": "property atomic_no_interrupt_3;\n@(posedge sys_clk)     atomic_en |-> !interrupt until !atomic_en;\nendproperty",
        "sva2": "property atomic_no_interrupt_3;\n@(posedge sys_clk)         atomic_en == 1'b1 |-> !interrupt throughout (atomic_en [->1])\nendproperty\nassert_atomic_no_interrupt_3:assert property (atomic_no_interrupt_3) else $error(\"\");"
    },
    {
        "id": "646_5_1104",
        "sva1": "property atomic_no_interrupt_5;\n@(posedge clock)     atomic_en |-> (interrupt == 1'b0) throughout atomic_en;\nendproperty",
        "sva2": "property atomic_no_interrupt_5;\n@(posedge clock)     atomic_en == 1'b1 |-> (interrupt == 1'b0) throughout atomic_en\nendproperty\nassert_atomic_no_interrupt_5:assert property (atomic_no_interrupt_5) else $error(\"\");"
    },
    {
        "id": "646_7_1113",
        "sva1": "property atomic_no_interrupt_7;\n@(posedge main_clk)     atomic_en |-> !interrupt[*1:$] until !atomic_en;\nendproperty",
        "sva2": "property atomic_no_interrupt_7;\n@(posedge main_clk)     atomic_en == 1'b1 |-> !interrupt[*1:$] until !atomic_en\nendproperty\nassert_atomic_no_interrupt_7:assert property (atomic_no_interrupt_7) else $error(\"\");"
    },
    {
        "id": "480_7_1447",
        "sva1": "property bit_error_free_period;\n@(posedge clk_signal)     $fell(pim_exec) |-> (##1 !bit_error until $fell(pim_ready));\nendproperty",
        "sva2": "property p_Fell_Pim_Exec_Check;\n@(posedge clk_signal)     $fell(pim_exec) |-> ##1 (!bit_error) until $fell(pim_ready)\nendproperty\nassert_p_Fell_Pim_Exec_Check:assert property (p_Fell_Pim_Exec_Check) else $error(\"\");"
    },
    {
        "id": "387_3_0729",
        "sva1": "property data_stable_when_clock_stopped_3;\n@(posedge clk)      $fell(clk_running) |-> $stable(data_out)[*1:$] until clk_running;\nendproperty",
        "sva2": "property p_Stable_Data_After_Clk_Fall;\n@(posedge clk)     $fell(clk_running) |-> $stable(data_out)[*1:$] until clk_running\nendproperty\nassert_p_Stable_Data_After_Clk_Fall:assert property (p_Stable_Data_After_Clk_Fall) else $error(\"\");"
    },
    {
        "id": "612_4_0815",
        "sva1": "property p_simd_vlen_set_stable;\n@(negedge sys_clk)     $rose(simd_vlen_set) |-> $stable(vlen_cfg);\nendproperty",
        "sva2": "property p_simd_vlen_set_stable;\n@(negedge sys_clk)     $rose(simd_vlen_set) |-> $stable(vlen_cfg)\nendproperty\nassert_p_simd_vlen_set_stable:assert property (p_simd_vlen_set_stable) else $error(\"\");"
    },
    {
        "id": "620_7_0890",
        "sva1": "property simd_segment_write_overflow_protection_p7;\n@(posedge clk)     $rose(simd_segment_write) |-> (segment_idx < NUM_SEGMENT) [*1];\nendproperty",
        "sva2": "property simd_segment_write_overflow_protection_p7;\n@(posedge clk)         $rose(simd_segment_write) |-> (segment_idx < NUM_SEGMENT)\nendproperty\nassert_simd_segment_write_overflow_protection_p7:assert property (simd_segment_write_overflow_protection_p7) else $error(\"\");"
    },
    {
        "id": "651_2_1140",
        "sva1": "property p_credit_stable_when_max;\n@(posedge cxl_clk)     (credit_cnt == MAX_CREDIT) |-> $stable(credit_cnt);\nendproperty",
        "sva2": "property p_credit_stable_when_max;\n@(posedge cxl_clk)         credit_cnt == MAX_CREDIT |-> $stable(credit_cnt)\nendproperty\nassert_p_credit_stable_when_max:assert property (p_credit_stable_when_max) else $error(\"\");"
    },
    {
        "id": "649_5_1141",
        "sva1": "property p_decoded_inst_onehot_valid;\n@(posedge clk_core)     inst_valid_ && !stall_ |-> $onehot(decoded_inst_);\nendproperty",
        "sva2": "property p_decoded_inst_onehot_valid;\n@(posedge clk_core)     (inst_valid_ && !stall_) |-> $onehot(decoded_inst_)\nendproperty\nassert_p_decoded_inst_onehot_valid:assert property (p_decoded_inst_onehot_valid) else $error(\"\");"
    },
    {
        "id": "490_4_1553",
        "sva1": "property p_temp_normal_rise_after_stable;\n@(posedge clk)     $stable(throttle_level) |-> ##[100:1000] $rose(temp_normal);\nendproperty",
        "sva2": "property p_Throttle_Stable_To_Temp_Normal;\n@(posedge clk)     $stable(throttle_level) |-> ##[100:1000] $rose(temp_normal)\nendproperty\nassert_p_Throttle_Stable_To_Temp_Normal:assert property (p_Throttle_Stable_To_Temp_Normal) else $error(\"\");"
    },
    {
        "id": "600_7_0721",
        "sva1": "property p_simd_no_x_with_ack;\n@(posedge clk_bus)     $rose(simd_req) ##1 simd_ack |-> !$isunknown(simd_bus_data);\nendproperty",
        "sva2": "property p_simd_no_x_with_ack;\n@(posedge clk_bus)         $rose(simd_req) ##1 simd_ack |-> !$isunknown(simd_bus_data)\nendproperty\nassert_p_simd_no_x_with_ack:assert property (p_simd_no_x_with_ack) else $error(\"\");"
    },
    {
        "id": "655_3_1194",
        "sva1": "property p_link_width_stable_after_init;\n@(posedge clk_link)     $rose(link_init_done) |=> $stable(link_width);\nendproperty",
        "sva2": "property p_link_width_stable_after_init;\n@(posedge clk_link)     $rose(link_init_done) |=> $stable(link_width)\nendproperty\nassert_p_link_width_stable_after_init:assert property (p_link_width_stable_after_init) else $error(\"\");"
    },
    {
        "id": "653_10_1175",
        "sva1": "property p_vc_sel_crc_match;\n@(posedge clk)     crc_match |=> $onehot(vc_sel);\nendproperty",
        "sva2": "property p_vc_sel_crc_match;\n@(posedge clk)     crc_match |=> $onehot(vc_sel)\nendproperty\nassert_p_vc_sel_crc_match:assert property (p_vc_sel_crc_match) else $error(\"\");"
    },
    {
        "id": "658_10_1198",
        "sva1": "property ldpc_check_pass_p10;\n@(posedge clk_sys)     first_match(##[1:20] ldpc_check_finished) |-> ldpc_check_correct;\nendproperty",
        "sva2": "property ldpc_check_pass_p10;\n@(posedge clk_sys)     first_match(##[1:20] ldpc_check_finished) |-> ldpc_check_correct\nendproperty\nassert_ldpc_check_pass_p10:assert property (ldpc_check_pass_p10) else $error(\"\");"
    },
    {
        "id": "658_8_1259",
        "sva1": "property ldpc_check_pass_p8;\n@(posedge clk_sys)     ldpc_check_in_progress |=> s_ldpc_check_done |-> r_ldpc_check_pass;\nendproperty",
        "sva2": "property ldpc_check_pass_p8;\n@(posedge clk_sys)         ldpc_check_in_progress |=> s_ldpc_check_done |-> r_ldpc_check_pass\nendproperty\nassert_ldpc_check_pass_p8:assert property (ldpc_check_pass_p8) else $error(\"\");"
    },
    {
        "id": "696_4_1591",
        "sva1": "property p_func_unit_sel_clear_before_decode;\n@(posedge clk_core)     $rose(instr_valid) |=> func_unit_sel == 0 ##1 $onehot(func_unit_sel);\nendproperty",
        "sva2": "property p_func_unit_sel_clear_before_decode;\n@(posedge clk_core)     $rose(instr_valid) |=> (func_unit_sel == 0) ##1 $onehot(func_unit_sel)\nendproperty\nassert_p_func_unit_sel_clear_before_decode:assert property (p_func_unit_sel_clear_before_decode) else $error(\"\");"
    },
    {
        "id": "717_7_1733",
        "sva1": "property p_mac_result_no_x_transition;\n@(posedge clk)     $changed(mac_result) |-> !$isunknown(mac_result);\nendproperty",
        "sva2": "property p_mac_result_no_x_transition;\n@(posedge clk)     $changed(mac_result) |-> !$isunknown(mac_result)\nendproperty\nassert_p_mac_result_no_x_transition:assert property (p_mac_result_no_x_transition) else $error(\"\");"
    },
    {
        "id": "463_6_1348",
        "sva1": "property p_atomic_op_cache_miss_throughout;\n@(posedge clk_signal)     $fell(amo_req) |-> ##1 (!cache_miss throughout ($rose(lock_ack) ##1 $fell(amo_resp)));\nendproperty",
        "sva2": "property p_amo_req_fell_to_lock_ack_resp;\n@(posedge clk_signal)     $fell(amo_req) |-> ##1 (!cache_miss throughout ($rose(lock_ack) ##1 $fell(amo_resp)))\nendproperty\nassert_p_amo_req_fell_to_lock_ack_resp:assert property (p_amo_req_fell_to_lock_ack_resp) else $error(\"\");"
    },
    {
        "id": "707_8_1627",
        "sva1": "property p_retrans_immediately_after_crc_fail;\n@(posedge clk)     $fell(crc_fail) |-> ##1 !retrans_en;\nendproperty",
        "sva2": "property p_retrans_immediately_after_crc_fail;\n@(posedge clk)         $fell(crc_fail) |-> ##1 !retrans_en\nendproperty\nassert_p_retrans_immediately_after_crc_fail:assert property (p_retrans_immediately_after_crc_fail) else $error(\"\");"
    },
    {
        "id": "665_3_1282",
        "sva1": "property accum_target_valid;\n@(posedge clk_sys)     accum_enable |-> $onehot(accum_target);\nendproperty",
        "sva2": "property accum_target_valid;\n@(posedge clk_sys)         accum_enable == 1'b1 |-> $onehot(accum_target)\nendproperty\nassert_accum_target_valid:assert property (accum_target_valid) else $error(\"\");"
    },
    {
        "id": "676_2_1406",
        "sva1": "property p_activation_out_range_2;\n@(posedge clk)     activation_enable |=> activation_out inside {[0:1]};\nendproperty",
        "sva2": "property p_activation_out_range_2;\n@(posedge clk)         activation_enable == 1'b1 |=> activation_out inside {1'b0, 1'b1}\nendproperty\nassert_p_activation_out_range_2:assert property (p_activation_out_range_2) else $error(\"\");"
    },
    {
        "id": "636_4_1013",
        "sva1": "property p_data_bus_no_x_stable;\n@(posedge clk)     $stable(data_bus) |-> !$isunknown(data_bus);\nendproperty",
        "sva2": "property p_data_bus_no_x_stable;\n@(posedge clk)     $stable(data_bus) |-> !$isunknown(data_bus)\nendproperty\nassert_p_data_bus_no_x_stable:assert property (p_data_bus_no_x_stable) else $error(\"\");"
    },
    {
        "id": "734_6_1894",
        "sva1": "property ecc_error_assertion_6;\n@(posedge clk_ecc)     ecc_error_detected |-> ecc_error_signal ##1 !ecc_error_signal;\nendproperty",
        "sva2": "property ecc_error_assertion_6;\n@(posedge clk_ecc)     ecc_error_detected == 1'b1 |-> ecc_error_signal ##1 !ecc_error_signal\nendproperty\nassert_ecc_error_assertion_6:assert property (ecc_error_assertion_6) else $error(\"\");"
    },
    {
        "id": "718_2_1775",
        "sva1": "property thermal_protect_implies_low_power_2;\n@(posedge clk_sys)     thermal_protect_signal && !$past(thermal_protect_signal) |-> ##1 all_modules_low_power_state;\nendproperty",
        "sva2": "property thermal_protect_implies_low_power_2;\n@(posedge clk_sys)     (thermal_protect_signal && !$past(thermal_protect_signal)) |-> ##1 all_modules_low_power_state\nendproperty\nassert_thermal_protect_implies_low_power_2:assert property (thermal_protect_implies_low_power_2) else $error(\"\");"
    },
    {
        "id": "653_2_1165",
        "sva1": "property p_vc_sel_stable;\n@(posedge clk)     $stable(vc_sel) |-> $onehot(vc_sel);\nendproperty",
        "sva2": "property p_vc_sel_stable;\n@(posedge clk)     $stable(vc_sel) |-> $onehot(vc_sel)\nendproperty\nassert_p_vc_sel_stable:assert property (p_vc_sel_stable) else $error(\"\");"
    },
    {
        "id": "738_3_1916",
        "sva1": "property p_err_state_no_new_frame_3;\n@(posedge can_clk)     can_error_state |-> ##[1:$] !can_tx_frame_active;\nendproperty",
        "sva2": "property p_err_state_no_new_frame_3;\n@(posedge can_clk)     can_error_state == 1'b1 |-> ##[1:$] !can_tx_frame_active\nendproperty\nassert_p_err_state_no_new_frame_3:assert property (p_err_state_no_new_frame_3) else $error(\"\");"
    },
    {
        "id": "717_2_1720",
        "sva1": "property p_mac_result_no_x_negedge;\n@(negedge clk)     !$isunknown(mac_result);\nendproperty",
        "sva2": "property p_mac_result_no_x_negedge;\n@(negedge clk) !$isunknown(mac_result)\nendproperty\nassert_p_mac_result_no_x_negedge:assert property (p_mac_result_no_x_negedge) else $error(\"\");"
    },
    {
        "id": "685_4_1481",
        "sva1": "property ecc_fail_causes_error_flag;\n@(posedge clk)     ecc_fail |-> ##[0:1] ecc_error_flag;\nendproperty",
        "sva2": "property ecc_fail_causes_error_flag;\n@(posedge clk)         ecc_fail == 1'b1 |-> ##[0:1] ecc_error_flag == 1'b1\nendproperty\nassert_ecc_fail_causes_error_flag:assert property (ecc_fail_causes_error_flag) else $error(\"\");"
    },
    {
        "id": "778_3_2302",
        "sva1": "property recovery_completion;\n@(posedge avb_clk)     recovery_activated |=> ##[1:10] $rose(stream_valid);\nendproperty",
        "sva2": "property recovery_completion;\n@(posedge avb_clk)         recovery_activated |=> ##[1:10] $rose(stream_valid)\nendproperty\nassert_recovery_completion:assert property (recovery_completion) else $error(\"\");"
    },
    {
        "id": "749_3_2029",
        "sva1": "property p_switch_stable_until_grant;\n@(posedge clk_sys)     thread_switch_req && !thread_switch_grant |=> $stable(thread_switch_req) until thread_switch_grant;\nendproperty",
        "sva2": "property p_switch_stable_until_grant;\n@(posedge clk_sys)     (thread_switch_req && !thread_switch_grant) |=> $stable(thread_switch_req) until thread_switch_grant\nendproperty\nassert_p_switch_stable_until_grant:assert property (p_switch_stable_until_grant) else $error(\"\");"
    },
    {
        "id": "773_10_2257",
        "sva1": "property bitwidth_change_propagation;\n@(posedge clk_quant)     disable iff (!rst_n)     $changed(quant_bits) |-> ##1 (quant_bits == dequant_bits);\nendproperty",
        "sva2": "property bitwidth_change_propagation;\n@(posedge clk_quant) disable iff (!rst_n)     $changed(quant_bits) |-> ##1 (quant_bits == dequant_bits)\nendproperty\nassert_bitwidth_change_propagation:assert property (bitwidth_change_propagation) else $error(\"\");"
    },
    {
        "id": "787_4_2407",
        "sva1": "property packet_continuity;\n@(posedge pcie_clk)     $fell(valid_pkt) ##1 $rose(valid_pkt) |-> $stable(pkt_id);\nendproperty",
        "sva2": "property packet_continuity;\n@(posedge pcie_clk)         $fell(valid_pkt) ##1 $rose(valid_pkt) |-> $stable(pkt_id)\nendproperty\nassert_packet_continuity:assert property (packet_continuity) else $error(\"\");"
    },
    {
        "id": "751_1_2039",
        "sva1": "property pcie_train_state_no_skip_1;\n@(posedge pcie_clk)     $rose(train_state_curr == TRAIN_STATE_DETECT) |-> ##[1:2] (train_state_next == TRAIN_STATE_POLLING);\nendproperty",
        "sva2": "property pcie_train_state_no_skip_1;\n@(posedge pcie_clk)         $rose(train_state_curr == TRAIN_STATE_DETECT) |-> ##[1:2] (train_state_next == TRAIN_STATE_POLLING)\nendproperty\nassert_pcie_train_state_no_skip_1:assert property (pcie_train_state_no_skip_1) else $error(\"\");"
    },
    {
        "id": "663_5_1287",
        "sva1": "property p_write_voltage_window_after_reset;\n@(posedge clk)     $rose(reset_n) |-> ##[1:5] (write_voltage >= V_SET_MIN && write_voltage <= V_SET_MAX);\nendproperty",
        "sva2": "property p_write_voltage_window_after_reset;\n@(posedge clk)     $rose(reset_n) |-> ##[1:5] (write_voltage >= V_SET_MIN && write_voltage <= V_SET_MAX)\nendproperty\nassert_p_write_voltage_window_after_reset:assert property (p_write_voltage_window_after_reset) else $error(\"\");"
    },
    {
        "id": "768_8_2224",
        "sva1": "property data_coherency_post_switch;\n@(posedge clk_coherency)     $fell(primary_link_active) && $rose(backup_link_active) |->      $stable(cache_line_data)[*4];\nendproperty",
        "sva2": "property data_coherency_post_switch;\n@(posedge clk_coherency)     ($fell(primary_link_active) && $rose(backup_link_active)) |-> $stable(cache_line_data)[*4]\nendproperty\nassert_data_coherency_post_switch:assert property (data_coherency_post_switch) else $error(\"\");"
    },
    {
        "id": "802_8_2599",
        "sva1": "property power_switch_completion_timeout;\n@(posedge layer_clk)     $rose(power_switch_req) |-> ##[1:100] $rose(power_switch_ack);\nendproperty",
        "sva2": "property power_switch_completion_timeout;\n@(posedge layer_clk)         $rose(power_switch_req) |-> ##[1:100] $rose(power_switch_ack)\nendproperty\nassert_power_switch_completion_timeout:assert property (power_switch_completion_timeout) else $error(\"\");"
    },
    {
        "id": "798_8_2531",
        "sva1": "property reset_behavior;\n@(posedge clk_sparse)     $rose(sparsity_reset) |=> (zero_count == 0 && sparsity_ratio == 0.0);\nendproperty",
        "sva2": "property reset_behavior;\n@(posedge clk_sparse)         $rose(sparsity_reset) |=> (zero_count == 0 && sparsity_ratio == 0.0)\nendproperty\nassert_reset_behavior:assert property (reset_behavior) else $error(\"\");"
    },
    {
        "id": "807_3_2633",
        "sva1": "property noise_injection_recovery_p3;\n@(posedge sys_clk)     $rose(noise_injection_flag) |-> ##[1:5] $fell(sensor3_weight);\nendproperty",
        "sva2": "property noise_injection_recovery_p3;\n@(posedge sys_clk)     $rose(noise_injection_flag) |-> ##[1:5] $fell(sensor3_weight)\nendproperty\nassert_noise_injection_recovery_p3:assert property (noise_injection_recovery_p3) else $error(\"\");"
    },
    {
        "id": "809_1_2662",
        "sva1": "property exception_priority_check;\n@(posedge clk_core)     ($rose(exception_req_high) && $rose(exception_req_low)) |-> ##1 exception_ack_high\nendproperty",
        "sva2": "property exception_priority_check;\n@(posedge clk_core)         ($rose(exception_req_high) && $rose(exception_req_low)) |-> ##1 exception_ack_high\nendproperty\nassert_exception_priority_check:assert property (exception_priority_check) else $error(\"\");"
    },
    {
        "id": "745_6_1989",
        "sva1": "property p_no_muldiv_mem_conflict;\n@(posedge clk_core)     !((mul_en_ || div_en_ || rem_en_) && mem_any_en_);\nendproperty",
        "sva2": "property p_no_muldiv_mem_conflict;\n@(posedge clk_core)         !((mul_en_ || div_en_ || rem_en_) && mem_any_en_)\nendproperty\nassert_p_no_muldiv_mem_conflict:assert property (p_no_muldiv_mem_conflict) else $error(\"\");"
    },
    {
        "id": "793_10_2490",
        "sva1": "property multi_carrier_lock_sync;\n@(posedge clk_sys)     (num_active_carriers_i > 1) |-> (locked_o == &carrier_lock_status_i);\nendproperty",
        "sva2": "property multi_carrier_lock_sync;\n@(posedge clk_sys)         num_active_carriers_i > 1 |-> locked_o == &carrier_lock_status_i\nendproperty\nassert_multi_carrier_lock_sync:assert property (multi_carrier_lock_sync) else $error(\"\");"
    },
    {
        "id": "815_2_2715",
        "sva1": "property index_compression_integrity;\n@(posedge clk_sparse)     $rose(compression_valid) |-> (compressed_idx == $past(uncompressed_idx, 1));\nendproperty",
        "sva2": "property index_compression_integrity;\n@(posedge clk_sparse)         $rose(compression_valid) |-> compressed_idx == $past(uncompressed_idx, 1)\nendproperty\nassert_index_compression_integrity:assert property (index_compression_integrity) else $error(\"\");"
    },
    {
        "id": "801_12_2585",
        "sva1": "property p_unique_channel_allocation;\n@(posedge clk_control)     channel_alloc_req |-> ##[1:3] $onehot(allocated_channel);\nendproperty",
        "sva2": "property p_unique_channel_allocation;\n@(posedge clk_control)     channel_alloc_req == 1'b1 |-> ##[1:3] $onehot(allocated_channel)\nendproperty\nassert_p_unique_channel_allocation:assert property (p_unique_channel_allocation) else $error(\"\");"
    },
    {
        "id": "786_4_2395",
        "sva1": "property pcie_recovery_to_training_allowed;\n@(posedge pcie_clk_i)     $fell(link_state_recovery_i) |=> ##[1:3] link_state_train_i\nendproperty",
        "sva2": "property pcie_recovery_to_training_allowed;\n@(posedge pcie_clk_i)     $fell(link_state_recovery_i) |=> ##[1:3] link_state_train_i\nendproperty\nassert_pcie_recovery_to_training_allowed:assert property (pcie_recovery_to_training_allowed) else $error(\"\");"
    },
    {
        "id": "821_3_2796",
        "sva1": "property priority_adjustment_response;\n@(posedge clk_sys)     $rose(priority_change_req) |-> ##[1:2] priority_update_done;\nendproperty",
        "sva2": "property priority_adjustment_response;\n@(posedge clk_sys)         $rose(priority_change_req) |-> ##[1:2] priority_update_done\nendproperty\nassert_priority_adjustment_response:assert property (priority_adjustment_response) else $error(\"\");"
    },
    {
        "id": "812_10_2711",
        "sva1": "property p_no_backpressure_during_switch;\n@(posedge clk_axi)     dec_mode_switch_active |-> ##[0:2] !data_fifo_backpressure\nendproperty",
        "sva2": "property p_no_backpressure_during_switch;\n@(posedge clk_axi)         dec_mode_switch_active == 1'b1 |-> ##[0:2] !data_fifo_backpressure\nendproperty\nassert_p_no_backpressure_during_switch:assert property (p_no_backpressure_during_switch) else $error(\"\");"
    },
    {
        "id": "816_15_2786",
        "sva1": "property address_bus_stable_during_switch;\n@(posedge ddr_clk)     rank_switch_ack_ |-> $stable(address_bus_);\nendproperty",
        "sva2": "property address_bus_stable_during_switch;\n@(posedge ddr_clk)         rank_switch_ack_ == 1'b1 |-> $stable(address_bus_)\nendproperty\nassert_address_bus_stable_during_switch:assert property (address_bus_stable_during_switch) else $error(\"\");"
    },
    {
        "id": "819_10_2810",
        "sva1": "property p_mixed_op_complete;\n@(posedge clk_core)     $rose(calc_active) |-> ##[1:100] $fell(calc_active);\nendproperty",
        "sva2": "property p_mixed_op_complete;\n@(posedge clk_core)         $rose(calc_active) |-> ##[1:100] $fell(calc_active)\nendproperty\nassert_p_mixed_op_complete:assert property (p_mixed_op_complete) else $error(\"\");"
    },
    {
        "id": "462_1_1332",
        "sva1": "property p_sync_fall_to_stable_gmtime;\n@(posedge clk_sys)     $fell(sync_request) |-> ##1 !clock_adjust throughout      (##[1:5] $stable(gm_time[63:0]) ##[10:100] $rose(sync_ack) ##0 $stable(clock_offset));\nendproperty",
        "sva2": "property p_sync_request_fall;\n@(posedge clk_sys)     $fell(sync_request) |->      ##1 (!clock_adjust) throughout (         ##[1:5] $stable(gm_time[63:0])          ##[10:100] $rose(sync_ack)          ##0 $stable(clock_offset)     )\nendproperty\nassert_p_sync_request_fall:assert property (p_sync_request_fall) else $error(\"\");"
    },
    {
        "id": "829_5_2897",
        "sva1": "property spi_slave_data_hold_after_error;\n@(posedge spi_clk)     ($rose(spi_crc_error) && spi_cs_active) |-> spi_miso_data_stable[*4];\nendproperty",
        "sva2": "property spi_slave_data_hold_after_error;\n@(posedge spi_clk)     ($rose(spi_crc_error) && spi_cs_active) |-> spi_miso_data_stable[*4]\nendproperty\nassert_spi_slave_data_hold_after_error:assert property (spi_slave_data_hold_after_error) else $error(\"\");"
    },
    {
        "id": "823_7_2832",
        "sva1": "property stop_condition_reset;\n@(posedge i2c_clk)     $rose(i2c_stop) |-> ##1 !i2c_busy;\nendproperty",
        "sva2": "property stop_condition_reset;\n@(posedge i2c_clk)         $rose(i2c_stop) |-> ##1 !i2c_busy\nendproperty\nassert_stop_condition_reset:assert property (stop_condition_reset) else $error(\"\");"
    },
    {
        "id": "833_12_2956",
        "sva1": "property ulps_exit_sequence;\n@(posedge mipi_clk)     $fell(ulps_active) |-> ##8 !lp11_state && !hs_mode;\nendproperty",
        "sva2": "property ulps_exit_sequence;\n@(posedge mipi_clk)     $fell(ulps_active) |-> ##8 (!lp11_state && !hs_mode)\nendproperty\nassert_ulps_exit_sequence:assert property (ulps_exit_sequence) else $error(\"\");"
    },
    {
        "id": "830_8_2944",
        "sva1": "property slave_mosi_safe_after_reset;\n@(posedge spi_clk)     $fell(master_reset_n) |-> ##[1:4] slave_mosi == 1'b0;\nendproperty",
        "sva2": "property slave_mosi_safe_after_reset;\n@(posedge spi_clk)     $fell(master_reset_n) |-> ##[1:4] slave_mosi == 1'b0\nendproperty\nassert_slave_mosi_safe_after_reset:assert property (slave_mosi_safe_after_reset) else $error(\"\");"
    },
    {
        "id": "836_11_3000",
        "sva1": "property bank_precharge_completion;\n@(posedge ddr_clk)     $rose(precharge_cmd_) |-> ##[1:8] $fell(bank_active_);\nendproperty",
        "sva2": "property bank_precharge_completion;\n@(posedge ddr_clk)         $rose(precharge_cmd_) |-> ##[1:8] $fell(bank_active_)\nendproperty\nassert_bank_precharge_completion:assert property (bank_precharge_completion) else $error(\"\");"
    },
    {
        "id": "741_2_1959",
        "sva1": "property no_frame_end_without_sync;\n@(posedge clk_signal)     frame_end |=> !sync_pulse until sync_pulse;\nendproperty",
        "sva2": "property no_frame_end_without_sync;\n@(posedge clk_signal)     frame_end |=> !sync_pulse until sync_pulse\nendproperty\nassert_no_frame_end_without_sync:assert property (no_frame_end_without_sync) else $error(\"\");"
    },
    {
        "id": "823_3_2859",
        "sva1": "property stretch_recovery;\n@(posedge i2c_clk)     $rose(i2c_scl_stretch) ##[1:16] $fell(i2c_scl_stretch) |-> ##1 i2c_scl_normal;\nendproperty",
        "sva2": "property stretch_recovery;\n@(posedge i2c_clk)     $rose(i2c_scl_stretch) ##[1:16] $fell(i2c_scl_stretch) |-> ##1 i2c_scl_normal\nendproperty\nassert_stretch_recovery:assert property (stretch_recovery) else $error(\"\");"
    },
    {
        "id": "836_14_2989",
        "sva1": "property read_modify_write_sequence;\n@(posedge ddr_clk)     (rmw_cmd_ && rd_data_valid_) |=> ##[1:4] wr_cmd_valid_;\nendproperty",
        "sva2": "property read_modify_write_sequence;\n@(posedge ddr_clk)         (rmw_cmd_ && rd_data_valid_) |=> ##[1:4] wr_cmd_valid_\nendproperty\nassert_read_modify_write_sequence:assert property (read_modify_write_sequence) else $error(\"\");"
    },
    {
        "id": "838_10_3015",
        "sva1": "property ecc_error_counter_increments;\n@(posedge ecc_clk)     $rose(ecc_error_detected) |-> ecc_error_count == $past(ecc_error_count) + 1;\nendproperty",
        "sva2": "property ecc_error_counter_increments;\n@(posedge ecc_clk)         $rose(ecc_error_detected) |-> ecc_error_count == ($past(ecc_error_count) + 1)\nendproperty\nassert_ecc_error_counter_increments:assert property (ecc_error_counter_increments) else $error(\"\");"
    },
    {
        "id": "456_4_1292",
        "sva1": "property pwr_gating_seq_4;\n@(posedge clk_signal)     $fell(power_down_req) |-> ##1 (!isolation_en) throughout (clk_gate[->2] ##[3:10] $stable(retention_regs) ##1 $rose(power_ok));\nendproperty",
        "sva2": "property p_Power_Down_Req_Fell;\n@(posedge clk_signal)     $fell(power_down_req) |->      (##1 (!isolation_en throughout          (clk_gate[->2] ##[3:10] $stable(retention_regs) ##1 $rose(power_ok))))\nendproperty\nassert_p_Power_Down_Req_Fell:assert property (p_Power_Down_Req_Fell) else $error(\"\");"
    },
    {
        "id": "855_10_3232",
        "sva1": "property proper_disconnect_sequence;\n@(posedge wifi_clk)     $fell(wifi_connected) |-> ##[1:5] $fell(wifi_link_status);\nendproperty",
        "sva2": "property proper_disconnect_sequence;\n@(posedge wifi_clk)     $fell(wifi_connected) |-> ##[1:5] $fell(wifi_link_status)\nendproperty\nassert_proper_disconnect_sequence:assert property (proper_disconnect_sequence) else $error(\"\");"
    },
    {
        "id": "841_13_3076",
        "sva1": "property no_write_channel_deadlock;\n@(posedge axi_clk)     aw_valid_i && !aw_ready_i |-> ##[1:$] aw_ready_i or !aw_valid_i;\nendproperty",
        "sva2": "property no_write_channel_deadlock;\n@(posedge axi_clk)     (aw_valid_i && !aw_ready_i) |-> ##[1:$] (aw_ready_i || !aw_valid_i)\nendproperty\nassert_no_write_channel_deadlock:assert property (no_write_channel_deadlock) else $error(\"\");"
    },
    {
        "id": "852_7_3229",
        "sva1": "property lane_skew_compensation;\n@(posedge serdes_clk)     $rose(lane_sync_done) |-> ##[0:10] (lane_skew < max_skew_threshold);\nendproperty",
        "sva2": "property lane_skew_compensation;\n@(posedge serdes_clk)         $rose(lane_sync_done) |-> ##[0:10] (lane_skew < max_skew_threshold)\nendproperty\nassert_lane_skew_compensation:assert property (lane_skew_compensation) else $error(\"\");"
    },
    {
        "id": "840_6_3060",
        "sva1": "property data_valid_after_pwr_up;\n@(posedge ddr_clk)     $fell(ddr_pwr_down) |-> ##[10:100] ddr_data_valid;\nendproperty",
        "sva2": "property data_valid_after_pwr_up;\n@(posedge ddr_clk)     $fell(ddr_pwr_down) |-> ##[10:100] ddr_data_valid\nendproperty\nassert_data_valid_after_pwr_up:assert property (data_valid_after_pwr_up) else $error(\"\");"
    },
    {
        "id": "850_15_3177",
        "sva1": "property rx_termination_adjustment;\n@(posedge serdes_clk)     $rose(impedance_mismatch) |-> ##[1:10] $rose(rx_term_adjust);\nendproperty",
        "sva2": "property rx_termination_adjustment;\n@(posedge serdes_clk)         $rose(impedance_mismatch) |-> ##[1:10] $rose(rx_term_adjust)\nendproperty\nassert_rx_termination_adjustment:assert property (rx_termination_adjustment) else $error(\"\");"
    },
    {
        "id": "865_7_3378",
        "sva1": "property usb_pid_sequence_valid;\n@(posedge usb_clk)     (usb_pid_valid) |-> (usb_pid_type inside {DATA0, DATA1, ACK, NAK, STALL});\nendproperty",
        "sva2": "property usb_pid_sequence_valid;\n@(posedge usb_clk)     usb_pid_valid == 1'b1 |-> usb_pid_type inside {DATA0, DATA1, ACK, NAK, STALL}\nendproperty\nassert_usb_pid_sequence_valid:assert property (usb_pid_sequence_valid) else $error(\"\");"
    },
    {
        "id": "872_7_3466",
        "sva1": "property multicast_filtering;\n@(posedge eth_clk)     (eth_pkt_valid && eth_pkt_multicast && !multicast_group_enabled) |=> pkt_drop;\nendproperty",
        "sva2": "property multicast_filtering;\n@(posedge eth_clk)         (eth_pkt_valid && eth_pkt_multicast && !multicast_group_enabled) |=> pkt_drop\nendproperty\nassert_multicast_filtering:assert property (multicast_filtering) else $error(\"\");"
    },
    {
        "id": "867_20_3407",
        "sva1": "property error_frame_length;\n@(posedge can_clk)     $rose(can_error_flag_detected) |-> ##[6:12] $fell(can_error_flag_detected);\nendproperty",
        "sva2": "property error_frame_length;\n@(posedge can_clk)         $rose(can_error_flag_detected) |-> ##[6:12] $fell(can_error_flag_detected)\nendproperty\nassert_error_frame_length:assert property (error_frame_length) else $error(\"\");"
    },
    {
        "id": "860_12_3294",
        "sva1": "property spi_data_phase_alignment;\n@(posedge mcu_clk)     spi_cs_o && $changed(spi_mosi_o) |-> ##[0:1] !$changed(spi_sck_o);\nendproperty",
        "sva2": "property spi_data_phase_alignment;\n@(posedge mcu_clk)     (spi_cs_o && $changed(spi_mosi_o)) |-> ##[0:1] !$changed(spi_sck_o)\nendproperty\nassert_spi_data_phase_alignment:assert property (spi_data_phase_alignment) else $error(\"\");"
    },
    {
        "id": "876_10_3504",
        "sva1": "property metadata_integrity;\n@(posedge flash_clk)     $rose(power_good) |-> $stable(metadata_area) throughout (initialization_done == 1);\nendproperty",
        "sva2": "property metadata_integrity;\n@(posedge flash_clk)         $rose(power_good) |-> $stable(metadata_area) throughout (initialization_done == 1)\nendproperty\nassert_metadata_integrity:assert property (metadata_integrity) else $error(\"\");"
    },
    {
        "id": "820_4_2813",
        "sva1": "property pwr_stable_after_on;\n@(posedge clk_pwr)     $rose(pwr_on_ack_layer1_) && $rose(pwr_on_ack_layer2_) && $rose(pwr_on_ack_layer3_) |-> ##[10:100] $stable(pwr_good_layer1_) && $stable(pwr_good_layer2_) && $stable(pwr_good_layer3_)\nendproperty",
        "sva2": "property pwr_stable_after_on;\n@(posedge clk_pwr)     ($rose(pwr_on_ack_layer1_) && $rose(pwr_on_ack_layer2_) && $rose(pwr_on_ack_layer3_))      |->     ##[10:100] ($stable(pwr_good_layer1_) && $stable(pwr_good_layer2_) && $stable(pwr_good_layer3_))\nendproperty\nassert_pwr_stable_after_on:assert property (pwr_stable_after_on) else $error(\"\");"
    },
    {
        "id": "859_10_3292",
        "sva1": "property p_io_pad_retention;\n@(posedge mcu_clk)     (io_pad_sleep_en && $fell(io_pad_sleep_en)) |-> (io_pad_state == $past(io_pad_state, 2));\nendproperty",
        "sva2": "property p_io_pad_retention;\n@(posedge mcu_clk)     (io_pad_sleep_en && $fell(io_pad_sleep_en)) |-> (io_pad_state == $past(io_pad_state, 2))\nendproperty\nassert_p_io_pad_retention:assert property (p_io_pad_retention) else $error(\"\");"
    },
    {
        "id": "834_4_2978",
        "sva1": "property p_mipi_power_down_recovery;\n@(posedge mipi_clk)     $rose(power_good) |-> ##[1:10] controller_ready;\nendproperty",
        "sva2": "property p_mipi_power_down_recovery;\n@(posedge mipi_clk)     $rose(power_good) |-> ##[1:10] controller_ready\nendproperty\nassert_p_mipi_power_down_recovery:assert property (p_mipi_power_down_recovery) else $error(\"\");"
    },
    {
        "id": "877_1_3509",
        "sva1": "property multi_plane_op_sync;\n@(posedge nand_clk)     $rose(plane0_cmd_valid) |-> ##[1:4] $rose(plane1_cmd_valid);\nendproperty",
        "sva2": "property multi_plane_op_sync;\n@(posedge nand_clk)     $rose(plane0_cmd_valid) |-> ##[1:4] $rose(plane1_cmd_valid)\nendproperty\nassert_multi_plane_op_sync:assert property (multi_plane_op_sync) else $error(\"\");"
    },
    {
        "id": "866_2_3383",
        "sva1": "property handshake_timeout_recovery;\n@(posedge usb_clk)     (usb_handshake_timeout && $past(usb_tx_active, 2)) |=> ##[1:8] usb_handshake_retry;\nendproperty",
        "sva2": "property handshake_timeout_recovery;\n@(posedge usb_clk)         (usb_handshake_timeout && $past(usb_tx_active, 2)) |=> ##[1:8] usb_handshake_retry\nendproperty\nassert_handshake_timeout_recovery:assert property (handshake_timeout_recovery) else $error(\"\");"
    },
    {
        "id": "877_12_3513",
        "sva1": "property address_cycle_count;\n@(posedge nand_clk)     $rose(addr_latch_en) |-> ##[4:6] $fell(addr_latch_en);\nendproperty",
        "sva2": "property address_cycle_count;\n@(posedge nand_clk)         $rose(addr_latch_en) |-> ##[4:6] $fell(addr_latch_en)\nendproperty\nassert_address_cycle_count:assert property (address_cycle_count) else $error(\"\");"
    },
    {
        "id": "883_8_3606",
        "sva1": "property p_cable_flip_cc_change;\n@(posedge pd_clk)     $rose(cable_flipped) |-> ##[1:5] (cc1_state != cc2_state);\nendproperty",
        "sva2": "property p_cable_flip_cc_change;\n@(posedge pd_clk)         $rose(cable_flipped) |-> ##[1:5] (cc1_state != cc2_state)\nendproperty\nassert_p_cable_flip_cc_change:assert property (p_cable_flip_cc_change) else $error(\"\");"
    },
    {
        "id": "884_4_3632",
        "sva1": "property overcurrent_recovery;\n@(posedge pd_clk)     $fell(overcurrent_detected) |=> ##[1:5] $rose(normal_current_mode);\nendproperty",
        "sva2": "property overcurrent_recovery;\n@(posedge pd_clk)     $fell(overcurrent_detected) |=> ##[1:5] $rose(normal_current_mode)\nendproperty\nassert_overcurrent_recovery:assert property (overcurrent_recovery) else $error(\"\");"
    },
    {
        "id": "841_2_3065",
        "sva1": "property aw_stable_until_handshake;\n@(posedge axi_clk)     aw_valid_i && !aw_ready_i |=> $stable(aw_addr_i) && $stable(aw_id_i) && $stable(aw_len_i);\nendproperty",
        "sva2": "property aw_stable_until_handshake;\n@(posedge axi_clk)     (aw_valid_i && !aw_ready_i) |=> ($stable(aw_addr_i) && $stable(aw_id_i) && $stable(aw_len_i))\nendproperty\nassert_aw_stable_until_handshake:assert property (aw_stable_until_handshake) else $error(\"\");"
    },
    {
        "id": "885_14_3630",
        "sva1": "property mode_switch_interrupt;\n@(posedge pd_clk)     $changed(alt_mode_active_) |-> ##[0:1] intr_alt_mode_change_\nendproperty",
        "sva2": "property mode_switch_interrupt;\n@(posedge pd_clk)         $changed(alt_mode_active_) |-> ##[0:1] intr_alt_mode_change_\nendproperty\nassert_mode_switch_interrupt:assert property (mode_switch_interrupt) else $error(\"\");"
    },
    {
        "id": "898_1_3792",
        "sva1": "property sim_hotplug_recovery;\n@(posedge clk_core)     $rose(sim_inserted) |-> ##[1:10] sim_state == SIM_INIT\nendproperty",
        "sva2": "property sim_hotplug_recovery;\n@(posedge clk_core)         $rose(sim_inserted) |-> ##[1:10] sim_state == SIM_INIT\nendproperty\nassert_sim_hotplug_recovery:assert property (sim_hotplug_recovery) else $error(\"\");"
    },
    {
        "id": "883_10_3580",
        "sva1": "property p_source_to_sink_transition;\n@(posedge pd_clk)     (pd_role == SOURCE_ROLE) && (rx_packet == PD_CTRL_PR_SWAP) |=>      ##[1:50] (pd_role == SINK_ROLE);\nendproperty",
        "sva2": "property p_source_to_sink_transition;\n@(posedge pd_clk)     (pd_role == SOURCE_ROLE) && (rx_packet == PD_CTRL_PR_SWAP) |=> ##[1:50] (pd_role == SINK_ROLE)\nendproperty\nassert_p_source_to_sink_transition:assert property (p_source_to_sink_transition) else $error(\"\");"
    },
    {
        "id": "890_4_3679",
        "sva1": "property p_pixel_format_consistency;\n@(posedge isp_clk)     (pixel_format_in_ == pixel_format_out_) throughout (isp_busy);\nendproperty",
        "sva2": "property p_pixel_format_consistency;\n@(posedge isp_clk)     isp_busy throughout (pixel_format_in_ == pixel_format_out_)\nendproperty\nassert_p_pixel_format_consistency:assert property (p_pixel_format_consistency) else $error(\"\");"
    },
    {
        "id": "878_9_3515",
        "sva1": "property spare_block_availability;\n@(posedge flash_clk)     $fell(spare_block_count) |-> spare_block_count > 0;\nendproperty",
        "sva2": "property spare_block_availability;\n@(posedge flash_clk)         $fell(spare_block_count) |-> spare_block_count > 0\nendproperty\nassert_spare_block_availability:assert property (spare_block_availability) else $error(\"\");"
    },
    {
        "id": "844_6_3109",
        "sva1": "property axi_lowpwr_sleep_all_channels_idle;\n@(posedge axi_clk)     $fell(axi_pwr_ok) |-> ##[2:5] (!axi_awvalid && !axi_wvalid && !axi_arvalid);\nendproperty",
        "sva2": "property axi_lowpwr_sleep_all_channels_idle;\n@(posedge axi_clk)     $fell(axi_pwr_ok) |-> ##[2:5] (!axi_awvalid && !axi_wvalid && !axi_arvalid)\nendproperty\nassert_axi_lowpwr_sleep_all_channels_idle:assert property (axi_lowpwr_sleep_all_channels_idle) else $error(\"\");"
    },
    {
        "id": "857_6_3268",
        "sva1": "property sensitive_bus_unknown_after_reset;\n@(posedge clk_core)     $rose(reset_n) |-> ##[1:5] !$isunknown(secure_bus_internal);\nendproperty",
        "sva2": "property sensitive_bus_unknown_after_reset;\n@(posedge clk_core)         $rose(reset_n) |-> ##[1:5] !$isunknown(secure_bus_internal)\nendproperty\nassert_sensitive_bus_unknown_after_reset:assert property (sensitive_bus_unknown_after_reset) else $error(\"\");"
    },
    {
        "id": "842_9_3081",
        "sva1": "property read_data_continuity;\n@(posedge axi_clk)     (axi_rvalid && !axi_rlast) |=>      axi_rvalid[*1:16] ##0 axi_rlast;\nendproperty",
        "sva2": "property read_data_continuity;\n@(posedge axi_clk)         (axi_rvalid && !axi_rlast) |=> (axi_rvalid[*1:16] ##0 axi_rlast)\nendproperty\nassert_read_data_continuity:assert property (read_data_continuity) else $error(\"\");"
    }
]