library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
entity ALU4 is
	port( a, b: in std_logic_vector(3 downto 0);
			op : in std_logic_vector(2 downto 0);
			r, m : out std_logic_vector(3 downto 0));
end ALU4;
Architecture Behavioral of ALU4 is
	signal s_a, s_b, s_r: unsigned (3 downto 0);
	signal s_s : unsigned (7 downto 0);
	begin 
	s_a <= unsigned(a);
	s_b <= unsigned(b);
	
	s_m <= s_a * s_b;
	s_r <= s_a + s_b when "000",
			 s_a - s_b when "001",
			 s_m when "010",
			 s_a / s_b when "011",
			 s_a rem s_b when "100",
			 s_a and s_b when "101",
			 s_a or s_b when "110",
			 s_a xor s_b when "111",
end Behavioral;