
qube_core.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cc8  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004ea0  08004ea0  00014ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ef8  08004ef8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004ef8  08004ef8  00014ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f00  08004f00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f00  08004f00  00014f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f04  08004f04  00014f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  2000000c  08004f14  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08004f14  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016674  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029a0  00000000  00000000  000366b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  00039050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f0  00000000  00000000  0003a348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eb2f  00000000  00000000  0003b538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018233  00000000  00000000  0005a067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5b20  00000000  00000000  0007229a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00137dba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d8  00000000  00000000  00137e0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004e88 	.word	0x08004e88

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004e88 	.word	0x08004e88

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <cpu_init>:

// ----------------------------------------------------------------------------
// cpu_init() function
// ----------------------------------------------------------------------------
void cpu_init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  // Reset of all peripherals, Initializes the Flash interface and the Systick.
  HAL_Init();
 8000520:	f001 fa13 	bl	800194a <HAL_Init>

  // Configure the system clock
  SystemClock_Config();
 8000524:	f000 f812 	bl	800054c <SystemClock_Config>

  // Initialize all configured peripherals
  MX_GPIO_Init();
 8000528:	f000 f9a8 	bl	800087c <MX_GPIO_Init>
  MX_I2C1_Init();
 800052c:	f000 f876 	bl	800061c <MX_I2C1_Init>
  MX_I2C2_Init();
 8000530:	f000 f8b4 	bl	800069c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000534:	f000 f956 	bl	80007e4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000538:	f000 f8f0 	bl	800071c <MX_TIM2_Init>

  // Start the timer
  HAL_TIM_Base_Start_IT(&htim2);
 800053c:	4802      	ldr	r0, [pc, #8]	; (8000548 <cpu_init+0x2c>)
 800053e:	f003 f9a3 	bl	8003888 <HAL_TIM_Base_Start_IT>
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	200000c0 	.word	0x200000c0

0800054c <SystemClock_Config>:

// ----------------------------------------------------------------------------
// SystemClock_Config() function
// ----------------------------------------------------------------------------
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b0a4      	sub	sp, #144	; 0x90
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000556:	2238      	movs	r2, #56	; 0x38
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f004 fc8c 	bl	8004e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000570:	463b      	mov	r3, r7
 8000572:	2244      	movs	r2, #68	; 0x44
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f004 fc7e 	bl	8004e78 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800057c:	2000      	movs	r0, #0
 800057e:	f002 f953 	bl	8002828 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000582:	2302      	movs	r3, #2
 8000584:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000586:	f44f 7380 	mov.w	r3, #256	; 0x100
 800058a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800058c:	2340      	movs	r3, #64	; 0x40
 800058e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000590:	2302      	movs	r3, #2
 8000592:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000594:	2302      	movs	r3, #2
 8000596:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000598:	2301      	movs	r3, #1
 800059a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 20;
 800059c:	2314      	movs	r3, #20
 800059e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a2:	2302      	movs	r3, #2
 80005a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005a8:	2302      	movs	r3, #2
 80005aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005b8:	4618      	mov	r0, r3
 80005ba:	f002 f9e9 	bl	8002990 <HAL_RCC_OscConfig>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80005c4:	f000 fa0c 	bl	80009e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c8:	230f      	movs	r3, #15
 80005ca:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005cc:	2303      	movs	r3, #3
 80005ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d0:	2300      	movs	r3, #0
 80005d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005dc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005e0:	2104      	movs	r1, #4
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fcec 	bl	8002fc0 <HAL_RCC_ClockConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005ee:	f000 f9f7 	bl	80009e0 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80005f2:	23c1      	movs	r3, #193	; 0xc1
 80005f4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80005fe:	2300      	movs	r3, #0
 8000600:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000602:	463b      	mov	r3, r7
 8000604:	4618      	mov	r0, r3
 8000606:	f002 fef7 	bl	80033f8 <HAL_RCCEx_PeriphCLKConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000610:	f000 f9e6 	bl	80009e0 <Error_Handler>
  }
}
 8000614:	bf00      	nop
 8000616:	3790      	adds	r7, #144	; 0x90
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <MX_I2C1_Init>:

// ----------------------------------------------------------------------------
// MX_I2C1_Init() function
// ----------------------------------------------------------------------------
static void MX_I2C1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000620:	4b1b      	ldr	r3, [pc, #108]	; (8000690 <MX_I2C1_Init+0x74>)
 8000622:	4a1c      	ldr	r2, [pc, #112]	; (8000694 <MX_I2C1_Init+0x78>)
 8000624:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 8000626:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <MX_I2C1_Init+0x74>)
 8000628:	4a1b      	ldr	r2, [pc, #108]	; (8000698 <MX_I2C1_Init+0x7c>)
 800062a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800062c:	4b18      	ldr	r3, [pc, #96]	; (8000690 <MX_I2C1_Init+0x74>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000632:	4b17      	ldr	r3, [pc, #92]	; (8000690 <MX_I2C1_Init+0x74>)
 8000634:	2201      	movs	r2, #1
 8000636:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000638:	4b15      	ldr	r3, [pc, #84]	; (8000690 <MX_I2C1_Init+0x74>)
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800063e:	4b14      	ldr	r3, [pc, #80]	; (8000690 <MX_I2C1_Init+0x74>)
 8000640:	2200      	movs	r2, #0
 8000642:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000644:	4b12      	ldr	r3, [pc, #72]	; (8000690 <MX_I2C1_Init+0x74>)
 8000646:	2200      	movs	r2, #0
 8000648:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800064a:	4b11      	ldr	r3, [pc, #68]	; (8000690 <MX_I2C1_Init+0x74>)
 800064c:	2200      	movs	r2, #0
 800064e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <MX_I2C1_Init+0x74>)
 8000652:	2200      	movs	r2, #0
 8000654:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000656:	480e      	ldr	r0, [pc, #56]	; (8000690 <MX_I2C1_Init+0x74>)
 8000658:	f001 fccc 	bl	8001ff4 <HAL_I2C_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000662:	f000 f9bd 	bl	80009e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000666:	2100      	movs	r1, #0
 8000668:	4809      	ldr	r0, [pc, #36]	; (8000690 <MX_I2C1_Init+0x74>)
 800066a:	f002 f845 	bl	80026f8 <HAL_I2CEx_ConfigAnalogFilter>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000674:	f000 f9b4 	bl	80009e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000678:	2100      	movs	r1, #0
 800067a:	4805      	ldr	r0, [pc, #20]	; (8000690 <MX_I2C1_Init+0x74>)
 800067c:	f002 f887 	bl	800278e <HAL_I2CEx_ConfigDigitalFilter>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000686:	f000 f9ab 	bl	80009e0 <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000028 	.word	0x20000028
 8000694:	40005400 	.word	0x40005400
 8000698:	00f07bff 	.word	0x00f07bff

0800069c <MX_I2C2_Init>:

// ----------------------------------------------------------------------------
// MX_I2C2_Init() function
// ----------------------------------------------------------------------------
static void MX_I2C2_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <MX_I2C2_Init+0x74>)
 80006a2:	4a1c      	ldr	r2, [pc, #112]	; (8000714 <MX_I2C2_Init+0x78>)
 80006a4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F07BFF;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <MX_I2C2_Init+0x74>)
 80006a8:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <MX_I2C2_Init+0x7c>)
 80006aa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80006ac:	4b18      	ldr	r3, [pc, #96]	; (8000710 <MX_I2C2_Init+0x74>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <MX_I2C2_Init+0x74>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b8:	4b15      	ldr	r3, [pc, #84]	; (8000710 <MX_I2C2_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80006be:	4b14      	ldr	r3, [pc, #80]	; (8000710 <MX_I2C2_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <MX_I2C2_Init+0x74>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_I2C2_Init+0x74>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <MX_I2C2_Init+0x74>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80006d6:	480e      	ldr	r0, [pc, #56]	; (8000710 <MX_I2C2_Init+0x74>)
 80006d8:	f001 fc8c 	bl	8001ff4 <HAL_I2C_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80006e2:	f000 f97d 	bl	80009e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006e6:	2100      	movs	r1, #0
 80006e8:	4809      	ldr	r0, [pc, #36]	; (8000710 <MX_I2C2_Init+0x74>)
 80006ea:	f002 f805 	bl	80026f8 <HAL_I2CEx_ConfigAnalogFilter>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80006f4:	f000 f974 	bl	80009e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80006f8:	2100      	movs	r1, #0
 80006fa:	4805      	ldr	r0, [pc, #20]	; (8000710 <MX_I2C2_Init+0x74>)
 80006fc:	f002 f847 	bl	800278e <HAL_I2CEx_ConfigDigitalFilter>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000706:	f000 f96b 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000074 	.word	0x20000074
 8000714:	40005800 	.word	0x40005800
 8000718:	00f07bff 	.word	0x00f07bff

0800071c <MX_TIM2_Init>:

// ----------------------------------------------------------------------------
// Timer 2 initialisation 
// ----------------------------------------------------------------------------
static void MX_TIM2_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b088      	sub	sp, #32
 8000720:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000722:	f107 0310 	add.w	r3, r7, #16
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]


  htim2.Instance = TIM2;
 800073a:	4b1d      	ldr	r3, [pc, #116]	; (80007b0 <MX_TIM2_Init+0x94>)
 800073c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000740:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <MX_TIM2_Init+0x94>)
 8000744:	229f      	movs	r2, #159	; 0x9f
 8000746:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000748:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <MX_TIM2_Init+0x94>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500000-1;
 800074e:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <MX_TIM2_Init+0x94>)
 8000750:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <MX_TIM2_Init+0x98>)
 8000752:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <MX_TIM2_Init+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <MX_TIM2_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000760:	4813      	ldr	r0, [pc, #76]	; (80007b0 <MX_TIM2_Init+0x94>)
 8000762:	f003 f839 	bl	80037d8 <HAL_TIM_Base_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800076c:	f000 f938 	bl	80009e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000774:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000776:	f107 0310 	add.w	r3, r7, #16
 800077a:	4619      	mov	r1, r3
 800077c:	480c      	ldr	r0, [pc, #48]	; (80007b0 <MX_TIM2_Init+0x94>)
 800077e:	f003 fa6d 	bl	8003c5c <HAL_TIM_ConfigClockSource>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000788:	f000 f92a 	bl	80009e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078c:	2300      	movs	r3, #0
 800078e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	4619      	mov	r1, r3
 8000798:	4805      	ldr	r0, [pc, #20]	; (80007b0 <MX_TIM2_Init+0x94>)
 800079a:	f003 fcad 	bl	80040f8 <HAL_TIMEx_MasterConfigSynchronization>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007a4:	f000 f91c 	bl	80009e0 <Error_Handler>
  }
}
 80007a8:	bf00      	nop
 80007aa:	3720      	adds	r7, #32
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	200000c0 	.word	0x200000c0
 80007b4:	0007a11f 	.word	0x0007a11f

080007b8 <HAL_TIM_PeriodElapsedCallback>:

// ----------------------------------------------------------------------------
// Timer 2 callback function  
// ----------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	4a06      	ldr	r2, [pc, #24]	; (80007dc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	d102      	bne.n	80007ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    timer_IT = 1;
 80007c8:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	701a      	strb	r2, [r3, #0]
  }
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	200000c0 	.word	0x200000c0
 80007e0:	2000019c 	.word	0x2000019c

080007e4 <MX_USART1_UART_Init>:

// ----------------------------------------------------------------------------
// Timer 2 callback function 
// ----------------------------------------------------------------------------
static void MX_USART1_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80007e8:	4b22      	ldr	r3, [pc, #136]	; (8000874 <MX_USART1_UART_Init+0x90>)
 80007ea:	4a23      	ldr	r2, [pc, #140]	; (8000878 <MX_USART1_UART_Init+0x94>)
 80007ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ee:	4b21      	ldr	r3, [pc, #132]	; (8000874 <MX_USART1_UART_Init+0x90>)
 80007f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <MX_USART1_UART_Init+0x90>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b1d      	ldr	r3, [pc, #116]	; (8000874 <MX_USART1_UART_Init+0x90>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000802:	4b1c      	ldr	r3, [pc, #112]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <MX_USART1_UART_Init+0x90>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b19      	ldr	r3, [pc, #100]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b17      	ldr	r3, [pc, #92]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081a:	4b16      	ldr	r3, [pc, #88]	; (8000874 <MX_USART1_UART_Init+0x90>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000820:	4b14      	ldr	r3, [pc, #80]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000822:	2200      	movs	r2, #0
 8000824:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000826:	4b13      	ldr	r3, [pc, #76]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000828:	2200      	movs	r2, #0
 800082a:	629a      	str	r2, [r3, #40]	; 0x28

  if (HAL_UART_Init(&huart1) != HAL_OK)
 800082c:	4811      	ldr	r0, [pc, #68]	; (8000874 <MX_USART1_UART_Init+0x90>)
 800082e:	f003 fd2b 	bl	8004288 <HAL_UART_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000838:	f000 f8d2 	bl	80009e0 <Error_Handler>
  }

  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800083c:	2100      	movs	r1, #0
 800083e:	480d      	ldr	r0, [pc, #52]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000840:	f004 fa2c 	bl	8004c9c <HAL_UARTEx_SetTxFifoThreshold>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800084a:	f000 f8c9 	bl	80009e0 <Error_Handler>
  }

  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800084e:	2100      	movs	r1, #0
 8000850:	4808      	ldr	r0, [pc, #32]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000852:	f004 fa61 	bl	8004d18 <HAL_UARTEx_SetRxFifoThreshold>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800085c:	f000 f8c0 	bl	80009e0 <Error_Handler>
  }

  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000860:	4804      	ldr	r0, [pc, #16]	; (8000874 <MX_USART1_UART_Init+0x90>)
 8000862:	f004 f9e2 	bl	8004c2a <HAL_UARTEx_DisableFifoMode>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800086c:	f000 f8b8 	bl	80009e0 <Error_Handler>
  }
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	2000010c 	.word	0x2000010c
 8000878:	40013800 	.word	0x40013800

0800087c <MX_GPIO_Init>:

// ----------------------------------------------------------------------------
// GPIO init function  
// ----------------------------------------------------------------------------
static void MX_GPIO_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000882:	f107 030c 	add.w	r3, r7, #12
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000892:	4b39      	ldr	r3, [pc, #228]	; (8000978 <MX_GPIO_Init+0xfc>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	4a38      	ldr	r2, [pc, #224]	; (8000978 <MX_GPIO_Init+0xfc>)
 8000898:	f043 0320 	orr.w	r3, r3, #32
 800089c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800089e:	4b36      	ldr	r3, [pc, #216]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	f003 0320 	and.w	r3, r3, #32
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	4b33      	ldr	r3, [pc, #204]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	4a32      	ldr	r2, [pc, #200]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b6:	4b30      	ldr	r3, [pc, #192]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	4b2d      	ldr	r3, [pc, #180]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c6:	4a2c      	ldr	r2, [pc, #176]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ce:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <MX_GPIO_Init+0xfc>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRIVER_0_RESET_Pin|DRIVER_1_RESET_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2103      	movs	r1, #3
 80008de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e2:	f001 fb6f 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRIVER_0_OE_Pin|DRIVER_1_OE_Pin, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	210c      	movs	r1, #12
 80008ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ee:	f001 fb69 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f8:	4820      	ldr	r0, [pc, #128]	; (800097c <MX_GPIO_Init+0x100>)
 80008fa:	f001 fb63 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRIVER_0_RESET_Pin DRIVER_1_RESET_Pin DRIVER_0_OE_Pin DRIVER_1_OE_Pin */
  GPIO_InitStruct.Pin = DRIVER_0_RESET_Pin|DRIVER_1_RESET_Pin|DRIVER_0_OE_Pin|DRIVER_1_OE_Pin;
 80008fe:	230f      	movs	r3, #15
 8000900:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	4619      	mov	r1, r3
 8000914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000918:	f001 f9ba 	bl	8001c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARD_ID_0_Pin PB_right_Pin BOARD_ID_1_Pin PB_down_Pin
                           PB_left_Pin */
  GPIO_InitStruct.Pin = BOARD_ID_0_Pin|PB_right_Pin|BOARD_ID_1_Pin|PB_down_Pin
 800091c:	f241 03f0 	movw	r3, #4336	; 0x10f0
 8000920:	60fb      	str	r3, [r7, #12]
                          |PB_left_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000922:	2300      	movs	r3, #0
 8000924:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	f107 030c 	add.w	r3, r7, #12
 800092e:	4619      	mov	r1, r3
 8000930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000934:	f001 f9ac 	bl	8001c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARD_ID_2_Pin PB_up_Pin */
  GPIO_InitStruct.Pin = BOARD_ID_2_Pin|PB_up_Pin;
 8000938:	2311      	movs	r3, #17
 800093a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093c:	2300      	movs	r3, #0
 800093e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000944:	f107 030c 	add.w	r3, r7, #12
 8000948:	4619      	mov	r1, r3
 800094a:	480c      	ldr	r0, [pc, #48]	; (800097c <MX_GPIO_Init+0x100>)
 800094c:	f001 f9a0 	bl	8001c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	4804      	ldr	r0, [pc, #16]	; (800097c <MX_GPIO_Init+0x100>)
 800096a:	f001 f991 	bl	8001c90 <HAL_GPIO_Init>
}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40021000 	.word	0x40021000
 800097c:	48000400 	.word	0x48000400

08000980 <get_board_ID>:

// ----------------------------------------------------------------------------
// get_board_ID() function
// ----------------------------------------------------------------------------
uint8_t get_board_ID(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
  uint8_t ret = 0U;
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
  ret |= HAL_GPIO_ReadPin(BOARD_ID_0_GPIO_Port, BOARD_ID_0_Pin);
 800098a:	2110      	movs	r1, #16
 800098c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000990:	f001 fb00 	bl	8001f94 <HAL_GPIO_ReadPin>
 8000994:	4603      	mov	r3, r0
 8000996:	461a      	mov	r2, r3
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	4313      	orrs	r3, r2
 800099c:	71fb      	strb	r3, [r7, #7]
  ret |= HAL_GPIO_ReadPin(BOARD_ID_1_GPIO_Port, BOARD_ID_1_Pin) << 1;
 800099e:	2140      	movs	r1, #64	; 0x40
 80009a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a4:	f001 faf6 	bl	8001f94 <HAL_GPIO_ReadPin>
 80009a8:	4603      	mov	r3, r0
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	b25a      	sxtb	r2, r3
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	b25b      	sxtb	r3, r3
 80009b6:	71fb      	strb	r3, [r7, #7]
  ret |= HAL_GPIO_ReadPin(BOARD_ID_2_GPIO_Port, BOARD_ID_2_Pin) << 2;
 80009b8:	2101      	movs	r1, #1
 80009ba:	4808      	ldr	r0, [pc, #32]	; (80009dc <get_board_ID+0x5c>)
 80009bc:	f001 faea 	bl	8001f94 <HAL_GPIO_ReadPin>
 80009c0:	4603      	mov	r3, r0
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	b25a      	sxtb	r2, r3
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	b25b      	sxtb	r3, r3
 80009ce:	71fb      	strb	r3, [r7, #7]

  return ret;
 80009d0:	79fb      	ldrb	r3, [r7, #7]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	48000400 	.word	0x48000400

080009e0 <Error_Handler>:

// ----------------------------------------------------------------------------
// Error handler
// ----------------------------------------------------------------------------
void Error_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
	...

080009f0 <move>:
// Rubik's cube move function
// ----------------------------------------------------------------------------
// Standard notations: 
// https://ruwix.com/the-rubiks-cube/notation/
void move(RGB_LED (*cube)[9], uint8_t moveID, uint8_t angle)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af02      	add	r7, sp, #8
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	460b      	mov	r3, r1
 80009fa:	70fb      	strb	r3, [r7, #3]
 80009fc:	4613      	mov	r3, r2
 80009fe:	70bb      	strb	r3, [r7, #2]
  if (angle == ROTATE_0)
 8000a00:	78bb      	ldrb	r3, [r7, #2]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	f000 81a9 	beq.w	8000d5a <move+0x36a>
  {
    // Nothing to do, don't bother.
  }
  else
  {
    switch(moveID)
 8000a08:	78fb      	ldrb	r3, [r7, #3]
 8000a0a:	2b08      	cmp	r3, #8
 8000a0c:	f200 81a5 	bhi.w	8000d5a <move+0x36a>
 8000a10:	a201      	add	r2, pc, #4	; (adr r2, 8000a18 <move+0x28>)
 8000a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a16:	bf00      	nop
 8000a18:	08000a3d 	.word	0x08000a3d
 8000a1c:	08000aa3 	.word	0x08000aa3
 8000a20:	08000b09 	.word	0x08000b09
 8000a24:	08000b6f 	.word	0x08000b6f
 8000a28:	08000bd5 	.word	0x08000bd5
 8000a2c:	08000c3b 	.word	0x08000c3b
 8000a30:	08000ca1 	.word	0x08000ca1
 8000a34:	08000cdf 	.word	0x08000cdf
 8000a38:	08000d1d 	.word	0x08000d1d
    {
      // Front move (F) -------------------------------------------------------
      case CUBE_MOVE_F :
        circ_perm(cube, angle, F_UL, F_UR, F_DR, F_DL);
 8000a3c:	78b9      	ldrb	r1, [r7, #2]
 8000a3e:	2302      	movs	r3, #2
 8000a40:	9301      	str	r3, [sp, #4]
 8000a42:	2308      	movs	r3, #8
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	2306      	movs	r3, #6
 8000a48:	2200      	movs	r2, #0
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f000 f9ec 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_UM, F_MR, F_DM, F_ML);
 8000a50:	78b9      	ldrb	r1, [r7, #2]
 8000a52:	2301      	movs	r3, #1
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	2305      	movs	r3, #5
 8000a58:	9300      	str	r3, [sp, #0]
 8000a5a:	2307      	movs	r3, #7
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f000 f9e2 	bl	8000e28 <circ_perm>
        
        // U -> R -> D -> L (clockwise)
        circ_perm(cube, angle, U_DL, R_UL, D_UR, L_DR);
 8000a64:	78b9      	ldrb	r1, [r7, #2]
 8000a66:	2328      	movs	r3, #40	; 0x28
 8000a68:	9301      	str	r3, [sp, #4]
 8000a6a:	2356      	movs	r3, #86	; 0x56
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	2330      	movs	r3, #48	; 0x30
 8000a70:	2242      	movs	r2, #66	; 0x42
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f000 f9d8 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_DR, R_DL, D_UL, L_UR);
 8000a78:	78b9      	ldrb	r1, [r7, #2]
 8000a7a:	2326      	movs	r3, #38	; 0x26
 8000a7c:	9301      	str	r3, [sp, #4]
 8000a7e:	2350      	movs	r3, #80	; 0x50
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	2332      	movs	r3, #50	; 0x32
 8000a84:	2248      	movs	r2, #72	; 0x48
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f000 f9ce 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_UM, R_ML, D_UM, L_MR);
 8000a8c:	78b9      	ldrb	r1, [r7, #2]
 8000a8e:	2327      	movs	r3, #39	; 0x27
 8000a90:	9301      	str	r3, [sp, #4]
 8000a92:	2353      	movs	r3, #83	; 0x53
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	2331      	movs	r3, #49	; 0x31
 8000a98:	2243      	movs	r2, #67	; 0x43
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f9c4 	bl	8000e28 <circ_perm>
        break;
 8000aa0:	e15b      	b.n	8000d5a <move+0x36a>

      // Bottom move (B) ------------------------------------------------------
      case CUBE_MOVE_B :
        circ_perm(cube, angle, B_UL, B_UR, B_DR, B_DL);
 8000aa2:	78b9      	ldrb	r1, [r7, #2]
 8000aa4:	2312      	movs	r3, #18
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	2318      	movs	r3, #24
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	2316      	movs	r3, #22
 8000aae:	2210      	movs	r2, #16
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f000 f9b9 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, B_UM, B_MR, B_DM, B_ML);
 8000ab6:	78b9      	ldrb	r1, [r7, #2]
 8000ab8:	2311      	movs	r3, #17
 8000aba:	9301      	str	r3, [sp, #4]
 8000abc:	2315      	movs	r3, #21
 8000abe:	9300      	str	r3, [sp, #0]
 8000ac0:	2317      	movs	r3, #23
 8000ac2:	2213      	movs	r2, #19
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f000 f9af 	bl	8000e28 <circ_perm>
        
        // U -> L -> D -> R (clockwise)
        circ_perm(cube, angle, U_UR, L_UL, D_DL, R_DR);
 8000aca:	78b9      	ldrb	r1, [r7, #2]
 8000acc:	2338      	movs	r3, #56	; 0x38
 8000ace:	9301      	str	r3, [sp, #4]
 8000ad0:	2352      	movs	r3, #82	; 0x52
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	2320      	movs	r3, #32
 8000ad6:	2246      	movs	r2, #70	; 0x46
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f000 f9a5 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_UL, L_DL, D_DR, R_UR);
 8000ade:	78b9      	ldrb	r1, [r7, #2]
 8000ae0:	2336      	movs	r3, #54	; 0x36
 8000ae2:	9301      	str	r3, [sp, #4]
 8000ae4:	2358      	movs	r3, #88	; 0x58
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	2322      	movs	r3, #34	; 0x22
 8000aea:	2240      	movs	r2, #64	; 0x40
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f000 f99b 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_UM, L_ML, D_DM, R_MR);
 8000af2:	78b9      	ldrb	r1, [r7, #2]
 8000af4:	2337      	movs	r3, #55	; 0x37
 8000af6:	9301      	str	r3, [sp, #4]
 8000af8:	2355      	movs	r3, #85	; 0x55
 8000afa:	9300      	str	r3, [sp, #0]
 8000afc:	2321      	movs	r3, #33	; 0x21
 8000afe:	2243      	movs	r2, #67	; 0x43
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f000 f991 	bl	8000e28 <circ_perm>
        break;
 8000b06:	e128      	b.n	8000d5a <move+0x36a>

      // Left move (L) --------------------------------------------------------
      case CUBE_MOVE_L :
        circ_perm(cube, angle, L_UL, L_UR, L_DR, L_DL);
 8000b08:	78b9      	ldrb	r1, [r7, #2]
 8000b0a:	2322      	movs	r3, #34	; 0x22
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	2328      	movs	r3, #40	; 0x28
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	2326      	movs	r3, #38	; 0x26
 8000b14:	2220      	movs	r2, #32
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f000 f986 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, L_UM, L_MR, L_DM, L_ML);
 8000b1c:	78b9      	ldrb	r1, [r7, #2]
 8000b1e:	2321      	movs	r3, #33	; 0x21
 8000b20:	9301      	str	r3, [sp, #4]
 8000b22:	2325      	movs	r3, #37	; 0x25
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	2327      	movs	r3, #39	; 0x27
 8000b28:	2223      	movs	r2, #35	; 0x23
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f000 f97c 	bl	8000e28 <circ_perm>
        
        // U -> F -> D -> B (clockwise)
        circ_perm(cube, angle, U_UL, F_UL, D_UL, B_DR);
 8000b30:	78b9      	ldrb	r1, [r7, #2]
 8000b32:	2318      	movs	r3, #24
 8000b34:	9301      	str	r3, [sp, #4]
 8000b36:	2350      	movs	r3, #80	; 0x50
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	2240      	movs	r2, #64	; 0x40
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f000 f972 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_ML, F_ML, D_ML, B_MR);
 8000b44:	78b9      	ldrb	r1, [r7, #2]
 8000b46:	2317      	movs	r3, #23
 8000b48:	9301      	str	r3, [sp, #4]
 8000b4a:	2351      	movs	r3, #81	; 0x51
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	2301      	movs	r3, #1
 8000b50:	2241      	movs	r2, #65	; 0x41
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f000 f968 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_DL, F_DL, D_DL, B_UR);
 8000b58:	78b9      	ldrb	r1, [r7, #2]
 8000b5a:	2316      	movs	r3, #22
 8000b5c:	9301      	str	r3, [sp, #4]
 8000b5e:	2352      	movs	r3, #82	; 0x52
 8000b60:	9300      	str	r3, [sp, #0]
 8000b62:	2302      	movs	r3, #2
 8000b64:	2242      	movs	r2, #66	; 0x42
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f000 f95e 	bl	8000e28 <circ_perm>
        break;
 8000b6c:	e0f5      	b.n	8000d5a <move+0x36a>

      // Right move (R) -------------------------------------------------------
      case CUBE_MOVE_R :
        circ_perm(cube, angle, R_UL, R_UR, R_DR, R_DL);
 8000b6e:	78b9      	ldrb	r1, [r7, #2]
 8000b70:	2332      	movs	r3, #50	; 0x32
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	2338      	movs	r3, #56	; 0x38
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	2336      	movs	r3, #54	; 0x36
 8000b7a:	2230      	movs	r2, #48	; 0x30
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f000 f953 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, R_UM, R_MR, R_DM, R_ML);
 8000b82:	78b9      	ldrb	r1, [r7, #2]
 8000b84:	2331      	movs	r3, #49	; 0x31
 8000b86:	9301      	str	r3, [sp, #4]
 8000b88:	2335      	movs	r3, #53	; 0x35
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	2337      	movs	r3, #55	; 0x37
 8000b8e:	2233      	movs	r2, #51	; 0x33
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f000 f949 	bl	8000e28 <circ_perm>
        
        // U -> B -> D -> F (clockwise)
        circ_perm(cube, angle, U_UR, B_DL, D_UR, F_UR);
 8000b96:	78b9      	ldrb	r1, [r7, #2]
 8000b98:	2306      	movs	r3, #6
 8000b9a:	9301      	str	r3, [sp, #4]
 8000b9c:	2356      	movs	r3, #86	; 0x56
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	2246      	movs	r2, #70	; 0x46
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f000 f93f 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_MR, B_ML, D_MR, F_MR);
 8000baa:	78b9      	ldrb	r1, [r7, #2]
 8000bac:	2307      	movs	r3, #7
 8000bae:	9301      	str	r3, [sp, #4]
 8000bb0:	2357      	movs	r3, #87	; 0x57
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	2311      	movs	r3, #17
 8000bb6:	2247      	movs	r2, #71	; 0x47
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f000 f935 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_DR, B_UL, D_DR, F_DR);
 8000bbe:	78b9      	ldrb	r1, [r7, #2]
 8000bc0:	2308      	movs	r3, #8
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	2358      	movs	r3, #88	; 0x58
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	2310      	movs	r3, #16
 8000bca:	2248      	movs	r2, #72	; 0x48
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f000 f92b 	bl	8000e28 <circ_perm>
        break;
 8000bd2:	e0c2      	b.n	8000d5a <move+0x36a>

      // Up move (U) ----------------------------------------------------------
      case CUBE_MOVE_U :
        circ_perm(cube, angle, U_UL, U_UR, U_DR, U_DL);
 8000bd4:	78b9      	ldrb	r1, [r7, #2]
 8000bd6:	2342      	movs	r3, #66	; 0x42
 8000bd8:	9301      	str	r3, [sp, #4]
 8000bda:	2348      	movs	r3, #72	; 0x48
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	2346      	movs	r3, #70	; 0x46
 8000be0:	2240      	movs	r2, #64	; 0x40
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f000 f920 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_UM, U_MR, U_DM, U_ML);
 8000be8:	78b9      	ldrb	r1, [r7, #2]
 8000bea:	2341      	movs	r3, #65	; 0x41
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	2345      	movs	r3, #69	; 0x45
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	2347      	movs	r3, #71	; 0x47
 8000bf4:	2243      	movs	r2, #67	; 0x43
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f000 f916 	bl	8000e28 <circ_perm>
        
        // F -> L -> B -> R (clockwise)
        circ_perm(cube, angle, F_UL, L_UL, B_UL, R_UL);
 8000bfc:	78b9      	ldrb	r1, [r7, #2]
 8000bfe:	2330      	movs	r3, #48	; 0x30
 8000c00:	9301      	str	r3, [sp, #4]
 8000c02:	2310      	movs	r3, #16
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2320      	movs	r3, #32
 8000c08:	2200      	movs	r2, #0
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f000 f90c 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_UM, L_UM, B_UM, R_UM);
 8000c10:	78b9      	ldrb	r1, [r7, #2]
 8000c12:	2333      	movs	r3, #51	; 0x33
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	2313      	movs	r3, #19
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	2323      	movs	r3, #35	; 0x23
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f000 f902 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_UR, L_UR, B_UR, R_UR);
 8000c24:	78b9      	ldrb	r1, [r7, #2]
 8000c26:	2336      	movs	r3, #54	; 0x36
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	2316      	movs	r3, #22
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	2326      	movs	r3, #38	; 0x26
 8000c30:	2206      	movs	r2, #6
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 f8f8 	bl	8000e28 <circ_perm>
        break;
 8000c38:	e08f      	b.n	8000d5a <move+0x36a>

      // Down move (D) --------------------------------------------------------
      case CUBE_MOVE_D :
        circ_perm(cube, angle, D_UL, D_UR, D_DR, D_DL);
 8000c3a:	78b9      	ldrb	r1, [r7, #2]
 8000c3c:	2352      	movs	r3, #82	; 0x52
 8000c3e:	9301      	str	r3, [sp, #4]
 8000c40:	2358      	movs	r3, #88	; 0x58
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	2356      	movs	r3, #86	; 0x56
 8000c46:	2250      	movs	r2, #80	; 0x50
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f000 f8ed 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, D_UM, D_MR, D_DM, D_ML);
 8000c4e:	78b9      	ldrb	r1, [r7, #2]
 8000c50:	2351      	movs	r3, #81	; 0x51
 8000c52:	9301      	str	r3, [sp, #4]
 8000c54:	2355      	movs	r3, #85	; 0x55
 8000c56:	9300      	str	r3, [sp, #0]
 8000c58:	2357      	movs	r3, #87	; 0x57
 8000c5a:	2253      	movs	r2, #83	; 0x53
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f000 f8e3 	bl	8000e28 <circ_perm>
        
        // U -> B -> D -> F (clockwise)
        circ_perm(cube, angle, F_DL, R_DL, B_DL, L_DL);
 8000c62:	78b9      	ldrb	r1, [r7, #2]
 8000c64:	2322      	movs	r3, #34	; 0x22
 8000c66:	9301      	str	r3, [sp, #4]
 8000c68:	2312      	movs	r3, #18
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2332      	movs	r3, #50	; 0x32
 8000c6e:	2202      	movs	r2, #2
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 f8d9 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_DM, R_DM, B_DM, L_DM);
 8000c76:	78b9      	ldrb	r1, [r7, #2]
 8000c78:	2325      	movs	r3, #37	; 0x25
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	2315      	movs	r3, #21
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2335      	movs	r3, #53	; 0x35
 8000c82:	2205      	movs	r2, #5
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f000 f8cf 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_DR, R_DR, B_DR, L_DR);
 8000c8a:	78b9      	ldrb	r1, [r7, #2]
 8000c8c:	2328      	movs	r3, #40	; 0x28
 8000c8e:	9301      	str	r3, [sp, #4]
 8000c90:	2318      	movs	r3, #24
 8000c92:	9300      	str	r3, [sp, #0]
 8000c94:	2338      	movs	r3, #56	; 0x38
 8000c96:	2208      	movs	r2, #8
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 f8c5 	bl	8000e28 <circ_perm>
        break;
 8000c9e:	e05c      	b.n	8000d5a <move+0x36a>

      // Middle move (M) ------------------------------------------------------
      case CUBE_MOVE_M :
        circ_perm(cube, angle, F_UM, D_UM, B_DM, U_UM);
 8000ca0:	78b9      	ldrb	r1, [r7, #2]
 8000ca2:	2343      	movs	r3, #67	; 0x43
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	2315      	movs	r3, #21
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	2353      	movs	r3, #83	; 0x53
 8000cac:	2203      	movs	r2, #3
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f000 f8ba 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_MM, D_MM, B_MM, U_MM);
 8000cb4:	78b9      	ldrb	r1, [r7, #2]
 8000cb6:	2344      	movs	r3, #68	; 0x44
 8000cb8:	9301      	str	r3, [sp, #4]
 8000cba:	2314      	movs	r3, #20
 8000cbc:	9300      	str	r3, [sp, #0]
 8000cbe:	2354      	movs	r3, #84	; 0x54
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f000 f8b0 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_DM, D_DM, B_UM, U_DM);    
 8000cc8:	78b9      	ldrb	r1, [r7, #2]
 8000cca:	2345      	movs	r3, #69	; 0x45
 8000ccc:	9301      	str	r3, [sp, #4]
 8000cce:	2313      	movs	r3, #19
 8000cd0:	9300      	str	r3, [sp, #0]
 8000cd2:	2355      	movs	r3, #85	; 0x55
 8000cd4:	2205      	movs	r2, #5
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f000 f8a6 	bl	8000e28 <circ_perm>
        break;
 8000cdc:	e03d      	b.n	8000d5a <move+0x36a>

      // Equator move (E) -----------------------------------------------------
      case CUBE_MOVE_E :
        circ_perm(cube, angle, F_ML, R_ML, B_ML, L_ML);
 8000cde:	78b9      	ldrb	r1, [r7, #2]
 8000ce0:	2321      	movs	r3, #33	; 0x21
 8000ce2:	9301      	str	r3, [sp, #4]
 8000ce4:	2311      	movs	r3, #17
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	2331      	movs	r3, #49	; 0x31
 8000cea:	2201      	movs	r2, #1
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f000 f89b 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_MM, R_MM, B_MM, L_MM);
 8000cf2:	78b9      	ldrb	r1, [r7, #2]
 8000cf4:	2324      	movs	r3, #36	; 0x24
 8000cf6:	9301      	str	r3, [sp, #4]
 8000cf8:	2314      	movs	r3, #20
 8000cfa:	9300      	str	r3, [sp, #0]
 8000cfc:	2334      	movs	r3, #52	; 0x34
 8000cfe:	2204      	movs	r2, #4
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f000 f891 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, F_MR, R_MR, B_MR, L_MR);
 8000d06:	78b9      	ldrb	r1, [r7, #2]
 8000d08:	2327      	movs	r3, #39	; 0x27
 8000d0a:	9301      	str	r3, [sp, #4]
 8000d0c:	2317      	movs	r3, #23
 8000d0e:	9300      	str	r3, [sp, #0]
 8000d10:	2337      	movs	r3, #55	; 0x37
 8000d12:	2207      	movs	r2, #7
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f000 f887 	bl	8000e28 <circ_perm>
        break;
 8000d1a:	e01e      	b.n	8000d5a <move+0x36a>

      // Standing move (S) ----------------------------------------------------
      case CUBE_MOVE_S :
        circ_perm(cube, angle, U_ML, R_UM, D_MR, L_DM);
 8000d1c:	78b9      	ldrb	r1, [r7, #2]
 8000d1e:	2325      	movs	r3, #37	; 0x25
 8000d20:	9301      	str	r3, [sp, #4]
 8000d22:	2357      	movs	r3, #87	; 0x57
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	2333      	movs	r3, #51	; 0x33
 8000d28:	2241      	movs	r2, #65	; 0x41
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f000 f87c 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_MM, R_MM, D_MM, L_MM);
 8000d30:	78b9      	ldrb	r1, [r7, #2]
 8000d32:	2324      	movs	r3, #36	; 0x24
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	2354      	movs	r3, #84	; 0x54
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	2334      	movs	r3, #52	; 0x34
 8000d3c:	2244      	movs	r2, #68	; 0x44
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f000 f872 	bl	8000e28 <circ_perm>
        circ_perm(cube, angle, U_MR, R_DM, D_ML, U_UM);
 8000d44:	78b9      	ldrb	r1, [r7, #2]
 8000d46:	2343      	movs	r3, #67	; 0x43
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2351      	movs	r3, #81	; 0x51
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2335      	movs	r3, #53	; 0x35
 8000d50:	2247      	movs	r2, #71	; 0x47
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f868 	bl	8000e28 <circ_perm>
        break;
 8000d58:	bf00      	nop
    }
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop

08000d64 <swap>:

// ----------------------------------------------------------------------------
// swap() function (private)
// ----------------------------------------------------------------------------
static void swap(RGB_LED (*cube)[9], uint8_t src, uint8_t dest)
{
 8000d64:	b490      	push	{r4, r7}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	70fb      	strb	r3, [r7, #3]
 8000d70:	4613      	mov	r3, r2
 8000d72:	70bb      	strb	r3, [r7, #2]
  RGB_LED tmp;
  uint8_t src_face, src_square;
  uint8_t dest_face, dest_square;

  // Convert 1D index to 2D index
  src_square = src & 0x0F;
 8000d74:	78fb      	ldrb	r3, [r7, #3]
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	73fb      	strb	r3, [r7, #15]
  src_face = (src & 0xF0) >> 4;
 8000d7c:	78fb      	ldrb	r3, [r7, #3]
 8000d7e:	091b      	lsrs	r3, r3, #4
 8000d80:	73bb      	strb	r3, [r7, #14]
  dest_square = dest & 0x0F;
 8000d82:	78bb      	ldrb	r3, [r7, #2]
 8000d84:	f003 030f 	and.w	r3, r3, #15
 8000d88:	737b      	strb	r3, [r7, #13]
  dest_face = (dest & 0xF0) >> 4;
 8000d8a:	78bb      	ldrb	r3, [r7, #2]
 8000d8c:	091b      	lsrs	r3, r3, #4
 8000d8e:	733b      	strb	r3, [r7, #12]

  tmp = cube[dest_face][dest_square];
 8000d90:	7b3a      	ldrb	r2, [r7, #12]
 8000d92:	4613      	mov	r3, r2
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	4413      	add	r3, r2
 8000d98:	00da      	lsls	r2, r3, #3
 8000d9a:	4413      	add	r3, r2
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	18d1      	adds	r1, r2, r3
 8000da0:	7b7a      	ldrb	r2, [r7, #13]
 8000da2:	4613      	mov	r3, r2
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	4413      	add	r3, r2
 8000da8:	18ca      	adds	r2, r1, r3
 8000daa:	f107 0308 	add.w	r3, r7, #8
 8000dae:	8811      	ldrh	r1, [r2, #0]
 8000db0:	7892      	ldrb	r2, [r2, #2]
 8000db2:	8019      	strh	r1, [r3, #0]
 8000db4:	709a      	strb	r2, [r3, #2]
  cube[dest_face][dest_square] = cube[src_face][src_square];
 8000db6:	7bba      	ldrb	r2, [r7, #14]
 8000db8:	4613      	mov	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	00da      	lsls	r2, r3, #3
 8000dc0:	4413      	add	r3, r2
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	18d0      	adds	r0, r2, r3
 8000dc6:	7bfa      	ldrb	r2, [r7, #15]
 8000dc8:	7b39      	ldrb	r1, [r7, #12]
 8000dca:	460b      	mov	r3, r1
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	440b      	add	r3, r1
 8000dd0:	00d9      	lsls	r1, r3, #3
 8000dd2:	440b      	add	r3, r1
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	18cc      	adds	r4, r1, r3
 8000dd8:	7b79      	ldrb	r1, [r7, #13]
 8000dda:	460b      	mov	r3, r1
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	440b      	add	r3, r1
 8000de0:	18e1      	adds	r1, r4, r3
 8000de2:	4613      	mov	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	4413      	add	r3, r2
 8000de8:	18c2      	adds	r2, r0, r3
 8000dea:	460b      	mov	r3, r1
 8000dec:	8811      	ldrh	r1, [r2, #0]
 8000dee:	7892      	ldrb	r2, [r2, #2]
 8000df0:	8019      	strh	r1, [r3, #0]
 8000df2:	709a      	strb	r2, [r3, #2]
  cube[src_face][src_square] = tmp;
 8000df4:	7bba      	ldrb	r2, [r7, #14]
 8000df6:	4613      	mov	r3, r2
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	4413      	add	r3, r2
 8000dfc:	00da      	lsls	r2, r3, #3
 8000dfe:	4413      	add	r3, r2
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	18d1      	adds	r1, r2, r3
 8000e04:	7bfa      	ldrb	r2, [r7, #15]
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	440b      	add	r3, r1
 8000e0e:	461a      	mov	r2, r3
 8000e10:	f107 0308 	add.w	r3, r7, #8
 8000e14:	8819      	ldrh	r1, [r3, #0]
 8000e16:	789b      	ldrb	r3, [r3, #2]
 8000e18:	8011      	strh	r1, [r2, #0]
 8000e1a:	7093      	strb	r3, [r2, #2]
}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc90      	pop	{r4, r7}
 8000e24:	4770      	bx	lr
	...

08000e28 <circ_perm>:
// circ_perm() function (private)
// ----------------------------------------------------------------------------
// Note: cyclic permutation can be seen as product of transpositions (aka swaps)
// So a swap describes them all.
static void circ_perm(RGB_LED (*cube)[9], uint8_t angle, uint8_t square_0, uint8_t square_1, uint8_t square_2, uint8_t square_3)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	4608      	mov	r0, r1
 8000e32:	4611      	mov	r1, r2
 8000e34:	461a      	mov	r2, r3
 8000e36:	4603      	mov	r3, r0
 8000e38:	70fb      	strb	r3, [r7, #3]
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	70bb      	strb	r3, [r7, #2]
 8000e3e:	4613      	mov	r3, r2
 8000e40:	707b      	strb	r3, [r7, #1]
  switch(angle)
 8000e42:	78fb      	ldrb	r3, [r7, #3]
 8000e44:	2b03      	cmp	r3, #3
 8000e46:	d83f      	bhi.n	8000ec8 <circ_perm+0xa0>
 8000e48:	a201      	add	r2, pc, #4	; (adr r2, 8000e50 <circ_perm+0x28>)
 8000e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e4e:	bf00      	nop
 8000e50:	08000ec7 	.word	0x08000ec7
 8000e54:	08000e61 	.word	0x08000e61
 8000e58:	08000e87 	.word	0x08000e87
 8000e5c:	08000ea1 	.word	0x08000ea1
    case ROTATE_0 :
      // Nothing to do.
      break;

    case ROTATE_90 :
      swap(cube, square_3, square_2);
 8000e60:	7c3a      	ldrb	r2, [r7, #16]
 8000e62:	7d3b      	ldrb	r3, [r7, #20]
 8000e64:	4619      	mov	r1, r3
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff ff7c 	bl	8000d64 <swap>
      swap(cube, square_2, square_1);
 8000e6c:	787a      	ldrb	r2, [r7, #1]
 8000e6e:	7c3b      	ldrb	r3, [r7, #16]
 8000e70:	4619      	mov	r1, r3
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ff76 	bl	8000d64 <swap>
      swap(cube, square_1, square_0);
 8000e78:	78ba      	ldrb	r2, [r7, #2]
 8000e7a:	787b      	ldrb	r3, [r7, #1]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff ff70 	bl	8000d64 <swap>
      break;
 8000e84:	e020      	b.n	8000ec8 <circ_perm+0xa0>

    case ROTATE_180 :
      swap(cube, square_0, square_2);
 8000e86:	7c3a      	ldrb	r2, [r7, #16]
 8000e88:	78bb      	ldrb	r3, [r7, #2]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff ff69 	bl	8000d64 <swap>
      swap(cube, square_1, square_3);
 8000e92:	7d3a      	ldrb	r2, [r7, #20]
 8000e94:	787b      	ldrb	r3, [r7, #1]
 8000e96:	4619      	mov	r1, r3
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff63 	bl	8000d64 <swap>
      break;
 8000e9e:	e013      	b.n	8000ec8 <circ_perm+0xa0>

    case ROTATE_270 :
      swap(cube, square_0, square_1);
 8000ea0:	787a      	ldrb	r2, [r7, #1]
 8000ea2:	78bb      	ldrb	r3, [r7, #2]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff ff5c 	bl	8000d64 <swap>
      swap(cube, square_1, square_2);
 8000eac:	7c3a      	ldrb	r2, [r7, #16]
 8000eae:	787b      	ldrb	r3, [r7, #1]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff ff56 	bl	8000d64 <swap>
      swap(cube, square_2, square_3);
 8000eb8:	7d3a      	ldrb	r2, [r7, #20]
 8000eba:	7c3b      	ldrb	r3, [r7, #16]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ff50 	bl	8000d64 <swap>
      break;
 8000ec4:	e000      	b.n	8000ec8 <circ_perm+0xa0>
      break;
 8000ec6:	bf00      	nop

    // TODO: handle unsupported angle value
  }
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <paint>:
// ----------------------------------------------------------------------------
// paint() function
// ----------------------------------------------------------------------------
// Description: paint an entire face of the cube with uniform color
void paint(RGB_LED *face, RGB_LED LED_color)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint8_t i;
  
  for(i = 0U; i < 9; i++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	73fb      	strb	r3, [r7, #15]
 8000ede:	e01a      	b.n	8000f16 <paint+0x46>
  {
    face[i].R = LED_color.R;
 8000ee0:	7bfa      	ldrb	r2, [r7, #15]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	4413      	add	r3, r2
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	4413      	add	r3, r2
 8000eec:	783a      	ldrb	r2, [r7, #0]
 8000eee:	701a      	strb	r2, [r3, #0]
    face[i].G = LED_color.G;
 8000ef0:	7bfa      	ldrb	r2, [r7, #15]
 8000ef2:	4613      	mov	r3, r2
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	4413      	add	r3, r2
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	4413      	add	r3, r2
 8000efc:	787a      	ldrb	r2, [r7, #1]
 8000efe:	705a      	strb	r2, [r3, #1]
    face[i].B = LED_color.B;
 8000f00:	7bfa      	ldrb	r2, [r7, #15]
 8000f02:	4613      	mov	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	4413      	add	r3, r2
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	78ba      	ldrb	r2, [r7, #2]
 8000f0e:	709a      	strb	r2, [r3, #2]
  for(i = 0U; i < 9; i++)
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	3301      	adds	r3, #1
 8000f14:	73fb      	strb	r3, [r7, #15]
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d9e1      	bls.n	8000ee0 <paint+0x10>
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <LEDs_init>:
// ----------------------------------------------------------------------------
// LED panel initialisation 
// ----------------------------------------------------------------------------
// TODO: rename and remove the LED value init (redundant with LEDs_update)
void LEDs_init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af02      	add	r7, sp, #8
  uint8_t I2C_buff[17];
  HAL_StatusTypeDef I2C_stat;
  uint8_t LED = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	75fb      	strb	r3, [r7, #23]
  uint8_t i = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	75bb      	strb	r3, [r7, #22]

  // Release reset
  HAL_GPIO_WritePin(GPIOA, DRIVER_0_RESET_Pin | DRIVER_1_RESET_Pin, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2103      	movs	r1, #3
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f42:	f001 f83f 	bl	8001fc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DRIVER_0_OE_Pin | DRIVER_1_OE_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	210c      	movs	r1, #12
 8000f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4e:	f001 f839 	bl	8001fc4 <HAL_GPIO_WritePin>

  // Initialise configuration
  I2C_buff[0] = REG_MODE1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	713b      	strb	r3, [r7, #4]
  I2C_buff[1] = 0x00;
 8000f56:	2300      	movs	r3, #0
 8000f58:	717b      	strb	r3, [r7, #5]
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_0, I2C_buff, 2, HAL_MAX_DELAY);
 8000f5a:	1d3a      	adds	r2, r7, #4
 8000f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	2302      	movs	r3, #2
 8000f64:	212a      	movs	r1, #42	; 0x2a
 8000f66:	4862      	ldr	r0, [pc, #392]	; (80010f0 <LEDs_init+0x1c4>)
 8000f68:	f001 f8d4 	bl	8002114 <HAL_I2C_Master_Transmit>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	757b      	strb	r3, [r7, #21]
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_1, I2C_buff, 2, HAL_MAX_DELAY);
 8000f70:	1d3a      	adds	r2, r7, #4
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	2302      	movs	r3, #2
 8000f7a:	2132      	movs	r1, #50	; 0x32
 8000f7c:	485c      	ldr	r0, [pc, #368]	; (80010f0 <LEDs_init+0x1c4>)
 8000f7e:	f001 f8c9 	bl	8002114 <HAL_I2C_Master_Transmit>
 8000f82:	4603      	mov	r3, r0
 8000f84:	757b      	strb	r3, [r7, #21]
  
  // Set LEDs control to PWM drive
  I2C_buff[0] = REG_LEDOUT0 | AUTO_INC_OPT;
 8000f86:	2382      	movs	r3, #130	; 0x82
 8000f88:	713b      	strb	r3, [r7, #4]
  I2C_buff[1] = 0xAA;
 8000f8a:	23aa      	movs	r3, #170	; 0xaa
 8000f8c:	717b      	strb	r3, [r7, #5]
  I2C_buff[2] = 0xAA;
 8000f8e:	23aa      	movs	r3, #170	; 0xaa
 8000f90:	71bb      	strb	r3, [r7, #6]
  I2C_buff[3] = 0xAA;
 8000f92:	23aa      	movs	r3, #170	; 0xaa
 8000f94:	71fb      	strb	r3, [r7, #7]
  I2C_buff[4] = 0xAA;
 8000f96:	23aa      	movs	r3, #170	; 0xaa
 8000f98:	723b      	strb	r3, [r7, #8]
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_0, I2C_buff, 5, HAL_MAX_DELAY);
 8000f9a:	1d3a      	adds	r2, r7, #4
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2305      	movs	r3, #5
 8000fa4:	212a      	movs	r1, #42	; 0x2a
 8000fa6:	4852      	ldr	r0, [pc, #328]	; (80010f0 <LEDs_init+0x1c4>)
 8000fa8:	f001 f8b4 	bl	8002114 <HAL_I2C_Master_Transmit>
 8000fac:	4603      	mov	r3, r0
 8000fae:	757b      	strb	r3, [r7, #21]
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_1, I2C_buff, 5, HAL_MAX_DELAY);
 8000fb0:	1d3a      	adds	r2, r7, #4
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2305      	movs	r3, #5
 8000fba:	2132      	movs	r1, #50	; 0x32
 8000fbc:	484c      	ldr	r0, [pc, #304]	; (80010f0 <LEDs_init+0x1c4>)
 8000fbe:	f001 f8a9 	bl	8002114 <HAL_I2C_Master_Transmit>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	757b      	strb	r3, [r7, #21]

  // GRPFREQ
  // Not applicable with LEDOUT = 0b01

  // Individual LED PWM value
  I2C_buff[0] = REG_PWM0 | AUTO_INC_OPT;
 8000fc6:	2388      	movs	r3, #136	; 0x88
 8000fc8:	713b      	strb	r3, [r7, #4]
  for (LED = 0; LED < 5; LED++)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	75fb      	strb	r3, [r7, #23]
 8000fce:	e020      	b.n	8001012 <LEDs_init+0xe6>
  {
    I2C_buff[1 + (LED*3) + 0] = LED_RED.R; // red channel
 8000fd0:	7dfa      	ldrb	r2, [r7, #23]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	4413      	add	r3, r2
 8000fd8:	3301      	adds	r3, #1
 8000fda:	22ff      	movs	r2, #255	; 0xff
 8000fdc:	3318      	adds	r3, #24
 8000fde:	443b      	add	r3, r7
 8000fe0:	f803 2c14 	strb.w	r2, [r3, #-20]
    I2C_buff[1 + (LED*3) + 1] = LED_RED.B; // blue channel
 8000fe4:	7dfa      	ldrb	r2, [r7, #23]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4413      	add	r3, r2
 8000fec:	3302      	adds	r3, #2
 8000fee:	2200      	movs	r2, #0
 8000ff0:	3318      	adds	r3, #24
 8000ff2:	443b      	add	r3, r7
 8000ff4:	f803 2c14 	strb.w	r2, [r3, #-20]
    I2C_buff[1 + (LED*3) + 2] = LED_RED.G; // green channel
 8000ff8:	7dfb      	ldrb	r3, [r7, #23]
 8000ffa:	1c5a      	adds	r2, r3, #1
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	4413      	add	r3, r2
 8001002:	2200      	movs	r2, #0
 8001004:	3318      	adds	r3, #24
 8001006:	443b      	add	r3, r7
 8001008:	f803 2c14 	strb.w	r2, [r3, #-20]
  for (LED = 0; LED < 5; LED++)
 800100c:	7dfb      	ldrb	r3, [r7, #23]
 800100e:	3301      	adds	r3, #1
 8001010:	75fb      	strb	r3, [r7, #23]
 8001012:	7dfb      	ldrb	r3, [r7, #23]
 8001014:	2b04      	cmp	r3, #4
 8001016:	d9db      	bls.n	8000fd0 <LEDs_init+0xa4>
  }
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_0, I2C_buff, 15+1, HAL_MAX_DELAY);
 8001018:	1d3a      	adds	r2, r7, #4
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2310      	movs	r3, #16
 8001022:	212a      	movs	r1, #42	; 0x2a
 8001024:	4832      	ldr	r0, [pc, #200]	; (80010f0 <LEDs_init+0x1c4>)
 8001026:	f001 f875 	bl	8002114 <HAL_I2C_Master_Transmit>
 800102a:	4603      	mov	r3, r0
 800102c:	757b      	strb	r3, [r7, #21]

  I2C_buff[0] = REG_PWM0 | AUTO_INC_OPT;
 800102e:	2388      	movs	r3, #136	; 0x88
 8001030:	713b      	strb	r3, [r7, #4]
  for (LED = 0; LED < 4; LED++)
 8001032:	2300      	movs	r3, #0
 8001034:	75fb      	strb	r3, [r7, #23]
 8001036:	e020      	b.n	800107a <LEDs_init+0x14e>
  {
    I2C_buff[1 + (LED*3) + 0] = LED_RED.R; // red channel
 8001038:	7dfa      	ldrb	r2, [r7, #23]
 800103a:	4613      	mov	r3, r2
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	3301      	adds	r3, #1
 8001042:	22ff      	movs	r2, #255	; 0xff
 8001044:	3318      	adds	r3, #24
 8001046:	443b      	add	r3, r7
 8001048:	f803 2c14 	strb.w	r2, [r3, #-20]
    I2C_buff[1 + (LED*3) + 1] = LED_RED.B; // blue channel
 800104c:	7dfa      	ldrb	r2, [r7, #23]
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	3302      	adds	r3, #2
 8001056:	2200      	movs	r2, #0
 8001058:	3318      	adds	r3, #24
 800105a:	443b      	add	r3, r7
 800105c:	f803 2c14 	strb.w	r2, [r3, #-20]
    I2C_buff[1 + (LED*3) + 2] = LED_RED.G; // green channel
 8001060:	7dfb      	ldrb	r3, [r7, #23]
 8001062:	1c5a      	adds	r2, r3, #1
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	2200      	movs	r2, #0
 800106c:	3318      	adds	r3, #24
 800106e:	443b      	add	r3, r7
 8001070:	f803 2c14 	strb.w	r2, [r3, #-20]
  for (LED = 0; LED < 4; LED++)
 8001074:	7dfb      	ldrb	r3, [r7, #23]
 8001076:	3301      	adds	r3, #1
 8001078:	75fb      	strb	r3, [r7, #23]
 800107a:	7dfb      	ldrb	r3, [r7, #23]
 800107c:	2b03      	cmp	r3, #3
 800107e:	d9db      	bls.n	8001038 <LEDs_init+0x10c>
  }
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_1, I2C_buff, 12+1, HAL_MAX_DELAY);
 8001080:	1d3a      	adds	r2, r7, #4
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	230d      	movs	r3, #13
 800108a:	2132      	movs	r1, #50	; 0x32
 800108c:	4818      	ldr	r0, [pc, #96]	; (80010f0 <LEDs_init+0x1c4>)
 800108e:	f001 f841 	bl	8002114 <HAL_I2C_Master_Transmit>
 8001092:	4603      	mov	r3, r0
 8001094:	757b      	strb	r3, [r7, #21]

  // Individual LED reference current
  I2C_buff[0] = REG_IREF0 | AUTO_INC_OPT;
 8001096:	2398      	movs	r3, #152	; 0x98
 8001098:	713b      	strb	r3, [r7, #4]
  for (i = 0; i < 16; i++)
 800109a:	2300      	movs	r3, #0
 800109c:	75bb      	strb	r3, [r7, #22]
 800109e:	e009      	b.n	80010b4 <LEDs_init+0x188>
  {
    I2C_buff[i+1] = 0x10;
 80010a0:	7dbb      	ldrb	r3, [r7, #22]
 80010a2:	3301      	adds	r3, #1
 80010a4:	3318      	adds	r3, #24
 80010a6:	443b      	add	r3, r7
 80010a8:	2210      	movs	r2, #16
 80010aa:	f803 2c14 	strb.w	r2, [r3, #-20]
  for (i = 0; i < 16; i++)
 80010ae:	7dbb      	ldrb	r3, [r7, #22]
 80010b0:	3301      	adds	r3, #1
 80010b2:	75bb      	strb	r3, [r7, #22]
 80010b4:	7dbb      	ldrb	r3, [r7, #22]
 80010b6:	2b0f      	cmp	r3, #15
 80010b8:	d9f2      	bls.n	80010a0 <LEDs_init+0x174>
  }
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_0, I2C_buff, 17, HAL_MAX_DELAY);
 80010ba:	1d3a      	adds	r2, r7, #4
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2311      	movs	r3, #17
 80010c4:	212a      	movs	r1, #42	; 0x2a
 80010c6:	480a      	ldr	r0, [pc, #40]	; (80010f0 <LEDs_init+0x1c4>)
 80010c8:	f001 f824 	bl	8002114 <HAL_I2C_Master_Transmit>
 80010cc:	4603      	mov	r3, r0
 80010ce:	757b      	strb	r3, [r7, #21]
  I2C_stat = HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_1, I2C_buff, 17, HAL_MAX_DELAY);
 80010d0:	1d3a      	adds	r2, r7, #4
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	2311      	movs	r3, #17
 80010da:	2132      	movs	r1, #50	; 0x32
 80010dc:	4804      	ldr	r0, [pc, #16]	; (80010f0 <LEDs_init+0x1c4>)
 80010de:	f001 f819 	bl	8002114 <HAL_I2C_Master_Transmit>
 80010e2:	4603      	mov	r3, r0
 80010e4:	757b      	strb	r3, [r7, #21]
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000028 	.word	0x20000028

080010f4 <LEDs_update>:
// Attention; suivant le board ID, la correspondance tableau <-> LEDs peut tre permute (miroir ? rotation ?) 
// Tout dpend comment la carte a t oriente.
// Dans tous les cas, il faut tre capable de l'indiquer.
// Ce sont des considrations bas niveau et les fonctions de rotation dans la librairie cube.c n'ont pas  s'en proccuper
void LEDs_update(RGB_LED (*cube)[9], uint8_t face)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08e      	sub	sp, #56	; 0x38
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
  uint8_t LED_drv_1_buff[17];

  // --------------------------------------------------------------------------
  // Build I2C message for the first LED driver
  // --------------------------------------------------------------------------
  LED_drv_0_buff[0] = REG_PWM0 | AUTO_INC_OPT;
 8001100:	2388      	movs	r3, #136	; 0x88
 8001102:	773b      	strb	r3, [r7, #28]

  LED_drv_0_buff[1] = cube[face][6].R;
 8001104:	78fa      	ldrb	r2, [r7, #3]
 8001106:	4613      	mov	r3, r2
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	4413      	add	r3, r2
 800110c:	00da      	lsls	r2, r3, #3
 800110e:	4413      	add	r3, r2
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	4413      	add	r3, r2
 8001114:	7c9b      	ldrb	r3, [r3, #18]
 8001116:	777b      	strb	r3, [r7, #29]
  LED_drv_0_buff[2] = cube[face][6].B;
 8001118:	78fa      	ldrb	r2, [r7, #3]
 800111a:	4613      	mov	r3, r2
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	4413      	add	r3, r2
 8001120:	00da      	lsls	r2, r3, #3
 8001122:	4413      	add	r3, r2
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	4413      	add	r3, r2
 8001128:	7d1b      	ldrb	r3, [r3, #20]
 800112a:	77bb      	strb	r3, [r7, #30]
  LED_drv_0_buff[3] = cube[face][6].G;
 800112c:	78fa      	ldrb	r2, [r7, #3]
 800112e:	4613      	mov	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4413      	add	r3, r2
 8001134:	00da      	lsls	r2, r3, #3
 8001136:	4413      	add	r3, r2
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	4413      	add	r3, r2
 800113c:	7cdb      	ldrb	r3, [r3, #19]
 800113e:	77fb      	strb	r3, [r7, #31]

  LED_drv_0_buff[4] = cube[face][4].R;
 8001140:	78fa      	ldrb	r2, [r7, #3]
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	00da      	lsls	r2, r3, #3
 800114a:	4413      	add	r3, r2
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	7b1b      	ldrb	r3, [r3, #12]
 8001152:	f887 3020 	strb.w	r3, [r7, #32]
  LED_drv_0_buff[5] = cube[face][4].B;
 8001156:	78fa      	ldrb	r2, [r7, #3]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	00da      	lsls	r2, r3, #3
 8001160:	4413      	add	r3, r2
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	7b9b      	ldrb	r3, [r3, #14]
 8001168:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  LED_drv_0_buff[6] = cube[face][4].G;
 800116c:	78fa      	ldrb	r2, [r7, #3]
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	00da      	lsls	r2, r3, #3
 8001176:	4413      	add	r3, r2
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	4413      	add	r3, r2
 800117c:	7b5b      	ldrb	r3, [r3, #13]
 800117e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  LED_drv_0_buff[7] = cube[face][1].R;
 8001182:	78fa      	ldrb	r2, [r7, #3]
 8001184:	4613      	mov	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	00da      	lsls	r2, r3, #3
 800118c:	4413      	add	r3, r2
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	78db      	ldrb	r3, [r3, #3]
 8001194:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  LED_drv_0_buff[8] = cube[face][1].B;
 8001198:	78fa      	ldrb	r2, [r7, #3]
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	00da      	lsls	r2, r3, #3
 80011a2:	4413      	add	r3, r2
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	4413      	add	r3, r2
 80011a8:	795b      	ldrb	r3, [r3, #5]
 80011aa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  LED_drv_0_buff[9] = cube[face][1].G;
 80011ae:	78fa      	ldrb	r2, [r7, #3]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	00da      	lsls	r2, r3, #3
 80011b8:	4413      	add	r3, r2
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	791b      	ldrb	r3, [r3, #4]
 80011c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  LED_drv_0_buff[10] = cube[face][3].R;
 80011c4:	78fa      	ldrb	r2, [r7, #3]
 80011c6:	4613      	mov	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4413      	add	r3, r2
 80011cc:	00da      	lsls	r2, r3, #3
 80011ce:	4413      	add	r3, r2
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	4413      	add	r3, r2
 80011d4:	7a5b      	ldrb	r3, [r3, #9]
 80011d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LED_drv_0_buff[11] = cube[face][3].B;
 80011da:	78fa      	ldrb	r2, [r7, #3]
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	00da      	lsls	r2, r3, #3
 80011e4:	4413      	add	r3, r2
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	7adb      	ldrb	r3, [r3, #11]
 80011ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  LED_drv_0_buff[12] = cube[face][3].G;
 80011f0:	78fa      	ldrb	r2, [r7, #3]
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	00da      	lsls	r2, r3, #3
 80011fa:	4413      	add	r3, r2
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	4413      	add	r3, r2
 8001200:	7a9b      	ldrb	r3, [r3, #10]
 8001202:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

  LED_drv_0_buff[13] = cube[face][0].R;
 8001206:	78fa      	ldrb	r2, [r7, #3]
 8001208:	4613      	mov	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4413      	add	r3, r2
 800120e:	00da      	lsls	r2, r3, #3
 8001210:	4413      	add	r3, r2
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  LED_drv_0_buff[14] = cube[face][0].B;
 800121c:	78fa      	ldrb	r2, [r7, #3]
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	00da      	lsls	r2, r3, #3
 8001226:	4413      	add	r3, r2
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	4413      	add	r3, r2
 800122c:	789b      	ldrb	r3, [r3, #2]
 800122e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  LED_drv_0_buff[15] = cube[face][0].G;
 8001232:	78fa      	ldrb	r2, [r7, #3]
 8001234:	4613      	mov	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4413      	add	r3, r2
 800123a:	00da      	lsls	r2, r3, #3
 800123c:	4413      	add	r3, r2
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	785b      	ldrb	r3, [r3, #1]
 8001244:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  // Last LED is not connected.
  LED_drv_0_buff[16] = 0x00;
 8001248:	2300      	movs	r3, #0
 800124a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

  // --------------------------------------------------------------------------
  // Build I2C message for the second LED driver
  // --------------------------------------------------------------------------
  LED_drv_1_buff[0] = REG_PWM0 | AUTO_INC_OPT;
 800124e:	2388      	movs	r3, #136	; 0x88
 8001250:	723b      	strb	r3, [r7, #8]

  LED_drv_1_buff[1] = cube[face][2].R;
 8001252:	78fa      	ldrb	r2, [r7, #3]
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	00da      	lsls	r2, r3, #3
 800125c:	4413      	add	r3, r2
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	799b      	ldrb	r3, [r3, #6]
 8001264:	727b      	strb	r3, [r7, #9]
  LED_drv_1_buff[2] = cube[face][2].B;
 8001266:	78fa      	ldrb	r2, [r7, #3]
 8001268:	4613      	mov	r3, r2
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	4413      	add	r3, r2
 800126e:	00da      	lsls	r2, r3, #3
 8001270:	4413      	add	r3, r2
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	7a1b      	ldrb	r3, [r3, #8]
 8001278:	72bb      	strb	r3, [r7, #10]
  LED_drv_1_buff[3] = cube[face][2].G;
 800127a:	78fa      	ldrb	r2, [r7, #3]
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	00da      	lsls	r2, r3, #3
 8001284:	4413      	add	r3, r2
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	79db      	ldrb	r3, [r3, #7]
 800128c:	72fb      	strb	r3, [r7, #11]

  LED_drv_1_buff[4] = cube[face][7].R;
 800128e:	78fa      	ldrb	r2, [r7, #3]
 8001290:	4613      	mov	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	4413      	add	r3, r2
 8001296:	00da      	lsls	r2, r3, #3
 8001298:	4413      	add	r3, r2
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	7d5b      	ldrb	r3, [r3, #21]
 80012a0:	733b      	strb	r3, [r7, #12]
  LED_drv_1_buff[5] = cube[face][7].B;
 80012a2:	78fa      	ldrb	r2, [r7, #3]
 80012a4:	4613      	mov	r3, r2
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	4413      	add	r3, r2
 80012aa:	00da      	lsls	r2, r3, #3
 80012ac:	4413      	add	r3, r2
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	7ddb      	ldrb	r3, [r3, #23]
 80012b4:	737b      	strb	r3, [r7, #13]
  LED_drv_1_buff[6] = cube[face][7].G;
 80012b6:	78fa      	ldrb	r2, [r7, #3]
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	00da      	lsls	r2, r3, #3
 80012c0:	4413      	add	r3, r2
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	7d9b      	ldrb	r3, [r3, #22]
 80012c8:	73bb      	strb	r3, [r7, #14]

  LED_drv_1_buff[7] = cube[face][5].R;
 80012ca:	78fa      	ldrb	r2, [r7, #3]
 80012cc:	4613      	mov	r3, r2
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4413      	add	r3, r2
 80012d2:	00da      	lsls	r2, r3, #3
 80012d4:	4413      	add	r3, r2
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	7bdb      	ldrb	r3, [r3, #15]
 80012dc:	73fb      	strb	r3, [r7, #15]
  LED_drv_1_buff[8] = cube[face][5].B;
 80012de:	78fa      	ldrb	r2, [r7, #3]
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	00da      	lsls	r2, r3, #3
 80012e8:	4413      	add	r3, r2
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	7c5b      	ldrb	r3, [r3, #17]
 80012f0:	743b      	strb	r3, [r7, #16]
  LED_drv_1_buff[9] = cube[face][5].G;
 80012f2:	78fa      	ldrb	r2, [r7, #3]
 80012f4:	4613      	mov	r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4413      	add	r3, r2
 80012fa:	00da      	lsls	r2, r3, #3
 80012fc:	4413      	add	r3, r2
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	7c1b      	ldrb	r3, [r3, #16]
 8001304:	747b      	strb	r3, [r7, #17]

  LED_drv_1_buff[10] = cube[face][8].R;
 8001306:	78fa      	ldrb	r2, [r7, #3]
 8001308:	4613      	mov	r3, r2
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	4413      	add	r3, r2
 800130e:	00da      	lsls	r2, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	7e1b      	ldrb	r3, [r3, #24]
 8001318:	74bb      	strb	r3, [r7, #18]
  LED_drv_1_buff[11] = cube[face][8].B;
 800131a:	78fa      	ldrb	r2, [r7, #3]
 800131c:	4613      	mov	r3, r2
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	4413      	add	r3, r2
 8001322:	00da      	lsls	r2, r3, #3
 8001324:	4413      	add	r3, r2
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	7e9b      	ldrb	r3, [r3, #26]
 800132c:	74fb      	strb	r3, [r7, #19]
  LED_drv_1_buff[12] = cube[face][8].G;
 800132e:	78fa      	ldrb	r2, [r7, #3]
 8001330:	4613      	mov	r3, r2
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4413      	add	r3, r2
 8001336:	00da      	lsls	r2, r3, #3
 8001338:	4413      	add	r3, r2
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	7e5b      	ldrb	r3, [r3, #25]
 8001340:	753b      	strb	r3, [r7, #20]

  // Last LEDs channels are not connected.
  LED_drv_1_buff[13] = 0x00;
 8001342:	2300      	movs	r3, #0
 8001344:	757b      	strb	r3, [r7, #21]
  LED_drv_1_buff[14] = 0x00;
 8001346:	2300      	movs	r3, #0
 8001348:	75bb      	strb	r3, [r7, #22]
  LED_drv_1_buff[15] = 0x00;
 800134a:	2300      	movs	r3, #0
 800134c:	75fb      	strb	r3, [r7, #23]
  LED_drv_1_buff[16] = 0x00;
 800134e:	2300      	movs	r3, #0
 8001350:	763b      	strb	r3, [r7, #24]

  // Commit to I2C
  if (face == CUBE_FACE_F)
 8001352:	78fb      	ldrb	r3, [r7, #3]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d113      	bne.n	8001380 <LEDs_update+0x28c>
  {
    HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_0, LED_drv_0_buff, 17, HAL_MAX_DELAY);
 8001358:	f107 021c 	add.w	r2, r7, #28
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2311      	movs	r3, #17
 8001364:	212a      	movs	r1, #42	; 0x2a
 8001366:	4808      	ldr	r0, [pc, #32]	; (8001388 <LEDs_update+0x294>)
 8001368:	f000 fed4 	bl	8002114 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Transmit(&hi2c1, ADDR_LED_DRV_1, LED_drv_1_buff, 17, HAL_MAX_DELAY);
 800136c:	f107 0208 	add.w	r2, r7, #8
 8001370:	f04f 33ff 	mov.w	r3, #4294967295
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2311      	movs	r3, #17
 8001378:	2132      	movs	r1, #50	; 0x32
 800137a:	4803      	ldr	r0, [pc, #12]	; (8001388 <LEDs_update+0x294>)
 800137c:	f000 feca 	bl	8002114 <HAL_I2C_Master_Transmit>
  }
}
 8001380:	bf00      	nop
 8001382:	3730      	adds	r7, #48	; 0x30
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000028 	.word	0x20000028

0800138c <main>:

// ============================================================================
// Main code
// ============================================================================
int main(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b0ac      	sub	sp, #176	; 0xb0
 8001390:	af00      	add	r7, sp, #0

  
  RGB_LED cube[6][9];
  uint8_t pb[6] = {0};
 8001392:	2300      	movs	r3, #0
 8001394:	603b      	str	r3, [r7, #0]
 8001396:	2300      	movs	r3, #0
 8001398:	80bb      	strh	r3, [r7, #4]
  uint8_t state = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf


  // -----------------
  // MCU configuration
  // -----------------
  cpu_init();
 80013a0:	f7ff f8bc 	bl	800051c <cpu_init>

  // Read the board ID
  uint8_t BOARD_ID = get_board_ID();
 80013a4:	f7ff faec 	bl	8000980 <get_board_ID>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae

  // Initialise the LED panel
  HAL_Delay(1);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f000 fb3c 	bl	8001a2c <HAL_Delay>
  LEDs_init();
 80013b4:	f7ff fdba 	bl	8000f2c <LEDs_init>
  
  paint(cube[CUBE_FACE_F], LED_ORANGE);
 80013b8:	4b6f      	ldr	r3, [pc, #444]	; (8001578 <main+0x1ec>)
 80013ba:	f107 0008 	add.w	r0, r7, #8
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	7859      	ldrb	r1, [r3, #1]
 80013c2:	0209      	lsls	r1, r1, #8
 80013c4:	430a      	orrs	r2, r1
 80013c6:	789b      	ldrb	r3, [r3, #2]
 80013c8:	041b      	lsls	r3, r3, #16
 80013ca:	431a      	orrs	r2, r3
 80013cc:	2300      	movs	r3, #0
 80013ce:	f362 0317 	bfi	r3, r2, #0, #24
 80013d2:	4619      	mov	r1, r3
 80013d4:	f7ff fd7c 	bl	8000ed0 <paint>
  paint(cube[CUBE_FACE_B], LED_RED);
 80013d8:	4b68      	ldr	r3, [pc, #416]	; (800157c <main+0x1f0>)
 80013da:	f107 0208 	add.w	r2, r7, #8
 80013de:	f102 001b 	add.w	r0, r2, #27
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	7859      	ldrb	r1, [r3, #1]
 80013e6:	0209      	lsls	r1, r1, #8
 80013e8:	430a      	orrs	r2, r1
 80013ea:	789b      	ldrb	r3, [r3, #2]
 80013ec:	041b      	lsls	r3, r3, #16
 80013ee:	431a      	orrs	r2, r3
 80013f0:	2300      	movs	r3, #0
 80013f2:	f362 0317 	bfi	r3, r2, #0, #24
 80013f6:	4619      	mov	r1, r3
 80013f8:	f7ff fd6a 	bl	8000ed0 <paint>
  paint(cube[CUBE_FACE_L], LED_BLUE);
 80013fc:	4b60      	ldr	r3, [pc, #384]	; (8001580 <main+0x1f4>)
 80013fe:	f107 0208 	add.w	r2, r7, #8
 8001402:	f102 0036 	add.w	r0, r2, #54	; 0x36
 8001406:	781a      	ldrb	r2, [r3, #0]
 8001408:	7859      	ldrb	r1, [r3, #1]
 800140a:	0209      	lsls	r1, r1, #8
 800140c:	430a      	orrs	r2, r1
 800140e:	789b      	ldrb	r3, [r3, #2]
 8001410:	041b      	lsls	r3, r3, #16
 8001412:	431a      	orrs	r2, r3
 8001414:	2300      	movs	r3, #0
 8001416:	f362 0317 	bfi	r3, r2, #0, #24
 800141a:	4619      	mov	r1, r3
 800141c:	f7ff fd58 	bl	8000ed0 <paint>
  paint(cube[CUBE_FACE_R], LED_GREEN);
 8001420:	4b58      	ldr	r3, [pc, #352]	; (8001584 <main+0x1f8>)
 8001422:	f107 0208 	add.w	r2, r7, #8
 8001426:	f102 0051 	add.w	r0, r2, #81	; 0x51
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	7859      	ldrb	r1, [r3, #1]
 800142e:	0209      	lsls	r1, r1, #8
 8001430:	430a      	orrs	r2, r1
 8001432:	789b      	ldrb	r3, [r3, #2]
 8001434:	041b      	lsls	r3, r3, #16
 8001436:	431a      	orrs	r2, r3
 8001438:	2300      	movs	r3, #0
 800143a:	f362 0317 	bfi	r3, r2, #0, #24
 800143e:	4619      	mov	r1, r3
 8001440:	f7ff fd46 	bl	8000ed0 <paint>
  paint(cube[CUBE_FACE_U], LED_PINK);
 8001444:	4b50      	ldr	r3, [pc, #320]	; (8001588 <main+0x1fc>)
 8001446:	f107 0208 	add.w	r2, r7, #8
 800144a:	f102 006c 	add.w	r0, r2, #108	; 0x6c
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	7859      	ldrb	r1, [r3, #1]
 8001452:	0209      	lsls	r1, r1, #8
 8001454:	430a      	orrs	r2, r1
 8001456:	789b      	ldrb	r3, [r3, #2]
 8001458:	041b      	lsls	r3, r3, #16
 800145a:	431a      	orrs	r2, r3
 800145c:	2300      	movs	r3, #0
 800145e:	f362 0317 	bfi	r3, r2, #0, #24
 8001462:	4619      	mov	r1, r3
 8001464:	f7ff fd34 	bl	8000ed0 <paint>
  paint(cube[CUBE_FACE_D], LED_YELLOW);
 8001468:	4b48      	ldr	r3, [pc, #288]	; (800158c <main+0x200>)
 800146a:	f107 0208 	add.w	r2, r7, #8
 800146e:	f102 0087 	add.w	r0, r2, #135	; 0x87
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	7859      	ldrb	r1, [r3, #1]
 8001476:	0209      	lsls	r1, r1, #8
 8001478:	430a      	orrs	r2, r1
 800147a:	789b      	ldrb	r3, [r3, #2]
 800147c:	041b      	lsls	r3, r3, #16
 800147e:	431a      	orrs	r2, r3
 8001480:	2300      	movs	r3, #0
 8001482:	f362 0317 	bfi	r3, r2, #0, #24
 8001486:	4619      	mov	r1, r3
 8001488:	f7ff fd22 	bl	8000ed0 <paint>
  LEDs_update(cube, CUBE_FACE_F);
 800148c:	f107 0308 	add.w	r3, r7, #8
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fe2e 	bl	80010f4 <LEDs_update>
  // LEDs_update(cube, CUBE_FACE_F);

  while (1)
  {

    if (timer_IT)
 8001498:	4b3d      	ldr	r3, [pc, #244]	; (8001590 <main+0x204>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0fa      	beq.n	8001498 <main+0x10c>
    {
      uint8_t i = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
      timer_IT = 0;
 80014a8:	4b39      	ldr	r3, [pc, #228]	; (8001590 <main+0x204>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]

      if (state == 0)
 80014ae:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d110      	bne.n	80014d8 <main+0x14c>
      {
        move(cube, CUBE_FACE_D, ROTATE_90);
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	2201      	movs	r2, #1
 80014bc:	2105      	movs	r1, #5
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fa96 	bl	80009f0 <move>
        LEDs_update(cube, CUBE_FACE_F);
 80014c4:	f107 0308 	add.w	r3, r7, #8
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff fe12 	bl	80010f4 <LEDs_update>
        state = 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 80014d6:	e7df      	b.n	8001498 <main+0x10c>
      }
      else if (state == 1)
 80014d8:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d110      	bne.n	8001502 <main+0x176>
      {
        move(cube, CUBE_FACE_R, ROTATE_90);
 80014e0:	f107 0308 	add.w	r3, r7, #8
 80014e4:	2201      	movs	r2, #1
 80014e6:	2103      	movs	r1, #3
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fa81 	bl	80009f0 <move>
        LEDs_update(cube, CUBE_FACE_F);
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fdfd 	bl	80010f4 <LEDs_update>
        state = 2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8001500:	e7ca      	b.n	8001498 <main+0x10c>
      }
      else if (state == 2)
 8001502:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001506:	2b02      	cmp	r3, #2
 8001508:	d110      	bne.n	800152c <main+0x1a0>
      {
        move(cube, CUBE_FACE_U, ROTATE_90);      
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	2201      	movs	r2, #1
 8001510:	2104      	movs	r1, #4
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fa6c 	bl	80009f0 <move>
        LEDs_update(cube, CUBE_FACE_F);
 8001518:	f107 0308 	add.w	r3, r7, #8
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fde8 	bl	80010f4 <LEDs_update>
        state = 3;
 8001524:	2303      	movs	r3, #3
 8001526:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 800152a:	e7b5      	b.n	8001498 <main+0x10c>
      }
      else if (state == 3)
 800152c:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001530:	2b03      	cmp	r3, #3
 8001532:	d110      	bne.n	8001556 <main+0x1ca>
      {
        move(cube, CUBE_FACE_L, ROTATE_90);
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	2201      	movs	r2, #1
 800153a:	2102      	movs	r1, #2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fa57 	bl	80009f0 <move>
        LEDs_update(cube, CUBE_FACE_F);
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fdd3 	bl	80010f4 <LEDs_update>
        state = 4;
 800154e:	2304      	movs	r3, #4
 8001550:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8001554:	e7a0      	b.n	8001498 <main+0x10c>
      }
      else
      {
        move(cube, CUBE_FACE_F, ROTATE_90);
 8001556:	f107 0308 	add.w	r3, r7, #8
 800155a:	2201      	movs	r2, #1
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fa46 	bl	80009f0 <move>
        LEDs_update(cube, CUBE_FACE_F);
 8001564:	f107 0308 	add.w	r3, r7, #8
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fdc2 	bl	80010f4 <LEDs_update>
        state = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    if (timer_IT)
 8001576:	e78f      	b.n	8001498 <main+0x10c>
 8001578:	08004eb0 	.word	0x08004eb0
 800157c:	08004ea0 	.word	0x08004ea0
 8001580:	08004ea8 	.word	0x08004ea8
 8001584:	08004ea4 	.word	0x08004ea4
 8001588:	08004eb4 	.word	0x08004eb4
 800158c:	08004eac 	.word	0x08004eac
 8001590:	2000019c 	.word	0x2000019c

08001594 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <HAL_MspInit+0x44>)
 800159c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800159e:	4a0e      	ldr	r2, [pc, #56]	; (80015d8 <HAL_MspInit+0x44>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6613      	str	r3, [r2, #96]	; 0x60
 80015a6:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <HAL_MspInit+0x44>)
 80015a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <HAL_MspInit+0x44>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <HAL_MspInit+0x44>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015bc:	6593      	str	r3, [r2, #88]	; 0x58
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_MspInit+0x44>)
 80015c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80015ca:	f001 f9d1 	bl	8002970 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000

080015dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08e      	sub	sp, #56	; 0x38
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a4f      	ldr	r2, [pc, #316]	; (8001738 <HAL_I2C_MspInit+0x15c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d14c      	bne.n	8001698 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	4b4f      	ldr	r3, [pc, #316]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001602:	4a4e      	ldr	r2, [pc, #312]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800160a:	4b4c      	ldr	r3, [pc, #304]	; (800173c <HAL_I2C_MspInit+0x160>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	623b      	str	r3, [r7, #32]
 8001614:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001616:	4b49      	ldr	r3, [pc, #292]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161a:	4a48      	ldr	r2, [pc, #288]	; (800173c <HAL_I2C_MspInit+0x160>)
 800161c:	f043 0302 	orr.w	r3, r3, #2
 8001620:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001622:	4b46      	ldr	r3, [pc, #280]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	61fb      	str	r3, [r7, #28]
 800162c:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_LED_DRV_SCL_Pin;
 800162e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001634:	2312      	movs	r3, #18
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001640:	2304      	movs	r3, #4
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2C1_LED_DRV_SCL_GPIO_Port, &GPIO_InitStruct);
 8001644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001648:	4619      	mov	r1, r3
 800164a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164e:	f000 fb1f 	bl	8001c90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_LED_DRV_SDA_Pin;
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001656:	2312      	movs	r3, #18
 8001658:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001662:	2304      	movs	r3, #4
 8001664:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2C1_LED_DRV_SDA_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166a:	4619      	mov	r1, r3
 800166c:	4834      	ldr	r0, [pc, #208]	; (8001740 <HAL_I2C_MspInit+0x164>)
 800166e:	f000 fb0f 	bl	8001c90 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 8001672:	4b34      	ldr	r3, [pc, #208]	; (8001744 <HAL_I2C_MspInit+0x168>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	4a33      	ldr	r2, [pc, #204]	; (8001744 <HAL_I2C_MspInit+0x168>)
 8001678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800167c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800167e:	4b2f      	ldr	r3, [pc, #188]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001682:	4a2e      	ldr	r2, [pc, #184]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001684:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001688:	6593      	str	r3, [r2, #88]	; 0x58
 800168a:	4b2c      	ldr	r3, [pc, #176]	; (800173c <HAL_I2C_MspInit+0x160>)
 800168c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001696:	e04a      	b.n	800172e <HAL_I2C_MspInit+0x152>
  else if(hi2c->Instance==I2C2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a2a      	ldr	r2, [pc, #168]	; (8001748 <HAL_I2C_MspInit+0x16c>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d145      	bne.n	800172e <HAL_I2C_MspInit+0x152>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016a2:	4b26      	ldr	r3, [pc, #152]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a6:	4a25      	ldr	r2, [pc, #148]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016a8:	f043 0320 	orr.w	r3, r3, #32
 80016ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ae:	4b23      	ldr	r3, [pc, #140]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b2:	f003 0320 	and.w	r3, r3, #32
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	4a1f      	ldr	r2, [pc, #124]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c6:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_I2C_MspInit+0x160>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_COMM_SDA_Pin;
 80016d2:	2301      	movs	r3, #1
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016d6:	2312      	movs	r3, #18
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016da:	2301      	movs	r3, #1
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016e2:	2304      	movs	r3, #4
 80016e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2C2_COMM_SDA_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ea:	4619      	mov	r1, r3
 80016ec:	4817      	ldr	r0, [pc, #92]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016ee:	f000 facf 	bl	8001c90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_COMM_SCL_Pin;
 80016f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f8:	2312      	movs	r3, #18
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001704:	2304      	movs	r3, #4
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2C2_COMM_SCL_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001712:	f000 fabd 	bl	8001c90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171a:	4a08      	ldr	r2, [pc, #32]	; (800173c <HAL_I2C_MspInit+0x160>)
 800171c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001720:	6593      	str	r3, [r2, #88]	; 0x58
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <HAL_I2C_MspInit+0x160>)
 8001724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
}
 800172e:	bf00      	nop
 8001730:	3738      	adds	r7, #56	; 0x38
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40005400 	.word	0x40005400
 800173c:	40021000 	.word	0x40021000
 8001740:	48000400 	.word	0x48000400
 8001744:	40010000 	.word	0x40010000
 8001748:	40005800 	.word	0x40005800
 800174c:	48001400 	.word	0x48001400

08001750 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001760:	d113      	bne.n	800178a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001762:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	4a0b      	ldr	r2, [pc, #44]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	6593      	str	r3, [r2, #88]	; 0x58
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <HAL_TIM_Base_MspInit+0x44>)
 8001770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	201c      	movs	r0, #28
 8001780:	f000 fa51 	bl	8001c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001784:	201c      	movs	r0, #28
 8001786:	f000 fa68 	bl	8001c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000

08001798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a26      	ldr	r2, [pc, #152]	; (8001850 <HAL_UART_MspInit+0xb8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d145      	bne.n	8001846 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ba:	4b26      	ldr	r3, [pc, #152]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017be:	4a25      	ldr	r2, [pc, #148]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c4:	6613      	str	r3, [r2, #96]	; 0x60
 80017c6:	4b23      	ldr	r3, [pc, #140]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d2:	4b20      	ldr	r3, [pc, #128]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	4a1f      	ldr	r2, [pc, #124]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017de:	4b1d      	ldr	r3, [pc, #116]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ee:	4a19      	ldr	r2, [pc, #100]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017f0:	f043 0302 	orr.w	r3, r3, #2
 80017f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017f6:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_UART_MspInit+0xbc>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001814:	2307      	movs	r3, #7
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f000 fa35 	bl	8001c90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001826:	2340      	movs	r3, #64	; 0x40
 8001828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182a:	2302      	movs	r3, #2
 800182c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001836:	2307      	movs	r3, #7
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_UART_MspInit+0xc0>)
 8001842:	f000 fa25 	bl	8001c90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40013800 	.word	0x40013800
 8001854:	40021000 	.word	0x40021000
 8001858:	48000400 	.word	0x48000400

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800186e:	e7fe      	b.n	800186e <HardFault_Handler+0x4>

08001870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <MemManage_Handler+0x4>

08001876 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800187a:	e7fe      	b.n	800187a <BusFault_Handler+0x4>

0800187c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001880:	e7fe      	b.n	8001880 <UsageFault_Handler+0x4>

08001882 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b0:	f000 f89e 	bl	80019f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <TIM2_IRQHandler+0x10>)
 80018be:	f002 f84d 	bl	800395c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200000c0 	.word	0x200000c0

080018cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018d0:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <SystemInit+0x28>)
 80018d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d6:	4a07      	ldr	r2, [pc, #28]	; (80018f4 <SystemInit+0x28>)
 80018d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SystemInit+0x28>)
 80018e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018e6:	609a      	str	r2, [r3, #8]
#endif
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018f8:	480d      	ldr	r0, [pc, #52]	; (8001930 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018fc:	480d      	ldr	r0, [pc, #52]	; (8001934 <LoopForever+0x6>)
  ldr r1, =_edata
 80018fe:	490e      	ldr	r1, [pc, #56]	; (8001938 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001900:	4a0e      	ldr	r2, [pc, #56]	; (800193c <LoopForever+0xe>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001904:	e002      	b.n	800190c <LoopCopyDataInit>

08001906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190a:	3304      	adds	r3, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800190c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001910:	d3f9      	bcc.n	8001906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001912:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001914:	4c0b      	ldr	r4, [pc, #44]	; (8001944 <LoopForever+0x16>)
  movs r3, #0
 8001916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001918:	e001      	b.n	800191e <LoopFillZerobss>

0800191a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800191c:	3204      	adds	r2, #4

0800191e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001920:	d3fb      	bcc.n	800191a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001922:	f7ff ffd3 	bl	80018cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001926:	f003 fa83 	bl	8004e30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800192a:	f7ff fd2f 	bl	800138c <main>

0800192e <LoopForever>:

LoopForever:
    b LoopForever
 800192e:	e7fe      	b.n	800192e <LoopForever>
  ldr   r0, =_estack
 8001930:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001938:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800193c:	08004f08 	.word	0x08004f08
  ldr r2, =_sbss
 8001940:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001944:	200001a4 	.word	0x200001a4

08001948 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001948:	e7fe      	b.n	8001948 <ADC1_2_IRQHandler>

0800194a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001950:	2300      	movs	r3, #0
 8001952:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 f95b 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800195a:	2000      	movs	r0, #0
 800195c:	f000 f80e 	bl	800197c <HAL_InitTick>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	71fb      	strb	r3, [r7, #7]
 800196a:	e001      	b.n	8001970 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800196c:	f7ff fe12 	bl	8001594 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001970:	79fb      	ldrb	r3, [r7, #7]

}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <HAL_InitTick+0x68>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d022      	beq.n	80019d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001990:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_InitTick+0x6c>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <HAL_InitTick+0x68>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800199c:	fbb1 f3f3 	udiv	r3, r1, r3
 80019a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 f966 	bl	8001c76 <HAL_SYSTICK_Config>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10f      	bne.n	80019d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b0f      	cmp	r3, #15
 80019b4:	d809      	bhi.n	80019ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019b6:	2200      	movs	r2, #0
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	f04f 30ff 	mov.w	r0, #4294967295
 80019be:	f000 f932 	bl	8001c26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019c2:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <HAL_InitTick+0x70>)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	e007      	b.n	80019da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	73fb      	strb	r3, [r7, #15]
 80019ce:	e004      	b.n	80019da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	73fb      	strb	r3, [r7, #15]
 80019d4:	e001      	b.n	80019da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019da:	7bfb      	ldrb	r3, [r7, #15]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000008 	.word	0x20000008
 80019e8:	20000000 	.word	0x20000000
 80019ec:	20000004 	.word	0x20000004

080019f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <HAL_IncTick+0x1c>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_IncTick+0x20>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4413      	add	r3, r2
 80019fe:	4a03      	ldr	r2, [pc, #12]	; (8001a0c <HAL_IncTick+0x1c>)
 8001a00:	6013      	str	r3, [r2, #0]
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	200001a0 	.word	0x200001a0
 8001a10:	20000008 	.word	0x20000008

08001a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return uwTick;
 8001a18:	4b03      	ldr	r3, [pc, #12]	; (8001a28 <HAL_GetTick+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	200001a0 	.word	0x200001a0

08001a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff ffee 	bl	8001a14 <HAL_GetTick>
 8001a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a44:	d004      	beq.n	8001a50 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <HAL_Delay+0x40>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a50:	bf00      	nop
 8001a52:	f7ff ffdf 	bl	8001a14 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d8f7      	bhi.n	8001a52 <HAL_Delay+0x26>
  {
  }
}
 8001a62:	bf00      	nop
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000008 	.word	0x20000008

08001a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4907      	ldr	r1, [pc, #28]	; (8001b0c <__NVIC_EnableIRQ+0x38>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e100 	.word	0xe000e100

08001b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db0a      	blt.n	8001b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	490c      	ldr	r1, [pc, #48]	; (8001b5c <__NVIC_SetPriority+0x4c>)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	440b      	add	r3, r1
 8001b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b38:	e00a      	b.n	8001b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4908      	ldr	r1, [pc, #32]	; (8001b60 <__NVIC_SetPriority+0x50>)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	3b04      	subs	r3, #4
 8001b48:	0112      	lsls	r2, r2, #4
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	761a      	strb	r2, [r3, #24]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000e100 	.word	0xe000e100
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	; 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f1c3 0307 	rsb	r3, r3, #7
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	bf28      	it	cs
 8001b82:	2304      	movcs	r3, #4
 8001b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d902      	bls.n	8001b94 <NVIC_EncodePriority+0x30>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3b03      	subs	r3, #3
 8001b92:	e000      	b.n	8001b96 <NVIC_EncodePriority+0x32>
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bac:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff8e 	bl	8001b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff29 	bl	8001a70 <__NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c34:	f7ff ff40 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8001c38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	68b9      	ldr	r1, [r7, #8]
 8001c3e:	6978      	ldr	r0, [r7, #20]
 8001c40:	f7ff ff90 	bl	8001b64 <NVIC_EncodePriority>
 8001c44:	4602      	mov	r2, r0
 8001c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff5f 	bl	8001b10 <__NVIC_SetPriority>
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff ff33 	bl	8001ad4 <__NVIC_EnableIRQ>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff ffa4 	bl	8001bcc <SysTick_Config>
 8001c84:	4603      	mov	r3, r0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001c9e:	e15a      	b.n	8001f56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	4013      	ands	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 814c 	beq.w	8001f50 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 0303 	and.w	r3, r3, #3
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d005      	beq.n	8001cd0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d130      	bne.n	8001d32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d06:	2201      	movs	r2, #1
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	091b      	lsrs	r3, r3, #4
 8001d1c:	f003 0201 	and.w	r2, r3, #1
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b03      	cmp	r3, #3
 8001d3c:	d017      	beq.n	8001d6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	2203      	movs	r2, #3
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d123      	bne.n	8001dc2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	08da      	lsrs	r2, r3, #3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3208      	adds	r2, #8
 8001d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	220f      	movs	r2, #15
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	691a      	ldr	r2, [r3, #16]
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	08da      	lsrs	r2, r3, #3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	3208      	adds	r2, #8
 8001dbc:	6939      	ldr	r1, [r7, #16]
 8001dbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	2203      	movs	r2, #3
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 0203 	and.w	r2, r3, #3
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 80a6 	beq.w	8001f50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e04:	4b5b      	ldr	r3, [pc, #364]	; (8001f74 <HAL_GPIO_Init+0x2e4>)
 8001e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e08:	4a5a      	ldr	r2, [pc, #360]	; (8001f74 <HAL_GPIO_Init+0x2e4>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e10:	4b58      	ldr	r3, [pc, #352]	; (8001f74 <HAL_GPIO_Init+0x2e4>)
 8001e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	60bb      	str	r3, [r7, #8]
 8001e1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e1c:	4a56      	ldr	r2, [pc, #344]	; (8001f78 <HAL_GPIO_Init+0x2e8>)
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	089b      	lsrs	r3, r3, #2
 8001e22:	3302      	adds	r3, #2
 8001e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f003 0303 	and.w	r3, r3, #3
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	220f      	movs	r2, #15
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e46:	d01f      	beq.n	8001e88 <HAL_GPIO_Init+0x1f8>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a4c      	ldr	r2, [pc, #304]	; (8001f7c <HAL_GPIO_Init+0x2ec>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d019      	beq.n	8001e84 <HAL_GPIO_Init+0x1f4>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a4b      	ldr	r2, [pc, #300]	; (8001f80 <HAL_GPIO_Init+0x2f0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d013      	beq.n	8001e80 <HAL_GPIO_Init+0x1f0>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a4a      	ldr	r2, [pc, #296]	; (8001f84 <HAL_GPIO_Init+0x2f4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d00d      	beq.n	8001e7c <HAL_GPIO_Init+0x1ec>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a49      	ldr	r2, [pc, #292]	; (8001f88 <HAL_GPIO_Init+0x2f8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d007      	beq.n	8001e78 <HAL_GPIO_Init+0x1e8>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a48      	ldr	r2, [pc, #288]	; (8001f8c <HAL_GPIO_Init+0x2fc>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d101      	bne.n	8001e74 <HAL_GPIO_Init+0x1e4>
 8001e70:	2305      	movs	r3, #5
 8001e72:	e00a      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e74:	2306      	movs	r3, #6
 8001e76:	e008      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e78:	2304      	movs	r3, #4
 8001e7a:	e006      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e004      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e002      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <HAL_GPIO_Init+0x1fa>
 8001e88:	2300      	movs	r3, #0
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	f002 0203 	and.w	r2, r2, #3
 8001e90:	0092      	lsls	r2, r2, #2
 8001e92:	4093      	lsls	r3, r2
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e9a:	4937      	ldr	r1, [pc, #220]	; (8001f78 <HAL_GPIO_Init+0x2e8>)
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3302      	adds	r3, #2
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ea8:	4b39      	ldr	r3, [pc, #228]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ecc:	4a30      	ldr	r2, [pc, #192]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ed2:	4b2f      	ldr	r3, [pc, #188]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ef6:	4a26      	ldr	r2, [pc, #152]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001efc:	4b24      	ldr	r3, [pc, #144]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f20:	4a1b      	ldr	r2, [pc, #108]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f26:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4013      	ands	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f4a:	4a11      	ldr	r2, [pc, #68]	; (8001f90 <HAL_GPIO_Init+0x300>)
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	3301      	adds	r3, #1
 8001f54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f47f ae9d 	bne.w	8001ca0 <HAL_GPIO_Init+0x10>
  }
}
 8001f66:	bf00      	nop
 8001f68:	bf00      	nop
 8001f6a:	371c      	adds	r7, #28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	48000400 	.word	0x48000400
 8001f80:	48000800 	.word	0x48000800
 8001f84:	48000c00 	.word	0x48000c00
 8001f88:	48001000 	.word	0x48001000
 8001f8c:	48001400 	.word	0x48001400
 8001f90:	40010400 	.word	0x40010400

08001f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	887b      	ldrh	r3, [r7, #2]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	e001      	b.n	8001fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fd4:	787b      	ldrb	r3, [r7, #1]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fe0:	e002      	b.n	8001fe8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fe2:	887a      	ldrh	r2, [r7, #2]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e081      	b.n	800210a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d106      	bne.n	8002020 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff fade 	bl	80015dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2224      	movs	r2, #36	; 0x24
 8002024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002044:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002054:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d107      	bne.n	800206e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	e006      	b.n	800207c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800207a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d104      	bne.n	800208e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800208c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6812      	ldr	r2, [r2, #0]
 8002098:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800209c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	691a      	ldr	r2, [r3, #16]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69d9      	ldr	r1, [r3, #28]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1a      	ldr	r2, [r3, #32]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0201 	orr.w	r2, r2, #1
 80020ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2220      	movs	r2, #32
 80020f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af02      	add	r7, sp, #8
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	461a      	mov	r2, r3
 8002120:	460b      	mov	r3, r1
 8002122:	817b      	strh	r3, [r7, #10]
 8002124:	4613      	mov	r3, r2
 8002126:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b20      	cmp	r3, #32
 8002132:	f040 80da 	bne.w	80022ea <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_I2C_Master_Transmit+0x30>
 8002140:	2302      	movs	r3, #2
 8002142:	e0d3      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800214c:	f7ff fc62 	bl	8001a14 <HAL_GetTick>
 8002150:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2319      	movs	r3, #25
 8002158:	2201      	movs	r2, #1
 800215a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f000 f8f0 	bl	8002344 <I2C_WaitOnFlagUntilTimeout>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e0be      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2221      	movs	r2, #33	; 0x21
 8002172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2210      	movs	r2, #16
 800217a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	893a      	ldrh	r2, [r7, #8]
 800218e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800219a:	b29b      	uxth	r3, r3
 800219c:	2bff      	cmp	r3, #255	; 0xff
 800219e:	d90e      	bls.n	80021be <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	22ff      	movs	r2, #255	; 0xff
 80021a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	8979      	ldrh	r1, [r7, #10]
 80021ae:	4b51      	ldr	r3, [pc, #324]	; (80022f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 fa6c 	bl	8002694 <I2C_TransferConfig>
 80021bc:	e06c      	b.n	8002298 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	8979      	ldrh	r1, [r7, #10]
 80021d0:	4b48      	ldr	r3, [pc, #288]	; (80022f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 fa5b 	bl	8002694 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80021de:	e05b      	b.n	8002298 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	6a39      	ldr	r1, [r7, #32]
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 f8ed 	bl	80023c4 <I2C_WaitOnTXISFlagUntilTimeout>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e07b      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f8:	781a      	ldrb	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800220e:	b29b      	uxth	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	b29a      	uxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221c:	3b01      	subs	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d034      	beq.n	8002298 <HAL_I2C_Master_Transmit+0x184>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002232:	2b00      	cmp	r3, #0
 8002234:	d130      	bne.n	8002298 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	2200      	movs	r2, #0
 800223e:	2180      	movs	r1, #128	; 0x80
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f000 f87f 	bl	8002344 <I2C_WaitOnFlagUntilTimeout>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e04d      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002254:	b29b      	uxth	r3, r3
 8002256:	2bff      	cmp	r3, #255	; 0xff
 8002258:	d90e      	bls.n	8002278 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	22ff      	movs	r2, #255	; 0xff
 800225e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002264:	b2da      	uxtb	r2, r3
 8002266:	8979      	ldrh	r1, [r7, #10]
 8002268:	2300      	movs	r3, #0
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f000 fa0f 	bl	8002694 <I2C_TransferConfig>
 8002276:	e00f      	b.n	8002298 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800227c:	b29a      	uxth	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002286:	b2da      	uxtb	r2, r3
 8002288:	8979      	ldrh	r1, [r7, #10]
 800228a:	2300      	movs	r3, #0
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 f9fe 	bl	8002694 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d19e      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	6a39      	ldr	r1, [r7, #32]
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f8cc 	bl	8002444 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e01a      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2220      	movs	r2, #32
 80022bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_I2C_Master_Transmit+0x1e4>)
 80022ca:	400b      	ands	r3, r1
 80022cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2220      	movs	r2, #32
 80022d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	e000      	b.n	80022ec <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80022ea:	2302      	movs	r3, #2
  }
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	80002000 	.word	0x80002000
 80022f8:	fe00e800 	.word	0xfe00e800

080022fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b02      	cmp	r3, #2
 8002310:	d103      	bne.n	800231a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b01      	cmp	r3, #1
 8002326:	d007      	beq.n	8002338 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 0201 	orr.w	r2, r2, #1
 8002336:	619a      	str	r2, [r3, #24]
  }
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002354:	e022      	b.n	800239c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235c:	d01e      	beq.n	800239c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800235e:	f7ff fb59 	bl	8001a14 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d302      	bcc.n	8002374 <I2C_WaitOnFlagUntilTimeout+0x30>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d113      	bne.n	800239c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002378:	f043 0220 	orr.w	r2, r3, #32
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2220      	movs	r2, #32
 8002384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e00f      	b.n	80023bc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	4013      	ands	r3, r2
 80023a6:	68ba      	ldr	r2, [r7, #8]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	bf0c      	ite	eq
 80023ac:	2301      	moveq	r3, #1
 80023ae:	2300      	movne	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	461a      	mov	r2, r3
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d0cd      	beq.n	8002356 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023d0:	e02c      	b.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	68b9      	ldr	r1, [r7, #8]
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 f870 	bl	80024bc <I2C_IsErrorOccurred>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e02a      	b.n	800243c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ec:	d01e      	beq.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ee:	f7ff fb11 	bl	8001a14 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d302      	bcc.n	8002404 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d113      	bne.n	800242c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	f043 0220 	orr.w	r2, r3, #32
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2220      	movs	r2, #32
 8002414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e007      	b.n	800243c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b02      	cmp	r3, #2
 8002438:	d1cb      	bne.n	80023d2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002450:	e028      	b.n	80024a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f830 	bl	80024bc <I2C_IsErrorOccurred>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e026      	b.n	80024b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002466:	f7ff fad5 	bl	8001a14 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	429a      	cmp	r2, r3
 8002474:	d302      	bcc.n	800247c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d113      	bne.n	80024a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f043 0220 	orr.w	r2, r3, #32
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2220      	movs	r2, #32
 800248c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e007      	b.n	80024b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	f003 0320 	and.w	r3, r3, #32
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	d1cf      	bne.n	8002452 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b08a      	sub	sp, #40	; 0x28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d075      	beq.n	80025d4 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2210      	movs	r2, #16
 80024ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024f0:	e056      	b.n	80025a0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d052      	beq.n	80025a0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024fa:	f7ff fa8b 	bl	8001a14 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	429a      	cmp	r2, r3
 8002508:	d302      	bcc.n	8002510 <I2C_IsErrorOccurred+0x54>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d147      	bne.n	80025a0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800251a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002522:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800252e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002532:	d12e      	bne.n	8002592 <I2C_IsErrorOccurred+0xd6>
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800253a:	d02a      	beq.n	8002592 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800253c:	7cfb      	ldrb	r3, [r7, #19]
 800253e:	2b20      	cmp	r3, #32
 8002540:	d027      	beq.n	8002592 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002550:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002552:	f7ff fa5f 	bl	8001a14 <HAL_GetTick>
 8002556:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002558:	e01b      	b.n	8002592 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800255a:	f7ff fa5b 	bl	8001a14 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b19      	cmp	r3, #25
 8002566:	d914      	bls.n	8002592 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256c:	f043 0220 	orr.w	r2, r3, #32
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	f003 0320 	and.w	r3, r3, #32
 800259c:	2b20      	cmp	r3, #32
 800259e:	d1dc      	bne.n	800255a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b20      	cmp	r3, #32
 80025ac:	d003      	beq.n	80025b6 <I2C_IsErrorOccurred+0xfa>
 80025ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d09d      	beq.n	80024f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d103      	bne.n	80025c6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2220      	movs	r2, #32
 80025c4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00b      	beq.n	80025fe <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80025e6:	6a3b      	ldr	r3, [r7, #32]
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00b      	beq.n	8002620 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002608:	6a3b      	ldr	r3, [r7, #32]
 800260a:	f043 0308 	orr.w	r3, r3, #8
 800260e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002618:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00b      	beq.n	8002642 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800262a:	6a3b      	ldr	r3, [r7, #32]
 800262c:	f043 0302 	orr.w	r3, r3, #2
 8002630:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f44f 7200 	mov.w	r2, #512	; 0x200
 800263a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002642:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002646:	2b00      	cmp	r3, #0
 8002648:	d01c      	beq.n	8002684 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f7ff fe56 	bl	80022fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6859      	ldr	r1, [r3, #4]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4b0d      	ldr	r3, [pc, #52]	; (8002690 <I2C_IsErrorOccurred+0x1d4>)
 800265c:	400b      	ands	r3, r1
 800265e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	431a      	orrs	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2220      	movs	r2, #32
 8002670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002684:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002688:	4618      	mov	r0, r3
 800268a:	3728      	adds	r7, #40	; 0x28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	fe00e800 	.word	0xfe00e800

08002694 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	607b      	str	r3, [r7, #4]
 800269e:	460b      	mov	r3, r1
 80026a0:	817b      	strh	r3, [r7, #10]
 80026a2:	4613      	mov	r3, r2
 80026a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026a6:	897b      	ldrh	r3, [r7, #10]
 80026a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026ac:	7a7b      	ldrb	r3, [r7, #9]
 80026ae:	041b      	lsls	r3, r3, #16
 80026b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026b4:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	4313      	orrs	r3, r2
 80026be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026c2:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	0d5b      	lsrs	r3, r3, #21
 80026ce:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <I2C_TransferConfig+0x60>)
 80026d4:	430b      	orrs	r3, r1
 80026d6:	43db      	mvns	r3, r3
 80026d8:	ea02 0103 	and.w	r1, r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	03ff63ff 	.word	0x03ff63ff

080026f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b20      	cmp	r3, #32
 800270c:	d138      	bne.n	8002780 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002714:	2b01      	cmp	r3, #1
 8002716:	d101      	bne.n	800271c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002718:	2302      	movs	r3, #2
 800271a:	e032      	b.n	8002782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2224      	movs	r2, #36	; 0x24
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800274a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6819      	ldr	r1, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800277c:	2300      	movs	r3, #0
 800277e:	e000      	b.n	8002782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002780:	2302      	movs	r3, #2
  }
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800278e:	b480      	push	{r7}
 8002790:	b085      	sub	sp, #20
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
 8002796:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d139      	bne.n	8002818 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e033      	b.n	800281a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2224      	movs	r2, #36	; 0x24
 80027be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0201 	bic.w	r2, r2, #1
 80027d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2220      	movs	r2, #32
 8002808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002814:	2300      	movs	r3, #0
 8002816:	e000      	b.n	800281a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002818:	2302      	movs	r3, #2
  }
}
 800281a:	4618      	mov	r0, r3
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d141      	bne.n	80028ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002836:	4b4b      	ldr	r3, [pc, #300]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800283e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002842:	d131      	bne.n	80028a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002844:	4b47      	ldr	r3, [pc, #284]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002846:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800284a:	4a46      	ldr	r2, [pc, #280]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002850:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002854:	4b43      	ldr	r3, [pc, #268]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800285c:	4a41      	ldr	r2, [pc, #260]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002862:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002864:	4b40      	ldr	r3, [pc, #256]	; (8002968 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2232      	movs	r2, #50	; 0x32
 800286a:	fb02 f303 	mul.w	r3, r2, r3
 800286e:	4a3f      	ldr	r2, [pc, #252]	; (800296c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002870:	fba2 2303 	umull	r2, r3, r2, r3
 8002874:	0c9b      	lsrs	r3, r3, #18
 8002876:	3301      	adds	r3, #1
 8002878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800287a:	e002      	b.n	8002882 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	3b01      	subs	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002882:	4b38      	ldr	r3, [pc, #224]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800288a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800288e:	d102      	bne.n	8002896 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f2      	bne.n	800287c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002896:	4b33      	ldr	r3, [pc, #204]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a2:	d158      	bne.n	8002956 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e057      	b.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028a8:	4b2e      	ldr	r3, [pc, #184]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028ae:	4a2d      	ldr	r2, [pc, #180]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80028b8:	e04d      	b.n	8002956 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028c0:	d141      	bne.n	8002946 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028c2:	4b28      	ldr	r3, [pc, #160]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028ce:	d131      	bne.n	8002934 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028d0:	4b24      	ldr	r3, [pc, #144]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028d6:	4a23      	ldr	r2, [pc, #140]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028e0:	4b20      	ldr	r3, [pc, #128]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028e8:	4a1e      	ldr	r2, [pc, #120]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028f0:	4b1d      	ldr	r3, [pc, #116]	; (8002968 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2232      	movs	r2, #50	; 0x32
 80028f6:	fb02 f303 	mul.w	r3, r2, r3
 80028fa:	4a1c      	ldr	r2, [pc, #112]	; (800296c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	0c9b      	lsrs	r3, r3, #18
 8002902:	3301      	adds	r3, #1
 8002904:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002906:	e002      	b.n	800290e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	3b01      	subs	r3, #1
 800290c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800290e:	4b15      	ldr	r3, [pc, #84]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800291a:	d102      	bne.n	8002922 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f2      	bne.n	8002908 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002922:	4b10      	ldr	r3, [pc, #64]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800292a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800292e:	d112      	bne.n	8002956 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e011      	b.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002936:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800293a:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002940:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002944:	e007      	b.n	8002956 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002946:	4b07      	ldr	r3, [pc, #28]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800294e:	4a05      	ldr	r2, [pc, #20]	; (8002964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002950:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002954:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40007000 	.word	0x40007000
 8002968:	20000000 	.word	0x20000000
 800296c:	431bde83 	.word	0x431bde83

08002970 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	4a04      	ldr	r2, [pc, #16]	; (800298c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800297a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800297e:	6093      	str	r3, [r2, #8]
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40007000 	.word	0x40007000

08002990 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e306      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d075      	beq.n	8002a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ae:	4b97      	ldr	r3, [pc, #604]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029b8:	4b94      	ldr	r3, [pc, #592]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	2b0c      	cmp	r3, #12
 80029c6:	d102      	bne.n	80029ce <HAL_RCC_OscConfig+0x3e>
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b03      	cmp	r3, #3
 80029cc:	d002      	beq.n	80029d4 <HAL_RCC_OscConfig+0x44>
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d10b      	bne.n	80029ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d4:	4b8d      	ldr	r3, [pc, #564]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d05b      	beq.n	8002a98 <HAL_RCC_OscConfig+0x108>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d157      	bne.n	8002a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e2e1      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f4:	d106      	bne.n	8002a04 <HAL_RCC_OscConfig+0x74>
 80029f6:	4b85      	ldr	r3, [pc, #532]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a84      	ldr	r2, [pc, #528]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 80029fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	e01d      	b.n	8002a40 <HAL_RCC_OscConfig+0xb0>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a0c:	d10c      	bne.n	8002a28 <HAL_RCC_OscConfig+0x98>
 8002a0e:	4b7f      	ldr	r3, [pc, #508]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a7e      	ldr	r2, [pc, #504]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	4b7c      	ldr	r3, [pc, #496]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a7b      	ldr	r2, [pc, #492]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a24:	6013      	str	r3, [r2, #0]
 8002a26:	e00b      	b.n	8002a40 <HAL_RCC_OscConfig+0xb0>
 8002a28:	4b78      	ldr	r3, [pc, #480]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a77      	ldr	r2, [pc, #476]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	4b75      	ldr	r3, [pc, #468]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a74      	ldr	r2, [pc, #464]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d013      	beq.n	8002a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a48:	f7fe ffe4 	bl	8001a14 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a50:	f7fe ffe0 	bl	8001a14 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b64      	cmp	r3, #100	; 0x64
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e2a6      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a62:	4b6a      	ldr	r3, [pc, #424]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d0f0      	beq.n	8002a50 <HAL_RCC_OscConfig+0xc0>
 8002a6e:	e014      	b.n	8002a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7fe ffd0 	bl	8001a14 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a78:	f7fe ffcc 	bl	8001a14 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	; 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e292      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a8a:	4b60      	ldr	r3, [pc, #384]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f0      	bne.n	8002a78 <HAL_RCC_OscConfig+0xe8>
 8002a96:	e000      	b.n	8002a9a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d075      	beq.n	8002b92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aa6:	4b59      	ldr	r3, [pc, #356]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ab0:	4b56      	ldr	r3, [pc, #344]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	2b0c      	cmp	r3, #12
 8002abe:	d102      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x136>
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d002      	beq.n	8002acc <HAL_RCC_OscConfig+0x13c>
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	2b04      	cmp	r3, #4
 8002aca:	d11f      	bne.n	8002b0c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002acc:	4b4f      	ldr	r3, [pc, #316]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x154>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e265      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae4:	4b49      	ldr	r3, [pc, #292]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	061b      	lsls	r3, r3, #24
 8002af2:	4946      	ldr	r1, [pc, #280]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002af8:	4b45      	ldr	r3, [pc, #276]	; (8002c10 <HAL_RCC_OscConfig+0x280>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fe ff3d 	bl	800197c <HAL_InitTick>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d043      	beq.n	8002b90 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e251      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d023      	beq.n	8002b5c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b14:	4b3d      	ldr	r3, [pc, #244]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a3c      	ldr	r2, [pc, #240]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe ff78 	bl	8001a14 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b28:	f7fe ff74 	bl	8001a14 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e23a      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b3a:	4b34      	ldr	r3, [pc, #208]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	061b      	lsls	r3, r3, #24
 8002b54:	492d      	ldr	r1, [pc, #180]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	604b      	str	r3, [r1, #4]
 8002b5a:	e01a      	b.n	8002b92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b5c:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a2a      	ldr	r2, [pc, #168]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7fe ff54 	bl	8001a14 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b70:	f7fe ff50 	bl	8001a14 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e216      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b82:	4b22      	ldr	r3, [pc, #136]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x1e0>
 8002b8e:	e000      	b.n	8002b92 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d041      	beq.n	8002c22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01c      	beq.n	8002be0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ba6:	4b19      	ldr	r3, [pc, #100]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bac:	4a17      	ldr	r2, [pc, #92]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb6:	f7fe ff2d 	bl	8001a14 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bbe:	f7fe ff29 	bl	8001a14 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e1ef      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bd0:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0ef      	beq.n	8002bbe <HAL_RCC_OscConfig+0x22e>
 8002bde:	e020      	b.n	8002c22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be0:	4b0a      	ldr	r3, [pc, #40]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002be6:	4a09      	ldr	r2, [pc, #36]	; (8002c0c <HAL_RCC_OscConfig+0x27c>)
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf0:	f7fe ff10 	bl	8001a14 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf6:	e00d      	b.n	8002c14 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf8:	f7fe ff0c 	bl	8001a14 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d906      	bls.n	8002c14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e1d2      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c14:	4b8c      	ldr	r3, [pc, #560]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1ea      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0304 	and.w	r3, r3, #4
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 80a6 	beq.w	8002d7c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c30:	2300      	movs	r3, #0
 8002c32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c34:	4b84      	ldr	r3, [pc, #528]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_OscConfig+0x2b4>
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <HAL_RCC_OscConfig+0x2b6>
 8002c44:	2300      	movs	r3, #0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00d      	beq.n	8002c66 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c4a:	4b7f      	ldr	r3, [pc, #508]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	4a7e      	ldr	r2, [pc, #504]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c54:	6593      	str	r3, [r2, #88]	; 0x58
 8002c56:	4b7c      	ldr	r3, [pc, #496]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c62:	2301      	movs	r3, #1
 8002c64:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c66:	4b79      	ldr	r3, [pc, #484]	; (8002e4c <HAL_RCC_OscConfig+0x4bc>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d118      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c72:	4b76      	ldr	r3, [pc, #472]	; (8002e4c <HAL_RCC_OscConfig+0x4bc>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a75      	ldr	r2, [pc, #468]	; (8002e4c <HAL_RCC_OscConfig+0x4bc>)
 8002c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7e:	f7fe fec9 	bl	8001a14 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c86:	f7fe fec5 	bl	8001a14 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e18b      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c98:	4b6c      	ldr	r3, [pc, #432]	; (8002e4c <HAL_RCC_OscConfig+0x4bc>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d108      	bne.n	8002cbe <HAL_RCC_OscConfig+0x32e>
 8002cac:	4b66      	ldr	r3, [pc, #408]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb2:	4a65      	ldr	r2, [pc, #404]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cbc:	e024      	b.n	8002d08 <HAL_RCC_OscConfig+0x378>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d110      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x358>
 8002cc6:	4b60      	ldr	r3, [pc, #384]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ccc:	4a5e      	ldr	r2, [pc, #376]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cce:	f043 0304 	orr.w	r3, r3, #4
 8002cd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cd6:	4b5c      	ldr	r3, [pc, #368]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cdc:	4a5a      	ldr	r2, [pc, #360]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cde:	f043 0301 	orr.w	r3, r3, #1
 8002ce2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ce6:	e00f      	b.n	8002d08 <HAL_RCC_OscConfig+0x378>
 8002ce8:	4b57      	ldr	r3, [pc, #348]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cee:	4a56      	ldr	r2, [pc, #344]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cf8:	4b53      	ldr	r3, [pc, #332]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cfe:	4a52      	ldr	r2, [pc, #328]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d00:	f023 0304 	bic.w	r3, r3, #4
 8002d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d016      	beq.n	8002d3e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7fe fe80 	bl	8001a14 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d16:	e00a      	b.n	8002d2e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d18:	f7fe fe7c 	bl	8001a14 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e140      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d2e:	4b46      	ldr	r3, [pc, #280]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0ed      	beq.n	8002d18 <HAL_RCC_OscConfig+0x388>
 8002d3c:	e015      	b.n	8002d6a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d3e:	f7fe fe69 	bl	8001a14 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d44:	e00a      	b.n	8002d5c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d46:	f7fe fe65 	bl	8001a14 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e129      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d5c:	4b3a      	ldr	r3, [pc, #232]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1ed      	bne.n	8002d46 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d6a:	7ffb      	ldrb	r3, [r7, #31]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d105      	bne.n	8002d7c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d70:	4b35      	ldr	r3, [pc, #212]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d74:	4a34      	ldr	r2, [pc, #208]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d7a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0320 	and.w	r3, r3, #32
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d03c      	beq.n	8002e02 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d01c      	beq.n	8002dca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d90:	4b2d      	ldr	r3, [pc, #180]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d96:	4a2c      	ldr	r2, [pc, #176]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da0:	f7fe fe38 	bl	8001a14 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002da8:	f7fe fe34 	bl	8001a14 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e0fa      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dba:	4b23      	ldr	r3, [pc, #140]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002dbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0ef      	beq.n	8002da8 <HAL_RCC_OscConfig+0x418>
 8002dc8:	e01b      	b.n	8002e02 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dca:	4b1f      	ldr	r3, [pc, #124]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002dcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002dd2:	f023 0301 	bic.w	r3, r3, #1
 8002dd6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dda:	f7fe fe1b 	bl	8001a14 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002de2:	f7fe fe17 	bl	8001a14 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e0dd      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002df4:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002df6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1ef      	bne.n	8002de2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 80d1 	beq.w	8002fae <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e0c:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b0c      	cmp	r3, #12
 8002e16:	f000 808b 	beq.w	8002f30 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d15e      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e22:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a08      	ldr	r2, [pc, #32]	; (8002e48 <HAL_RCC_OscConfig+0x4b8>)
 8002e28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fdf1 	bl	8001a14 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e34:	e00c      	b.n	8002e50 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e36:	f7fe fded 	bl	8001a14 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d905      	bls.n	8002e50 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e0b3      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e50:	4b59      	ldr	r3, [pc, #356]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1ec      	bne.n	8002e36 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e5c:	4b56      	ldr	r3, [pc, #344]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	4b56      	ldr	r3, [pc, #344]	; (8002fbc <HAL_RCC_OscConfig+0x62c>)
 8002e62:	4013      	ands	r3, r2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6a11      	ldr	r1, [r2, #32]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e6c:	3a01      	subs	r2, #1
 8002e6e:	0112      	lsls	r2, r2, #4
 8002e70:	4311      	orrs	r1, r2
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e76:	0212      	lsls	r2, r2, #8
 8002e78:	4311      	orrs	r1, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e7e:	0852      	lsrs	r2, r2, #1
 8002e80:	3a01      	subs	r2, #1
 8002e82:	0552      	lsls	r2, r2, #21
 8002e84:	4311      	orrs	r1, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e8a:	0852      	lsrs	r2, r2, #1
 8002e8c:	3a01      	subs	r2, #1
 8002e8e:	0652      	lsls	r2, r2, #25
 8002e90:	4311      	orrs	r1, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e96:	06d2      	lsls	r2, r2, #27
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	4947      	ldr	r1, [pc, #284]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ea0:	4b45      	ldr	r3, [pc, #276]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a44      	ldr	r2, [pc, #272]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ea6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eaa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eac:	4b42      	ldr	r3, [pc, #264]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a41      	ldr	r2, [pc, #260]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eb6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7fe fdac 	bl	8001a14 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7fe fda8 	bl	8001a14 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e06e      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed2:	4b39      	ldr	r3, [pc, #228]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x530>
 8002ede:	e066      	b.n	8002fae <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee0:	4b35      	ldr	r3, [pc, #212]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a34      	ldr	r2, [pc, #208]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ee6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eea:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002eec:	4b32      	ldr	r3, [pc, #200]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a31      	ldr	r2, [pc, #196]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002ef2:	f023 0303 	bic.w	r3, r3, #3
 8002ef6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ef8:	4b2f      	ldr	r3, [pc, #188]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	4a2e      	ldr	r2, [pc, #184]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002efe:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fe fd84 	bl	8001a14 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f10:	f7fe fd80 	bl	8001a14 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e046      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f22:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x580>
 8002f2e:	e03e      	b.n	8002fae <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e039      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	; (8002fb8 <HAL_RCC_OscConfig+0x628>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f003 0203 	and.w	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d12c      	bne.n	8002faa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d123      	bne.n	8002faa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d11b      	bne.n	8002faa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d113      	bne.n	8002faa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	085b      	lsrs	r3, r3, #1
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d109      	bne.n	8002faa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fa0:	085b      	lsrs	r3, r3, #1
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d001      	beq.n	8002fae <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3720      	adds	r7, #32
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	019f800c 	.word	0x019f800c

08002fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e11e      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd8:	4b91      	ldr	r3, [pc, #580]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 030f 	and.w	r3, r3, #15
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d910      	bls.n	8003008 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe6:	4b8e      	ldr	r3, [pc, #568]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 020f 	bic.w	r2, r3, #15
 8002fee:	498c      	ldr	r1, [pc, #560]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff6:	4b8a      	ldr	r3, [pc, #552]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d001      	beq.n	8003008 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e106      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	d073      	beq.n	80030fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b03      	cmp	r3, #3
 800301a:	d129      	bne.n	8003070 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800301c:	4b81      	ldr	r3, [pc, #516]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e0f4      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800302c:	f000 f99e 	bl	800336c <RCC_GetSysClockFreqFromPLLSource>
 8003030:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	4a7c      	ldr	r2, [pc, #496]	; (8003228 <HAL_RCC_ClockConfig+0x268>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d93f      	bls.n	80030ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800303a:	4b7a      	ldr	r3, [pc, #488]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800304e:	2b00      	cmp	r3, #0
 8003050:	d033      	beq.n	80030ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003056:	2b00      	cmp	r3, #0
 8003058:	d12f      	bne.n	80030ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800305a:	4b72      	ldr	r3, [pc, #456]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003062:	4a70      	ldr	r2, [pc, #448]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 8003064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003068:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	e024      	b.n	80030ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d107      	bne.n	8003088 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003078:	4b6a      	ldr	r3, [pc, #424]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d109      	bne.n	8003098 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0c6      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003088:	4b66      	ldr	r3, [pc, #408]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e0be      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003098:	f000 f8ce 	bl	8003238 <HAL_RCC_GetSysClockFreq>
 800309c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4a61      	ldr	r2, [pc, #388]	; (8003228 <HAL_RCC_ClockConfig+0x268>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d909      	bls.n	80030ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80030a6:	4b5f      	ldr	r3, [pc, #380]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030ae:	4a5d      	ldr	r2, [pc, #372]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80030b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80030b6:	2380      	movs	r3, #128	; 0x80
 80030b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030ba:	4b5a      	ldr	r3, [pc, #360]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f023 0203 	bic.w	r2, r3, #3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	4957      	ldr	r1, [pc, #348]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030cc:	f7fe fca2 	bl	8001a14 <HAL_GetTick>
 80030d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d2:	e00a      	b.n	80030ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d4:	f7fe fc9e 	bl	8001a14 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e095      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ea:	4b4e      	ldr	r3, [pc, #312]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 020c 	and.w	r2, r3, #12
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d1eb      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d023      	beq.n	8003150 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003114:	4b43      	ldr	r3, [pc, #268]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	4a42      	ldr	r2, [pc, #264]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800311a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800311e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d007      	beq.n	800313c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800312c:	4b3d      	ldr	r3, [pc, #244]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003134:	4a3b      	ldr	r2, [pc, #236]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 8003136:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800313a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800313c:	4b39      	ldr	r3, [pc, #228]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	4936      	ldr	r1, [pc, #216]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800314a:	4313      	orrs	r3, r2
 800314c:	608b      	str	r3, [r1, #8]
 800314e:	e008      	b.n	8003162 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	2b80      	cmp	r3, #128	; 0x80
 8003154:	d105      	bne.n	8003162 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003156:	4b33      	ldr	r3, [pc, #204]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	4a32      	ldr	r2, [pc, #200]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 800315c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003160:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003162:	4b2f      	ldr	r3, [pc, #188]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	429a      	cmp	r2, r3
 800316e:	d21d      	bcs.n	80031ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003170:	4b2b      	ldr	r3, [pc, #172]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f023 020f 	bic.w	r2, r3, #15
 8003178:	4929      	ldr	r1, [pc, #164]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	4313      	orrs	r3, r2
 800317e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003180:	f7fe fc48 	bl	8001a14 <HAL_GetTick>
 8003184:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003186:	e00a      	b.n	800319e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003188:	f7fe fc44 	bl	8001a14 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f241 3288 	movw	r2, #5000	; 0x1388
 8003196:	4293      	cmp	r3, r2
 8003198:	d901      	bls.n	800319e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e03b      	b.n	8003216 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319e:	4b20      	ldr	r3, [pc, #128]	; (8003220 <HAL_RCC_ClockConfig+0x260>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d1ed      	bne.n	8003188 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b8:	4b1a      	ldr	r3, [pc, #104]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4917      	ldr	r1, [pc, #92]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d009      	beq.n	80031ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031d6:	4b13      	ldr	r3, [pc, #76]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	490f      	ldr	r1, [pc, #60]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031ea:	f000 f825 	bl	8003238 <HAL_RCC_GetSysClockFreq>
 80031ee:	4602      	mov	r2, r0
 80031f0:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <HAL_RCC_ClockConfig+0x264>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	091b      	lsrs	r3, r3, #4
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	490c      	ldr	r1, [pc, #48]	; (800322c <HAL_RCC_ClockConfig+0x26c>)
 80031fc:	5ccb      	ldrb	r3, [r1, r3]
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	fa22 f303 	lsr.w	r3, r2, r3
 8003206:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <HAL_RCC_ClockConfig+0x270>)
 8003208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800320a:	4b0a      	ldr	r3, [pc, #40]	; (8003234 <HAL_RCC_ClockConfig+0x274>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fe fbb4 	bl	800197c <HAL_InitTick>
 8003214:	4603      	mov	r3, r0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40022000 	.word	0x40022000
 8003224:	40021000 	.word	0x40021000
 8003228:	04c4b400 	.word	0x04c4b400
 800322c:	08004eb8 	.word	0x08004eb8
 8003230:	20000000 	.word	0x20000000
 8003234:	20000004 	.word	0x20000004

08003238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003238:	b480      	push	{r7}
 800323a:	b087      	sub	sp, #28
 800323c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800323e:	4b2c      	ldr	r3, [pc, #176]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 030c 	and.w	r3, r3, #12
 8003246:	2b04      	cmp	r3, #4
 8003248:	d102      	bne.n	8003250 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800324a:	4b2a      	ldr	r3, [pc, #168]	; (80032f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	e047      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003250:	4b27      	ldr	r3, [pc, #156]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f003 030c 	and.w	r3, r3, #12
 8003258:	2b08      	cmp	r3, #8
 800325a:	d102      	bne.n	8003262 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800325c:	4b26      	ldr	r3, [pc, #152]	; (80032f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800325e:	613b      	str	r3, [r7, #16]
 8003260:	e03e      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003262:	4b23      	ldr	r3, [pc, #140]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b0c      	cmp	r3, #12
 800326c:	d136      	bne.n	80032dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	3301      	adds	r3, #1
 8003284:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b03      	cmp	r3, #3
 800328a:	d10c      	bne.n	80032a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800328c:	4a1a      	ldr	r2, [pc, #104]	; (80032f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	fbb2 f3f3 	udiv	r3, r2, r3
 8003294:	4a16      	ldr	r2, [pc, #88]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003296:	68d2      	ldr	r2, [r2, #12]
 8003298:	0a12      	lsrs	r2, r2, #8
 800329a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800329e:	fb02 f303 	mul.w	r3, r2, r3
 80032a2:	617b      	str	r3, [r7, #20]
      break;
 80032a4:	e00c      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032a6:	4a13      	ldr	r2, [pc, #76]	; (80032f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ae:	4a10      	ldr	r2, [pc, #64]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032b0:	68d2      	ldr	r2, [r2, #12]
 80032b2:	0a12      	lsrs	r2, r2, #8
 80032b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	617b      	str	r3, [r7, #20]
      break;
 80032be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	0e5b      	lsrs	r3, r3, #25
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	3301      	adds	r3, #1
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	e001      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032e0:	693b      	ldr	r3, [r7, #16]
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	371c      	adds	r7, #28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000
 80032f4:	00f42400 	.word	0x00f42400
 80032f8:	007a1200 	.word	0x007a1200

080032fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003300:	4b03      	ldr	r3, [pc, #12]	; (8003310 <HAL_RCC_GetHCLKFreq+0x14>)
 8003302:	681b      	ldr	r3, [r3, #0]
}
 8003304:	4618      	mov	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	20000000 	.word	0x20000000

08003314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003318:	f7ff fff0 	bl	80032fc <HAL_RCC_GetHCLKFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b06      	ldr	r3, [pc, #24]	; (8003338 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	4904      	ldr	r1, [pc, #16]	; (800333c <HAL_RCC_GetPCLK1Freq+0x28>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003334:	4618      	mov	r0, r3
 8003336:	bd80      	pop	{r7, pc}
 8003338:	40021000 	.word	0x40021000
 800333c:	08004ec8 	.word	0x08004ec8

08003340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003344:	f7ff ffda 	bl	80032fc <HAL_RCC_GetHCLKFreq>
 8003348:	4602      	mov	r2, r0
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <HAL_RCC_GetPCLK2Freq+0x24>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	0adb      	lsrs	r3, r3, #11
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	4904      	ldr	r1, [pc, #16]	; (8003368 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003356:	5ccb      	ldrb	r3, [r1, r3]
 8003358:	f003 031f 	and.w	r3, r3, #31
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003360:	4618      	mov	r0, r3
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40021000 	.word	0x40021000
 8003368:	08004ec8 	.word	0x08004ec8

0800336c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800336c:	b480      	push	{r7}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003372:	4b1e      	ldr	r3, [pc, #120]	; (80033ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800337c:	4b1b      	ldr	r3, [pc, #108]	; (80033ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	3301      	adds	r3, #1
 8003388:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d10c      	bne.n	80033aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003390:	4a17      	ldr	r2, [pc, #92]	; (80033f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	fbb2 f3f3 	udiv	r3, r2, r3
 8003398:	4a14      	ldr	r2, [pc, #80]	; (80033ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800339a:	68d2      	ldr	r2, [r2, #12]
 800339c:	0a12      	lsrs	r2, r2, #8
 800339e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	617b      	str	r3, [r7, #20]
    break;
 80033a8:	e00c      	b.n	80033c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033aa:	4a12      	ldr	r2, [pc, #72]	; (80033f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	4a0e      	ldr	r2, [pc, #56]	; (80033ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033b4:	68d2      	ldr	r2, [r2, #12]
 80033b6:	0a12      	lsrs	r2, r2, #8
 80033b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033bc:	fb02 f303 	mul.w	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
    break;
 80033c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033c4:	4b09      	ldr	r3, [pc, #36]	; (80033ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	0e5b      	lsrs	r3, r3, #25
 80033ca:	f003 0303 	and.w	r3, r3, #3
 80033ce:	3301      	adds	r3, #1
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80033de:	687b      	ldr	r3, [r7, #4]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	371c      	adds	r7, #28
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	40021000 	.word	0x40021000
 80033f0:	007a1200 	.word	0x007a1200
 80033f4:	00f42400 	.word	0x00f42400

080033f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003400:	2300      	movs	r3, #0
 8003402:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003404:	2300      	movs	r3, #0
 8003406:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 8098 	beq.w	8003546 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003416:	2300      	movs	r3, #0
 8003418:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800341a:	4b43      	ldr	r3, [pc, #268]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10d      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003426:	4b40      	ldr	r3, [pc, #256]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342a:	4a3f      	ldr	r2, [pc, #252]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800342c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003430:	6593      	str	r3, [r2, #88]	; 0x58
 8003432:	4b3d      	ldr	r3, [pc, #244]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800343e:	2301      	movs	r3, #1
 8003440:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003442:	4b3a      	ldr	r3, [pc, #232]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a39      	ldr	r2, [pc, #228]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800344c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800344e:	f7fe fae1 	bl	8001a14 <HAL_GetTick>
 8003452:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003454:	e009      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003456:	f7fe fadd 	bl	8001a14 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d902      	bls.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	74fb      	strb	r3, [r7, #19]
        break;
 8003468:	e005      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800346a:	4b30      	ldr	r3, [pc, #192]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0ef      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003476:	7cfb      	ldrb	r3, [r7, #19]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d159      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800347c:	4b2a      	ldr	r3, [pc, #168]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003486:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d01e      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	429a      	cmp	r2, r3
 8003496:	d019      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003498:	4b23      	ldr	r3, [pc, #140]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800349a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034a4:	4b20      	ldr	r3, [pc, #128]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034aa:	4a1f      	ldr	r2, [pc, #124]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034b4:	4b1c      	ldr	r3, [pc, #112]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ba:	4a1b      	ldr	r2, [pc, #108]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034c4:	4a18      	ldr	r2, [pc, #96]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d016      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d6:	f7fe fa9d 	bl	8001a14 <HAL_GetTick>
 80034da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034dc:	e00b      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034de:	f7fe fa99 	bl	8001a14 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d902      	bls.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	74fb      	strb	r3, [r7, #19]
            break;
 80034f4:	e006      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034f6:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ec      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003504:	7cfb      	ldrb	r3, [r7, #19]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10b      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800350a:	4b07      	ldr	r3, [pc, #28]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	4903      	ldr	r1, [pc, #12]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800351a:	4313      	orrs	r3, r2
 800351c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003520:	e008      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003522:	7cfb      	ldrb	r3, [r7, #19]
 8003524:	74bb      	strb	r3, [r7, #18]
 8003526:	e005      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003528:	40021000 	.word	0x40021000
 800352c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003530:	7cfb      	ldrb	r3, [r7, #19]
 8003532:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003534:	7c7b      	ldrb	r3, [r7, #17]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d105      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800353a:	4ba6      	ldr	r3, [pc, #664]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353e:	4aa5      	ldr	r2, [pc, #660]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003544:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00a      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003552:	4ba0      	ldr	r3, [pc, #640]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003558:	f023 0203 	bic.w	r2, r3, #3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	499c      	ldr	r1, [pc, #624]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003562:	4313      	orrs	r3, r2
 8003564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003574:	4b97      	ldr	r3, [pc, #604]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357a:	f023 020c 	bic.w	r2, r3, #12
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	4994      	ldr	r1, [pc, #592]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003596:	4b8f      	ldr	r3, [pc, #572]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	498b      	ldr	r1, [pc, #556]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00a      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035b8:	4b86      	ldr	r3, [pc, #536]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	4983      	ldr	r1, [pc, #524]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0320 	and.w	r3, r3, #32
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00a      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035da:	4b7e      	ldr	r3, [pc, #504]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035e0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	497a      	ldr	r1, [pc, #488]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00a      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035fc:	4b75      	ldr	r3, [pc, #468]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003602:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	4972      	ldr	r1, [pc, #456]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800360c:	4313      	orrs	r3, r2
 800360e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800361e:	4b6d      	ldr	r3, [pc, #436]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003624:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	4969      	ldr	r1, [pc, #420]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362e:	4313      	orrs	r3, r2
 8003630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00a      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003640:	4b64      	ldr	r3, [pc, #400]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003646:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4961      	ldr	r1, [pc, #388]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003662:	4b5c      	ldr	r3, [pc, #368]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003668:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	4958      	ldr	r1, [pc, #352]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003680:	2b00      	cmp	r3, #0
 8003682:	d015      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003684:	4b53      	ldr	r3, [pc, #332]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800368a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003692:	4950      	ldr	r1, [pc, #320]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036a2:	d105      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a4:	4b4b      	ldr	r3, [pc, #300]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4a4a      	ldr	r2, [pc, #296]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d015      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036bc:	4b45      	ldr	r3, [pc, #276]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	4942      	ldr	r1, [pc, #264]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036da:	d105      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036dc:	4b3d      	ldr	r3, [pc, #244]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a3c      	ldr	r2, [pc, #240]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036e6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d015      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036f4:	4b37      	ldr	r3, [pc, #220]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003702:	4934      	ldr	r1, [pc, #208]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003712:	d105      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003714:	4b2f      	ldr	r3, [pc, #188]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	4a2e      	ldr	r2, [pc, #184]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800371e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d015      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800372c:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373a:	4926      	ldr	r1, [pc, #152]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003746:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800374a:	d105      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800374c:	4b21      	ldr	r3, [pc, #132]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	4a20      	ldr	r2, [pc, #128]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003756:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d015      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003764:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003772:	4918      	ldr	r1, [pc, #96]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003782:	d105      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003784:	4b13      	ldr	r3, [pc, #76]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4a12      	ldr	r2, [pc, #72]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800378a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800378e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d015      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800379c:	4b0d      	ldr	r3, [pc, #52]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	490a      	ldr	r1, [pc, #40]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037ba:	d105      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037bc:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80037c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000

080037d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e049      	b.n	800387e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d106      	bne.n	8003804 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7fd ffa6 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3304      	adds	r3, #4
 8003814:	4619      	mov	r1, r3
 8003816:	4610      	mov	r0, r2
 8003818:	f000 fb42 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b01      	cmp	r3, #1
 800389a:	d001      	beq.n	80038a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e04a      	b.n	8003936 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f042 0201 	orr.w	r2, r2, #1
 80038b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a21      	ldr	r2, [pc, #132]	; (8003944 <HAL_TIM_Base_Start_IT+0xbc>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d018      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x6c>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ca:	d013      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x6c>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a1d      	ldr	r2, [pc, #116]	; (8003948 <HAL_TIM_Base_Start_IT+0xc0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d00e      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x6c>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a1c      	ldr	r2, [pc, #112]	; (800394c <HAL_TIM_Base_Start_IT+0xc4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d009      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x6c>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a1a      	ldr	r2, [pc, #104]	; (8003950 <HAL_TIM_Base_Start_IT+0xc8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d004      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x6c>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a19      	ldr	r2, [pc, #100]	; (8003954 <HAL_TIM_Base_Start_IT+0xcc>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d115      	bne.n	8003920 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	4b17      	ldr	r3, [pc, #92]	; (8003958 <HAL_TIM_Base_Start_IT+0xd0>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2b06      	cmp	r3, #6
 8003904:	d015      	beq.n	8003932 <HAL_TIM_Base_Start_IT+0xaa>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800390c:	d011      	beq.n	8003932 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f042 0201 	orr.w	r2, r2, #1
 800391c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800391e:	e008      	b.n	8003932 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0201 	orr.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	e000      	b.n	8003934 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003932:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40000400 	.word	0x40000400
 800394c:	40000800 	.word	0x40000800
 8003950:	40013400 	.word	0x40013400
 8003954:	40014000 	.word	0x40014000
 8003958:	00010007 	.word	0x00010007

0800395c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b02      	cmp	r3, #2
 8003970:	d122      	bne.n	80039b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b02      	cmp	r3, #2
 800397e:	d11b      	bne.n	80039b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0202 	mvn.w	r2, #2
 8003988:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fa60 	bl	8003e64 <HAL_TIM_IC_CaptureCallback>
 80039a4:	e005      	b.n	80039b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fa52 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fa63 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d122      	bne.n	8003a0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d11b      	bne.n	8003a0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f06f 0204 	mvn.w	r2, #4
 80039dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2202      	movs	r2, #2
 80039e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fa36 	bl	8003e64 <HAL_TIM_IC_CaptureCallback>
 80039f8:	e005      	b.n	8003a06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fa28 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fa39 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d122      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d11b      	bne.n	8003a60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0208 	mvn.w	r2, #8
 8003a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2204      	movs	r2, #4
 8003a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	f003 0303 	and.w	r3, r3, #3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fa0c 	bl	8003e64 <HAL_TIM_IC_CaptureCallback>
 8003a4c:	e005      	b.n	8003a5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f9fe 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fa0f 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f003 0310 	and.w	r3, r3, #16
 8003a6a:	2b10      	cmp	r3, #16
 8003a6c:	d122      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	2b10      	cmp	r3, #16
 8003a7a:	d11b      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 0210 	mvn.w	r2, #16
 8003a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2208      	movs	r2, #8
 8003a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f9e2 	bl	8003e64 <HAL_TIM_IC_CaptureCallback>
 8003aa0:	e005      	b.n	8003aae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 f9d4 	bl	8003e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f9e5 	bl	8003e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d10e      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d107      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0201 	mvn.w	r2, #1
 8003ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7fc fe6c 	bl	80007b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aea:	2b80      	cmp	r3, #128	; 0x80
 8003aec:	d10e      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d107      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fb82 	bl	8004210 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b1a:	d10e      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b26:	2b80      	cmp	r3, #128	; 0x80
 8003b28:	d107      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fb75 	bl	8004224 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b44:	2b40      	cmp	r3, #64	; 0x40
 8003b46:	d10e      	bne.n	8003b66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b52:	2b40      	cmp	r3, #64	; 0x40
 8003b54:	d107      	bne.n	8003b66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f993 	bl	8003e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	f003 0320 	and.w	r3, r3, #32
 8003b70:	2b20      	cmp	r3, #32
 8003b72:	d10e      	bne.n	8003b92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f003 0320 	and.w	r3, r3, #32
 8003b7e:	2b20      	cmp	r3, #32
 8003b80:	d107      	bne.n	8003b92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f06f 0220 	mvn.w	r2, #32
 8003b8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fb35 	bl	80041fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ba0:	d10f      	bne.n	8003bc2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bb0:	d107      	bne.n	8003bc2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fb3b 	bl	8004238 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003bd0:	d10f      	bne.n	8003bf2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bdc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003be0:	d107      	bne.n	8003bf2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fb2d 	bl	800424c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c00:	d10f      	bne.n	8003c22 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c10:	d107      	bne.n	8003c22 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 fb1f 	bl	8004260 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c30:	d10f      	bne.n	8003c52 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c40:	d107      	bne.n	8003c52 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 fb11 	bl	8004274 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c52:	bf00      	nop
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_TIM_ConfigClockSource+0x1c>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e0de      	b.n	8003e36 <HAL_TIM_ConfigClockSource+0x1da>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003c96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ca2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a63      	ldr	r2, [pc, #396]	; (8003e40 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	f000 80a9 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003cb8:	4a61      	ldr	r2, [pc, #388]	; (8003e40 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	f200 80ae 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003cc0:	4a60      	ldr	r2, [pc, #384]	; (8003e44 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	f000 80a1 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003cc8:	4a5e      	ldr	r2, [pc, #376]	; (8003e44 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	f200 80a6 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003cd0:	4a5d      	ldr	r2, [pc, #372]	; (8003e48 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	f000 8099 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003cd8:	4a5b      	ldr	r2, [pc, #364]	; (8003e48 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	f200 809e 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003ce0:	4a5a      	ldr	r2, [pc, #360]	; (8003e4c <HAL_TIM_ConfigClockSource+0x1f0>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	f000 8091 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003ce8:	4a58      	ldr	r2, [pc, #352]	; (8003e4c <HAL_TIM_ConfigClockSource+0x1f0>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	f200 8096 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003cf0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003cf4:	f000 8089 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003cf8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003cfc:	f200 808e 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d04:	d03e      	beq.n	8003d84 <HAL_TIM_ConfigClockSource+0x128>
 8003d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0a:	f200 8087 	bhi.w	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d12:	f000 8086 	beq.w	8003e22 <HAL_TIM_ConfigClockSource+0x1c6>
 8003d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d1a:	d87f      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d1c:	2b70      	cmp	r3, #112	; 0x70
 8003d1e:	d01a      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0xfa>
 8003d20:	2b70      	cmp	r3, #112	; 0x70
 8003d22:	d87b      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d24:	2b60      	cmp	r3, #96	; 0x60
 8003d26:	d050      	beq.n	8003dca <HAL_TIM_ConfigClockSource+0x16e>
 8003d28:	2b60      	cmp	r3, #96	; 0x60
 8003d2a:	d877      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d2c:	2b50      	cmp	r3, #80	; 0x50
 8003d2e:	d03c      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x14e>
 8003d30:	2b50      	cmp	r3, #80	; 0x50
 8003d32:	d873      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d34:	2b40      	cmp	r3, #64	; 0x40
 8003d36:	d058      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x18e>
 8003d38:	2b40      	cmp	r3, #64	; 0x40
 8003d3a:	d86f      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d3c:	2b30      	cmp	r3, #48	; 0x30
 8003d3e:	d064      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003d40:	2b30      	cmp	r3, #48	; 0x30
 8003d42:	d86b      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d060      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003d48:	2b20      	cmp	r3, #32
 8003d4a:	d867      	bhi.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d05c      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003d50:	2b10      	cmp	r3, #16
 8003d52:	d05a      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x1ae>
 8003d54:	e062      	b.n	8003e1c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6899      	ldr	r1, [r3, #8]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f000 f9a7 	bl	80040b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68ba      	ldr	r2, [r7, #8]
 8003d80:	609a      	str	r2, [r3, #8]
      break;
 8003d82:	e04f      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6818      	ldr	r0, [r3, #0]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	6899      	ldr	r1, [r3, #8]
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f000 f990 	bl	80040b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689a      	ldr	r2, [r3, #8]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003da6:	609a      	str	r2, [r3, #8]
      break;
 8003da8:	e03c      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6818      	ldr	r0, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	6859      	ldr	r1, [r3, #4]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f000 f902 	bl	8003fc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2150      	movs	r1, #80	; 0x50
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f95b 	bl	800407e <TIM_ITRx_SetConfig>
      break;
 8003dc8:	e02c      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6859      	ldr	r1, [r3, #4]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f000 f921 	bl	800401e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2160      	movs	r1, #96	; 0x60
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 f94b 	bl	800407e <TIM_ITRx_SetConfig>
      break;
 8003de8:	e01c      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	6859      	ldr	r1, [r3, #4]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f000 f8e2 	bl	8003fc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2140      	movs	r1, #64	; 0x40
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f93b 	bl	800407e <TIM_ITRx_SetConfig>
      break;
 8003e08:	e00c      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4619      	mov	r1, r3
 8003e14:	4610      	mov	r0, r2
 8003e16:	f000 f932 	bl	800407e <TIM_ITRx_SetConfig>
      break;
 8003e1a:	e003      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e20:	e000      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8003e22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	00100070 	.word	0x00100070
 8003e44:	00100040 	.word	0x00100040
 8003e48:	00100030 	.word	0x00100030
 8003e4c:	00100020 	.word	0x00100020

08003e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a3c      	ldr	r2, [pc, #240]	; (8003fa4 <TIM_Base_SetConfig+0x104>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00f      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebe:	d00b      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a39      	ldr	r2, [pc, #228]	; (8003fa8 <TIM_Base_SetConfig+0x108>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d007      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a38      	ldr	r2, [pc, #224]	; (8003fac <TIM_Base_SetConfig+0x10c>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d003      	beq.n	8003ed8 <TIM_Base_SetConfig+0x38>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a37      	ldr	r2, [pc, #220]	; (8003fb0 <TIM_Base_SetConfig+0x110>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d108      	bne.n	8003eea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2d      	ldr	r2, [pc, #180]	; (8003fa4 <TIM_Base_SetConfig+0x104>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01b      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef8:	d017      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a2a      	ldr	r2, [pc, #168]	; (8003fa8 <TIM_Base_SetConfig+0x108>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a29      	ldr	r2, [pc, #164]	; (8003fac <TIM_Base_SetConfig+0x10c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00f      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a28      	ldr	r2, [pc, #160]	; (8003fb0 <TIM_Base_SetConfig+0x110>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00b      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a27      	ldr	r2, [pc, #156]	; (8003fb4 <TIM_Base_SetConfig+0x114>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a26      	ldr	r2, [pc, #152]	; (8003fb8 <TIM_Base_SetConfig+0x118>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_Base_SetConfig+0x8a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a25      	ldr	r2, [pc, #148]	; (8003fbc <TIM_Base_SetConfig+0x11c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d108      	bne.n	8003f3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a10      	ldr	r2, [pc, #64]	; (8003fa4 <TIM_Base_SetConfig+0x104>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00f      	beq.n	8003f88 <TIM_Base_SetConfig+0xe8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <TIM_Base_SetConfig+0x110>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00b      	beq.n	8003f88 <TIM_Base_SetConfig+0xe8>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a10      	ldr	r2, [pc, #64]	; (8003fb4 <TIM_Base_SetConfig+0x114>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d007      	beq.n	8003f88 <TIM_Base_SetConfig+0xe8>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a0f      	ldr	r2, [pc, #60]	; (8003fb8 <TIM_Base_SetConfig+0x118>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d003      	beq.n	8003f88 <TIM_Base_SetConfig+0xe8>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a0e      	ldr	r2, [pc, #56]	; (8003fbc <TIM_Base_SetConfig+0x11c>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d103      	bne.n	8003f90 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	691a      	ldr	r2, [r3, #16]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	615a      	str	r2, [r3, #20]
}
 8003f96:	bf00      	nop
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40012c00 	.word	0x40012c00
 8003fa8:	40000400 	.word	0x40000400
 8003fac:	40000800 	.word	0x40000800
 8003fb0:	40013400 	.word	0x40013400
 8003fb4:	40014000 	.word	0x40014000
 8003fb8:	40014400 	.word	0x40014400
 8003fbc:	40014800 	.word	0x40014800

08003fc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	f023 0201 	bic.w	r2, r3, #1
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	699b      	ldr	r3, [r3, #24]
 8003fe2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f023 030a 	bic.w	r3, r3, #10
 8003ffc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4313      	orrs	r3, r2
 8004004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	621a      	str	r2, [r3, #32]
}
 8004012:	bf00      	nop
 8004014:	371c      	adds	r7, #28
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800401e:	b480      	push	{r7}
 8004020:	b087      	sub	sp, #28
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	f023 0210 	bic.w	r2, r3, #16
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004048:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	031b      	lsls	r3, r3, #12
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4313      	orrs	r3, r2
 8004052:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800405a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	621a      	str	r2, [r3, #32]
}
 8004072:	bf00      	nop
 8004074:	371c      	adds	r7, #28
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr

0800407e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800407e:	b480      	push	{r7}
 8004080:	b085      	sub	sp, #20
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004098:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4313      	orrs	r3, r2
 80040a0:	f043 0307 	orr.w	r3, r3, #7
 80040a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	609a      	str	r2, [r3, #8]
}
 80040ac:	bf00      	nop
 80040ae:	3714      	adds	r7, #20
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	021a      	lsls	r2, r3, #8
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	431a      	orrs	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	4313      	orrs	r3, r2
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	609a      	str	r2, [r3, #8]
}
 80040ec:	bf00      	nop
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800410c:	2302      	movs	r3, #2
 800410e:	e065      	b.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2c      	ldr	r2, [pc, #176]	; (80041e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2b      	ldr	r2, [pc, #172]	; (80041ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d108      	bne.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800414a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	4313      	orrs	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800415c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004160:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1b      	ldr	r2, [pc, #108]	; (80041e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d018      	beq.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004186:	d013      	beq.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a18      	ldr	r2, [pc, #96]	; (80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d00e      	beq.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a17      	ldr	r2, [pc, #92]	; (80041f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d009      	beq.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a12      	ldr	r2, [pc, #72]	; (80041ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d004      	beq.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a13      	ldr	r2, [pc, #76]	; (80041f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d10c      	bne.n	80041ca <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	68ba      	ldr	r2, [r7, #8]
 80041be:	4313      	orrs	r3, r2
 80041c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3714      	adds	r7, #20
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	40012c00 	.word	0x40012c00
 80041ec:	40013400 	.word	0x40013400
 80041f0:	40000400 	.word	0x40000400
 80041f4:	40000800 	.word	0x40000800
 80041f8:	40014000 	.word	0x40014000

080041fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e042      	b.n	8004320 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7fd fa73 	bl	8001798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2224      	movs	r2, #36	; 0x24
 80042b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0201 	bic.w	r2, r2, #1
 80042c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f82c 	bl	8004328 <UART_SetConfig>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e022      	b.n	8004320 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d002      	beq.n	80042e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 faec 	bl	80048c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 fb73 	bl	8004a04 <UART_CheckIdleState>
 800431e:	4603      	mov	r3, r0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800432c:	b08c      	sub	sp, #48	; 0x30
 800432e:	af00      	add	r7, sp, #0
 8004330:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	431a      	orrs	r2, r3
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	431a      	orrs	r2, r3
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	4313      	orrs	r3, r2
 800434e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	4bab      	ldr	r3, [pc, #684]	; (8004604 <UART_SetConfig+0x2dc>)
 8004358:	4013      	ands	r3, r2
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	6812      	ldr	r2, [r2, #0]
 800435e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004360:	430b      	orrs	r3, r1
 8004362:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	430a      	orrs	r2, r1
 8004378:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4aa0      	ldr	r2, [pc, #640]	; (8004608 <UART_SetConfig+0x2e0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d004      	beq.n	8004394 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004390:	4313      	orrs	r3, r2
 8004392:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800439e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	6812      	ldr	r2, [r2, #0]
 80043a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043a8:	430b      	orrs	r3, r1
 80043aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b2:	f023 010f 	bic.w	r1, r3, #15
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a91      	ldr	r2, [pc, #580]	; (800460c <UART_SetConfig+0x2e4>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d125      	bne.n	8004418 <UART_SetConfig+0xf0>
 80043cc:	4b90      	ldr	r3, [pc, #576]	; (8004610 <UART_SetConfig+0x2e8>)
 80043ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	2b03      	cmp	r3, #3
 80043d8:	d81a      	bhi.n	8004410 <UART_SetConfig+0xe8>
 80043da:	a201      	add	r2, pc, #4	; (adr r2, 80043e0 <UART_SetConfig+0xb8>)
 80043dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e0:	080043f1 	.word	0x080043f1
 80043e4:	08004401 	.word	0x08004401
 80043e8:	080043f9 	.word	0x080043f9
 80043ec:	08004409 	.word	0x08004409
 80043f0:	2301      	movs	r3, #1
 80043f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043f6:	e0d6      	b.n	80045a6 <UART_SetConfig+0x27e>
 80043f8:	2302      	movs	r3, #2
 80043fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043fe:	e0d2      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004400:	2304      	movs	r3, #4
 8004402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004406:	e0ce      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004408:	2308      	movs	r3, #8
 800440a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800440e:	e0ca      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004410:	2310      	movs	r3, #16
 8004412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004416:	e0c6      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a7d      	ldr	r2, [pc, #500]	; (8004614 <UART_SetConfig+0x2ec>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d138      	bne.n	8004494 <UART_SetConfig+0x16c>
 8004422:	4b7b      	ldr	r3, [pc, #492]	; (8004610 <UART_SetConfig+0x2e8>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004428:	f003 030c 	and.w	r3, r3, #12
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d82d      	bhi.n	800448c <UART_SetConfig+0x164>
 8004430:	a201      	add	r2, pc, #4	; (adr r2, 8004438 <UART_SetConfig+0x110>)
 8004432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004436:	bf00      	nop
 8004438:	0800446d 	.word	0x0800446d
 800443c:	0800448d 	.word	0x0800448d
 8004440:	0800448d 	.word	0x0800448d
 8004444:	0800448d 	.word	0x0800448d
 8004448:	0800447d 	.word	0x0800447d
 800444c:	0800448d 	.word	0x0800448d
 8004450:	0800448d 	.word	0x0800448d
 8004454:	0800448d 	.word	0x0800448d
 8004458:	08004475 	.word	0x08004475
 800445c:	0800448d 	.word	0x0800448d
 8004460:	0800448d 	.word	0x0800448d
 8004464:	0800448d 	.word	0x0800448d
 8004468:	08004485 	.word	0x08004485
 800446c:	2300      	movs	r3, #0
 800446e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004472:	e098      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004474:	2302      	movs	r3, #2
 8004476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800447a:	e094      	b.n	80045a6 <UART_SetConfig+0x27e>
 800447c:	2304      	movs	r3, #4
 800447e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004482:	e090      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004484:	2308      	movs	r3, #8
 8004486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800448a:	e08c      	b.n	80045a6 <UART_SetConfig+0x27e>
 800448c:	2310      	movs	r3, #16
 800448e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004492:	e088      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a5f      	ldr	r2, [pc, #380]	; (8004618 <UART_SetConfig+0x2f0>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d125      	bne.n	80044ea <UART_SetConfig+0x1c2>
 800449e:	4b5c      	ldr	r3, [pc, #368]	; (8004610 <UART_SetConfig+0x2e8>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044a8:	2b30      	cmp	r3, #48	; 0x30
 80044aa:	d016      	beq.n	80044da <UART_SetConfig+0x1b2>
 80044ac:	2b30      	cmp	r3, #48	; 0x30
 80044ae:	d818      	bhi.n	80044e2 <UART_SetConfig+0x1ba>
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d00a      	beq.n	80044ca <UART_SetConfig+0x1a2>
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d814      	bhi.n	80044e2 <UART_SetConfig+0x1ba>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <UART_SetConfig+0x19a>
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d008      	beq.n	80044d2 <UART_SetConfig+0x1aa>
 80044c0:	e00f      	b.n	80044e2 <UART_SetConfig+0x1ba>
 80044c2:	2300      	movs	r3, #0
 80044c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044c8:	e06d      	b.n	80045a6 <UART_SetConfig+0x27e>
 80044ca:	2302      	movs	r3, #2
 80044cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044d0:	e069      	b.n	80045a6 <UART_SetConfig+0x27e>
 80044d2:	2304      	movs	r3, #4
 80044d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044d8:	e065      	b.n	80045a6 <UART_SetConfig+0x27e>
 80044da:	2308      	movs	r3, #8
 80044dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044e0:	e061      	b.n	80045a6 <UART_SetConfig+0x27e>
 80044e2:	2310      	movs	r3, #16
 80044e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044e8:	e05d      	b.n	80045a6 <UART_SetConfig+0x27e>
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a4b      	ldr	r2, [pc, #300]	; (800461c <UART_SetConfig+0x2f4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d125      	bne.n	8004540 <UART_SetConfig+0x218>
 80044f4:	4b46      	ldr	r3, [pc, #280]	; (8004610 <UART_SetConfig+0x2e8>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80044fe:	2bc0      	cmp	r3, #192	; 0xc0
 8004500:	d016      	beq.n	8004530 <UART_SetConfig+0x208>
 8004502:	2bc0      	cmp	r3, #192	; 0xc0
 8004504:	d818      	bhi.n	8004538 <UART_SetConfig+0x210>
 8004506:	2b80      	cmp	r3, #128	; 0x80
 8004508:	d00a      	beq.n	8004520 <UART_SetConfig+0x1f8>
 800450a:	2b80      	cmp	r3, #128	; 0x80
 800450c:	d814      	bhi.n	8004538 <UART_SetConfig+0x210>
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <UART_SetConfig+0x1f0>
 8004512:	2b40      	cmp	r3, #64	; 0x40
 8004514:	d008      	beq.n	8004528 <UART_SetConfig+0x200>
 8004516:	e00f      	b.n	8004538 <UART_SetConfig+0x210>
 8004518:	2300      	movs	r3, #0
 800451a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800451e:	e042      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004520:	2302      	movs	r3, #2
 8004522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004526:	e03e      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004528:	2304      	movs	r3, #4
 800452a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800452e:	e03a      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004530:	2308      	movs	r3, #8
 8004532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004536:	e036      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004538:	2310      	movs	r3, #16
 800453a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800453e:	e032      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a30      	ldr	r2, [pc, #192]	; (8004608 <UART_SetConfig+0x2e0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d12a      	bne.n	80045a0 <UART_SetConfig+0x278>
 800454a:	4b31      	ldr	r3, [pc, #196]	; (8004610 <UART_SetConfig+0x2e8>)
 800454c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004550:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004554:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004558:	d01a      	beq.n	8004590 <UART_SetConfig+0x268>
 800455a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800455e:	d81b      	bhi.n	8004598 <UART_SetConfig+0x270>
 8004560:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004564:	d00c      	beq.n	8004580 <UART_SetConfig+0x258>
 8004566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800456a:	d815      	bhi.n	8004598 <UART_SetConfig+0x270>
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <UART_SetConfig+0x250>
 8004570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004574:	d008      	beq.n	8004588 <UART_SetConfig+0x260>
 8004576:	e00f      	b.n	8004598 <UART_SetConfig+0x270>
 8004578:	2300      	movs	r3, #0
 800457a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800457e:	e012      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004580:	2302      	movs	r3, #2
 8004582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004586:	e00e      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004588:	2304      	movs	r3, #4
 800458a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800458e:	e00a      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004590:	2308      	movs	r3, #8
 8004592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004596:	e006      	b.n	80045a6 <UART_SetConfig+0x27e>
 8004598:	2310      	movs	r3, #16
 800459a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800459e:	e002      	b.n	80045a6 <UART_SetConfig+0x27e>
 80045a0:	2310      	movs	r3, #16
 80045a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a17      	ldr	r2, [pc, #92]	; (8004608 <UART_SetConfig+0x2e0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	f040 80a8 	bne.w	8004702 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d834      	bhi.n	8004624 <UART_SetConfig+0x2fc>
 80045ba:	a201      	add	r2, pc, #4	; (adr r2, 80045c0 <UART_SetConfig+0x298>)
 80045bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c0:	080045e5 	.word	0x080045e5
 80045c4:	08004625 	.word	0x08004625
 80045c8:	080045ed 	.word	0x080045ed
 80045cc:	08004625 	.word	0x08004625
 80045d0:	080045f3 	.word	0x080045f3
 80045d4:	08004625 	.word	0x08004625
 80045d8:	08004625 	.word	0x08004625
 80045dc:	08004625 	.word	0x08004625
 80045e0:	080045fb 	.word	0x080045fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045e4:	f7fe fe96 	bl	8003314 <HAL_RCC_GetPCLK1Freq>
 80045e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045ea:	e021      	b.n	8004630 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045ec:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <UART_SetConfig+0x2f8>)
 80045ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80045f0:	e01e      	b.n	8004630 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045f2:	f7fe fe21 	bl	8003238 <HAL_RCC_GetSysClockFreq>
 80045f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045f8:	e01a      	b.n	8004630 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004600:	e016      	b.n	8004630 <UART_SetConfig+0x308>
 8004602:	bf00      	nop
 8004604:	cfff69f3 	.word	0xcfff69f3
 8004608:	40008000 	.word	0x40008000
 800460c:	40013800 	.word	0x40013800
 8004610:	40021000 	.word	0x40021000
 8004614:	40004400 	.word	0x40004400
 8004618:	40004800 	.word	0x40004800
 800461c:	40004c00 	.word	0x40004c00
 8004620:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800462e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 812a 	beq.w	800488c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463c:	4a9e      	ldr	r2, [pc, #632]	; (80048b8 <UART_SetConfig+0x590>)
 800463e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004642:	461a      	mov	r2, r3
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	fbb3 f3f2 	udiv	r3, r3, r2
 800464a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	4413      	add	r3, r2
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	429a      	cmp	r2, r3
 800465a:	d305      	bcc.n	8004668 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	429a      	cmp	r2, r3
 8004666:	d903      	bls.n	8004670 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800466e:	e10d      	b.n	800488c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004672:	2200      	movs	r2, #0
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	60fa      	str	r2, [r7, #12]
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467c:	4a8e      	ldr	r2, [pc, #568]	; (80048b8 <UART_SetConfig+0x590>)
 800467e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004682:	b29b      	uxth	r3, r3
 8004684:	2200      	movs	r2, #0
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	607a      	str	r2, [r7, #4]
 800468a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800468e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004692:	f7fb fdc1 	bl	8000218 <__aeabi_uldivmod>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4610      	mov	r0, r2
 800469c:	4619      	mov	r1, r3
 800469e:	f04f 0200 	mov.w	r2, #0
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	020b      	lsls	r3, r1, #8
 80046a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80046ac:	0202      	lsls	r2, r0, #8
 80046ae:	6979      	ldr	r1, [r7, #20]
 80046b0:	6849      	ldr	r1, [r1, #4]
 80046b2:	0849      	lsrs	r1, r1, #1
 80046b4:	2000      	movs	r0, #0
 80046b6:	460c      	mov	r4, r1
 80046b8:	4605      	mov	r5, r0
 80046ba:	eb12 0804 	adds.w	r8, r2, r4
 80046be:	eb43 0905 	adc.w	r9, r3, r5
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	469a      	mov	sl, r3
 80046ca:	4693      	mov	fp, r2
 80046cc:	4652      	mov	r2, sl
 80046ce:	465b      	mov	r3, fp
 80046d0:	4640      	mov	r0, r8
 80046d2:	4649      	mov	r1, r9
 80046d4:	f7fb fda0 	bl	8000218 <__aeabi_uldivmod>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4613      	mov	r3, r2
 80046de:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046e6:	d308      	bcc.n	80046fa <UART_SetConfig+0x3d2>
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046ee:	d204      	bcs.n	80046fa <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6a3a      	ldr	r2, [r7, #32]
 80046f6:	60da      	str	r2, [r3, #12]
 80046f8:	e0c8      	b.n	800488c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004700:	e0c4      	b.n	800488c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800470a:	d167      	bne.n	80047dc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800470c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004710:	2b08      	cmp	r3, #8
 8004712:	d828      	bhi.n	8004766 <UART_SetConfig+0x43e>
 8004714:	a201      	add	r2, pc, #4	; (adr r2, 800471c <UART_SetConfig+0x3f4>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	08004741 	.word	0x08004741
 8004720:	08004749 	.word	0x08004749
 8004724:	08004751 	.word	0x08004751
 8004728:	08004767 	.word	0x08004767
 800472c:	08004757 	.word	0x08004757
 8004730:	08004767 	.word	0x08004767
 8004734:	08004767 	.word	0x08004767
 8004738:	08004767 	.word	0x08004767
 800473c:	0800475f 	.word	0x0800475f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004740:	f7fe fde8 	bl	8003314 <HAL_RCC_GetPCLK1Freq>
 8004744:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004746:	e014      	b.n	8004772 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004748:	f7fe fdfa 	bl	8003340 <HAL_RCC_GetPCLK2Freq>
 800474c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800474e:	e010      	b.n	8004772 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004750:	4b5a      	ldr	r3, [pc, #360]	; (80048bc <UART_SetConfig+0x594>)
 8004752:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004754:	e00d      	b.n	8004772 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004756:	f7fe fd6f 	bl	8003238 <HAL_RCC_GetSysClockFreq>
 800475a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800475c:	e009      	b.n	8004772 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800475e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004762:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004764:	e005      	b.n	8004772 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004770:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 8089 	beq.w	800488c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477e:	4a4e      	ldr	r2, [pc, #312]	; (80048b8 <UART_SetConfig+0x590>)
 8004780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004784:	461a      	mov	r2, r3
 8004786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004788:	fbb3 f3f2 	udiv	r3, r3, r2
 800478c:	005a      	lsls	r2, r3, #1
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	085b      	lsrs	r3, r3, #1
 8004794:	441a      	add	r2, r3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	fbb2 f3f3 	udiv	r3, r2, r3
 800479e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	2b0f      	cmp	r3, #15
 80047a4:	d916      	bls.n	80047d4 <UART_SetConfig+0x4ac>
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d212      	bcs.n	80047d4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	f023 030f 	bic.w	r3, r3, #15
 80047b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	085b      	lsrs	r3, r3, #1
 80047bc:	b29b      	uxth	r3, r3
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	8bfb      	ldrh	r3, [r7, #30]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	8bfa      	ldrh	r2, [r7, #30]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	e05b      	b.n	800488c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80047da:	e057      	b.n	800488c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d828      	bhi.n	8004836 <UART_SetConfig+0x50e>
 80047e4:	a201      	add	r2, pc, #4	; (adr r2, 80047ec <UART_SetConfig+0x4c4>)
 80047e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ea:	bf00      	nop
 80047ec:	08004811 	.word	0x08004811
 80047f0:	08004819 	.word	0x08004819
 80047f4:	08004821 	.word	0x08004821
 80047f8:	08004837 	.word	0x08004837
 80047fc:	08004827 	.word	0x08004827
 8004800:	08004837 	.word	0x08004837
 8004804:	08004837 	.word	0x08004837
 8004808:	08004837 	.word	0x08004837
 800480c:	0800482f 	.word	0x0800482f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004810:	f7fe fd80 	bl	8003314 <HAL_RCC_GetPCLK1Freq>
 8004814:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004816:	e014      	b.n	8004842 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004818:	f7fe fd92 	bl	8003340 <HAL_RCC_GetPCLK2Freq>
 800481c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800481e:	e010      	b.n	8004842 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004820:	4b26      	ldr	r3, [pc, #152]	; (80048bc <UART_SetConfig+0x594>)
 8004822:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004824:	e00d      	b.n	8004842 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004826:	f7fe fd07 	bl	8003238 <HAL_RCC_GetSysClockFreq>
 800482a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800482c:	e009      	b.n	8004842 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800482e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004832:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004834:	e005      	b.n	8004842 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004840:	bf00      	nop
    }

    if (pclk != 0U)
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	2b00      	cmp	r3, #0
 8004846:	d021      	beq.n	800488c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	4a1a      	ldr	r2, [pc, #104]	; (80048b8 <UART_SetConfig+0x590>)
 800484e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004852:	461a      	mov	r2, r3
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	fbb3 f2f2 	udiv	r2, r3, r2
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	085b      	lsrs	r3, r3, #1
 8004860:	441a      	add	r2, r3
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	fbb2 f3f3 	udiv	r3, r2, r3
 800486a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	2b0f      	cmp	r3, #15
 8004870:	d909      	bls.n	8004886 <UART_SetConfig+0x55e>
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004878:	d205      	bcs.n	8004886 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	b29a      	uxth	r2, r3
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	e002      	b.n	800488c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2201      	movs	r2, #1
 8004890:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	2201      	movs	r2, #1
 8004898:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	2200      	movs	r2, #0
 80048a0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2200      	movs	r2, #0
 80048a6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80048a8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3730      	adds	r7, #48	; 0x30
 80048b0:	46bd      	mov	sp, r7
 80048b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048b6:	bf00      	nop
 80048b8:	08004ed0 	.word	0x08004ed0
 80048bc:	00f42400 	.word	0x00f42400

080048c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00a      	beq.n	800492e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	430a      	orrs	r2, r1
 800494e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004954:	f003 0310 	and.w	r3, r3, #16
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00a      	beq.n	8004972 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004976:	f003 0320 	and.w	r3, r3, #32
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499c:	2b00      	cmp	r3, #0
 800499e:	d01a      	beq.n	80049d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049be:	d10a      	bne.n	80049d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	605a      	str	r2, [r3, #4]
  }
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a14:	f7fc fffe 	bl	8001a14 <HAL_GetTick>
 8004a18:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0308 	and.w	r3, r3, #8
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d10e      	bne.n	8004a46 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f82f 	bl	8004a9a <UART_WaitOnFlagUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e025      	b.n	8004a92 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d10e      	bne.n	8004a72 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f819 	bl	8004a9a <UART_WaitOnFlagUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e00f      	b.n	8004a92 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}

08004a9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a9a:	b580      	push	{r7, lr}
 8004a9c:	b09c      	sub	sp, #112	; 0x70
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	60f8      	str	r0, [r7, #12]
 8004aa2:	60b9      	str	r1, [r7, #8]
 8004aa4:	603b      	str	r3, [r7, #0]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aaa:	e0a9      	b.n	8004c00 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab2:	f000 80a5 	beq.w	8004c00 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab6:	f7fc ffad 	bl	8001a14 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d302      	bcc.n	8004acc <UART_WaitOnFlagUntilTimeout+0x32>
 8004ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d140      	bne.n	8004b4e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004adc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ae0:	667b      	str	r3, [r7, #100]	; 0x64
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004aea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004aec:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004af0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004af2:	e841 2300 	strex	r3, r2, [r1]
 8004af6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004af8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e6      	bne.n	8004acc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3308      	adds	r3, #8
 8004b04:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b08:	e853 3f00 	ldrex	r3, [r3]
 8004b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	663b      	str	r3, [r7, #96]	; 0x60
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3308      	adds	r3, #8
 8004b1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b1e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b20:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e5      	bne.n	8004afe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2220      	movs	r2, #32
 8004b36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e069      	b.n	8004c22 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d051      	beq.n	8004c00 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b6a:	d149      	bne.n	8004c00 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b74:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7e:	e853 3f00 	ldrex	r3, [r3]
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b8a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b94:	637b      	str	r3, [r7, #52]	; 0x34
 8004b96:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b9c:	e841 2300 	strex	r3, r2, [r1]
 8004ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e6      	bne.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3308      	adds	r3, #8
 8004bae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	e853 3f00 	ldrex	r3, [r3]
 8004bb6:	613b      	str	r3, [r7, #16]
   return(result);
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f023 0301 	bic.w	r3, r3, #1
 8004bbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3308      	adds	r3, #8
 8004bc6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004bc8:	623a      	str	r2, [r7, #32]
 8004bca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bcc:	69f9      	ldr	r1, [r7, #28]
 8004bce:	6a3a      	ldr	r2, [r7, #32]
 8004bd0:	e841 2300 	strex	r3, r2, [r1]
 8004bd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e5      	bne.n	8004ba8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e010      	b.n	8004c22 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69da      	ldr	r2, [r3, #28]
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	bf0c      	ite	eq
 8004c10:	2301      	moveq	r3, #1
 8004c12:	2300      	movne	r3, #0
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	461a      	mov	r2, r3
 8004c18:	79fb      	ldrb	r3, [r7, #7]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	f43f af46 	beq.w	8004aac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3770      	adds	r7, #112	; 0x70
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b085      	sub	sp, #20
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e027      	b.n	8004c90 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2224      	movs	r2, #36	; 0x24
 8004c4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0201 	bic.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c6e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e02d      	b.n	8004d10 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2224      	movs	r2, #36	; 0x24
 8004cc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0201 	bic.w	r2, r2, #1
 8004cda:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f84f 	bl	8004d94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2220      	movs	r2, #32
 8004d02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e02d      	b.n	8004d8c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2224      	movs	r2, #36	; 0x24
 8004d3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 0201 	bic.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f811 	bl	8004d94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d108      	bne.n	8004db6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004db4:	e031      	b.n	8004e1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004db6:	2308      	movs	r3, #8
 8004db8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dba:	2308      	movs	r3, #8
 8004dbc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	0e5b      	lsrs	r3, r3, #25
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	0f5b      	lsrs	r3, r3, #29
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dde:	7bbb      	ldrb	r3, [r7, #14]
 8004de0:	7b3a      	ldrb	r2, [r7, #12]
 8004de2:	4911      	ldr	r1, [pc, #68]	; (8004e28 <UARTEx_SetNbDataToProcess+0x94>)
 8004de4:	5c8a      	ldrb	r2, [r1, r2]
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dea:	7b3a      	ldrb	r2, [r7, #12]
 8004dec:	490f      	ldr	r1, [pc, #60]	; (8004e2c <UARTEx_SetNbDataToProcess+0x98>)
 8004dee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004df0:	fb93 f3f2 	sdiv	r3, r3, r2
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dfc:	7bfb      	ldrb	r3, [r7, #15]
 8004dfe:	7b7a      	ldrb	r2, [r7, #13]
 8004e00:	4909      	ldr	r1, [pc, #36]	; (8004e28 <UARTEx_SetNbDataToProcess+0x94>)
 8004e02:	5c8a      	ldrb	r2, [r1, r2]
 8004e04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e08:	7b7a      	ldrb	r2, [r7, #13]
 8004e0a:	4908      	ldr	r1, [pc, #32]	; (8004e2c <UARTEx_SetNbDataToProcess+0x98>)
 8004e0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	08004ee8 	.word	0x08004ee8
 8004e2c:	08004ef0 	.word	0x08004ef0

08004e30 <__libc_init_array>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	4d0d      	ldr	r5, [pc, #52]	; (8004e68 <__libc_init_array+0x38>)
 8004e34:	4c0d      	ldr	r4, [pc, #52]	; (8004e6c <__libc_init_array+0x3c>)
 8004e36:	1b64      	subs	r4, r4, r5
 8004e38:	10a4      	asrs	r4, r4, #2
 8004e3a:	2600      	movs	r6, #0
 8004e3c:	42a6      	cmp	r6, r4
 8004e3e:	d109      	bne.n	8004e54 <__libc_init_array+0x24>
 8004e40:	4d0b      	ldr	r5, [pc, #44]	; (8004e70 <__libc_init_array+0x40>)
 8004e42:	4c0c      	ldr	r4, [pc, #48]	; (8004e74 <__libc_init_array+0x44>)
 8004e44:	f000 f820 	bl	8004e88 <_init>
 8004e48:	1b64      	subs	r4, r4, r5
 8004e4a:	10a4      	asrs	r4, r4, #2
 8004e4c:	2600      	movs	r6, #0
 8004e4e:	42a6      	cmp	r6, r4
 8004e50:	d105      	bne.n	8004e5e <__libc_init_array+0x2e>
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e58:	4798      	blx	r3
 8004e5a:	3601      	adds	r6, #1
 8004e5c:	e7ee      	b.n	8004e3c <__libc_init_array+0xc>
 8004e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e62:	4798      	blx	r3
 8004e64:	3601      	adds	r6, #1
 8004e66:	e7f2      	b.n	8004e4e <__libc_init_array+0x1e>
 8004e68:	08004f00 	.word	0x08004f00
 8004e6c:	08004f00 	.word	0x08004f00
 8004e70:	08004f00 	.word	0x08004f00
 8004e74:	08004f04 	.word	0x08004f04

08004e78 <memset>:
 8004e78:	4402      	add	r2, r0
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d100      	bne.n	8004e82 <memset+0xa>
 8004e80:	4770      	bx	lr
 8004e82:	f803 1b01 	strb.w	r1, [r3], #1
 8004e86:	e7f9      	b.n	8004e7c <memset+0x4>

08004e88 <_init>:
 8004e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8a:	bf00      	nop
 8004e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e8e:	bc08      	pop	{r3}
 8004e90:	469e      	mov	lr, r3
 8004e92:	4770      	bx	lr

08004e94 <_fini>:
 8004e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e96:	bf00      	nop
 8004e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9a:	bc08      	pop	{r3}
 8004e9c:	469e      	mov	lr, r3
 8004e9e:	4770      	bx	lr
