{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681416409739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681416409739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 13:06:49 2023 " "Processing started: Thu Apr 13 13:06:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681416409739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416409739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416409739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681416410715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681416410715 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram.v " "Can't analyze file -- file ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1681416420363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wifi_rtl.sv 1 1 " "Found 1 design units, including 1 entities, in source file wifi_rtl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wifi_rtl " "Found entity 1: wifi_rtl" {  } { { "wifi_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/wifi_rtl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Transmitter " "Found entity 1: Uart8Transmitter" {  } { { "uart.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/uart.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "baudrategenerator.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/baudrategenerator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_rd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420493 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1681416420508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420508 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1681416420517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420528 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1681416420528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1681416420583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681416420584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681416420584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1681416420620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actualram.v 1 1 " "Found 1 design units, including 1 entities, in source file actualram.v" { { "Info" "ISGN_ENTITY_NAME" "1 actualram " "Found entity 1: actualram" {  } { { "actualram.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/actualram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoportram.v 1 1 " "Found 1 design units, including 1 entities, in source file twoportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoportram " "Found entity 1: twoportram" {  } { { "twoportram.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/twoportram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator baudrategenerator.v(15) " "Verilog HDL Parameter Declaration warning at baudrategenerator.v(15): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "baudrategenerator.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/baudrategenerator.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator baudrategenerator.v(16) " "Verilog HDL Parameter Declaration warning at baudrategenerator.v(16): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "baudrategenerator.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/baudrategenerator.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator baudrategenerator.v(17) " "Verilog HDL Parameter Declaration warning at baudrategenerator.v(17): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "baudrategenerator.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/baudrategenerator.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BaudRateGenerator baudrategenerator.v(18) " "Verilog HDL Parameter Declaration warning at baudrategenerator.v(18): Parameter Declaration in module \"BaudRateGenerator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "baudrategenerator.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/baudrategenerator.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681416420662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_d8m_rtl.sv 1 1 " "Using design file de1_soc_d8m_rtl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_RTL " "Found entity 1: DE1_SOC_D8M_RTL" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416420789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681416420789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset de1_soc_d8m_rtl.sv(262) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.sv(262): created implicit net for \"reset\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "increment_table_number de1_soc_d8m_rtl.sv(267) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.sv(267): created implicit net for \"increment_table_number\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM de1_soc_d8m_rtl.sv(767) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.sv(767): created implicit net for \"DRAM_DQM\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 767 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY de1_soc_d8m_rtl.sv(838) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.sv(838): created implicit net for \"READY\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 838 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_RTL " "Elaborating entity \"DE1_SOC_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681416420797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_to_uart_start de1_soc_d8m_rtl.sv(186) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.sv(186): object \"sdram_to_uart_start\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_write_to_dual_port_ram de1_soc_d8m_rtl.sv(187) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.sv(187): object \"start_write_to_dual_port_ram\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de1_soc_d8m_rtl.sv(314) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.sv(314): truncated value with size 32 to match size of target (16)" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de1_soc_d8m_rtl.sv(317) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.sv(317): truncated value with size 32 to match size of target (15)" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de1_soc_d8m_rtl.sv(319) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.sv(319): truncated value with size 32 to match size of target (8)" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de1_soc_d8m_rtl.sv(323) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.sv(323): truncated value with size 32 to match size of target (8)" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de1_soc_d8m_rtl.sv(360) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.sv(360): truncated value with size 32 to match size of target (16)" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420803 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_d8m_rtl.sv(9) " "Output port \"ADC_CONVST\" at de1_soc_d8m_rtl.sv(9) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_d8m_rtl.sv(10) " "Output port \"ADC_DIN\" at de1_soc_d8m_rtl.sv(10) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_d8m_rtl.sv(12) " "Output port \"ADC_SCLK\" at de1_soc_d8m_rtl.sv(12) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_d8m_rtl.sv(18) " "Output port \"AUD_DACDAT\" at de1_soc_d8m_rtl.sv(18) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_d8m_rtl.sv(20) " "Output port \"AUD_XCK\" at de1_soc_d8m_rtl.sv(20) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc_d8m_rtl.sv(36) " "Output port \"DRAM_LDQM\" at de1_soc_d8m_rtl.sv(36) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc_d8m_rtl.sv(38) " "Output port \"DRAM_UDQM\" at de1_soc_d8m_rtl.sv(38) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_d8m_rtl.sv(42) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_d8m_rtl.sv(42) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_d8m_rtl.sv(55) " "Output port \"IRDA_TXD\" at de1_soc_d8m_rtl.sv(55) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_d8m_rtl.sv(76) " "Output port \"TD_RESET_N\" at de1_soc_d8m_rtl.sv(76) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK de1_soc_d8m_rtl.sv(96) " "Output port \"MIPI_MCLK\" at de1_soc_d8m_rtl.sv(96) has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416420815 "|DE1_SOC_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "de1_soc_d8m_rtl.sv" "del1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wifi_rtl wifi_rtl:wifi_rtl_inst " "Elaborating entity \"wifi_rtl\" for hierarchy \"wifi_rtl:wifi_rtl_inst\"" {  } { { "de1_soc_d8m_rtl.sv" "wifi_rtl_inst" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416420892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wifi_rtl.sv(186) " "Verilog HDL assignment warning at wifi_rtl.sv(186): truncated value with size 32 to match size of target (8)" {  } { { "wifi_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/wifi_rtl.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420894 "|DE1_SOC_D8M_RTL|wifi_rtl:wifi_rtl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wifi_rtl.sv(212) " "Verilog HDL assignment warning at wifi_rtl.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "wifi_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/wifi_rtl.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416420902 "|DE1_SOC_D8M_RTL|wifi_rtl:wifi_rtl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart8Transmitter wifi_rtl:wifi_rtl_inst\|Uart8Transmitter:Uart8Transmitter0 " "Elaborating entity \"Uart8Transmitter\" for hierarchy \"wifi_rtl:wifi_rtl_inst\|Uart8Transmitter:Uart8Transmitter0\"" {  } { { "wifi_rtl.sv" "Uart8Transmitter0" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/wifi_rtl.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator wifi_rtl:wifi_rtl_inst\|BaudRateGenerator:BaudRateGenerator0 " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"wifi_rtl:wifi_rtl_inst\|BaudRateGenerator:BaudRateGenerator0\"" {  } { { "wifi_rtl.sv" "BaudRateGenerator0" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/wifi_rtl.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dualramportwritefsm.sv 1 1 " "Using design file dualramportwritefsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dualramportwritefsm " "Found entity 1: dualramportwritefsm" {  } { { "dualramportwritefsm.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/dualramportwritefsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416421603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681416421603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualramportwritefsm dualramportwritefsm:duram " "Elaborating entity \"dualramportwritefsm\" for hierarchy \"dualramportwritefsm:duram\"" {  } { { "de1_soc_d8m_rtl.sv" "duram" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoportram dualramportwritefsm:duram\|twoportram:twoportram_inst " "Elaborating entity \"twoportram\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\"" {  } { { "dualramportwritefsm.sv" "twoportram_inst" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/dualramportwritefsm.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\"" {  } { { "twoportram.v" "altsyncram_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/twoportram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\"" {  } { { "twoportram.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/twoportram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416421920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416421920 ""}  } { { "twoportram.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/twoportram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416421920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pur1 " "Found entity 1: altsyncram_pur1" {  } { { "db/altsyncram_pur1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_pur1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pur1 dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated " "Elaborating entity \"altsyncram_pur1\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_pur1.tdf" "decode2" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_pur1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_pur1.tdf" "rden_decode_b" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_pur1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"dualramportwritefsm:duram\|twoportram:twoportram_inst\|altsyncram:altsyncram_component\|altsyncram_pur1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_pur1.tdf" "mux3" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_pur1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "de1_soc_d8m_rtl.sv" "u2" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "de1_soc_d8m_rtl.sv" "cfin" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422273 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1681416422273 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681416422273 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416422273 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422285 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422285 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422285 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422285 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416422316 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416422316 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416422316 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422427 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422427 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422427 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422460 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422460 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422460 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422460 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1681416422482 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416422530 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416422548 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "de1_soc_d8m_rtl.sv" "pll_ref" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422756 ""}  } { { "V/pll_test.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416422756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "de1_soc_d8m_rtl.sv" "pll_ref1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416422912 ""}  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416422912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416422960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416422960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de1_soc_d8m_rtl.sv" "u6" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416422986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423016 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416423016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "de1_soc_d8m_rtl.sv" "u7" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(131) " "Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 131 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(180) " "HDL warning at Sdram_Control.v(180): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 180 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(152) " "Verilog HDL or VHDL warning at Sdram_Control.v(152): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(153) " "Verilog HDL or VHDL warning at Sdram_Control.v(153): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(154) " "Verilog HDL or VHDL warning at Sdram_Control.v(154): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(388) " "Verilog HDL assignment warning at Sdram_Control.v(388): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423102 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423118 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423122 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416423147 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416423147 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416423147 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423162 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423162 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423162 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681416423162 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416423178 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416423659 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416423659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kkp1 " "Found entity 1: dcfifo_kkp1" {  } { { "db/dcfifo_kkp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kkp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated " "Elaborating entity \"dcfifo_kkp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g1p" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "wrptr_g1p" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_kkp1.tdf" "fifo_ram" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416423990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416423990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_brp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416423990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_dgwp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_kkp1.tdf" "ws_dgrp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_kkp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416424665 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416424665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7lp1 " "Found entity 1: dcfifo_7lp1" {  } { { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7lp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated " "Elaborating entity \"dcfifo_7lp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_7lp1.tdf" "rs_dgwp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_7lp1.tdf" "ws_dgrp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416424888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416424888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416424904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "de1_soc_d8m_rtl.sv" "u4" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(62) " "Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425382 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425398 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425398 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425413 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681416425472 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681416425472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq1 " "Found entity 1: altsyncram_6lq1" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416425530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416425530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated " "Elaborating entity \"altsyncram_6lq1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "de1_soc_d8m_rtl.sv" "vd" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425625 "|DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "de1_soc_d8m_rtl.sv" "adl" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425656 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425659 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425659 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425659 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425659 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425680 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425680 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425698 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425698 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425698 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425710 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416425710 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425725 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425726 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425726 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681416425735 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de1_soc_d8m_rtl.sv" "u1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "de1_soc_d8m_rtl.sv" "uFps" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416425780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_0o84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416428822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416428822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416428972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416428972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416429049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416429049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/mux_jlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416429412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416429412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416429594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416429594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hai " "Found entity 1: cntr_hai" {  } { { "db/cntr_hai.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cntr_hai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416429863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416429863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416429927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416429927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cntr_t3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416430074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416430074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cntr_79i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416430264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416430264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416430336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416430336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416430463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416430463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416430532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416430532 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416431172 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681416431328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.13.13:07:15 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl " "2023.04.13.13:07:15 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416435162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416437725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416437871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416439750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416439850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416439935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416440061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416440076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416440076 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681416440784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld015eeb33/alt_sld_fab.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681416441341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416441341 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 40 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 70 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 100 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 130 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 160 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 190 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 220 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 250 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 280 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 310 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 314 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 768 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681416442801 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "V/pll_test.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 709 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416442801 "|DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|generic_pll2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681416442801 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681416442801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681416448974 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1681416450291 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1681416450291 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~synth FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~synth " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~synth\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~synth\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1681416450458 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1681416450458 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~synth RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~synth " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~synth\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~synth\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1681416450567 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 2 1681416450567 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1681416450769 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 4 1681416450769 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~synth FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~synth " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~synth\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~synth\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1681416450685 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1681416450685 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1681416451094 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1681416451094 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416454914 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416454914 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681416454914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681416454914 "|DE1_SOC_D8M_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681416454914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416455227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "387 " "387 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681416460117 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 803 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416460201 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 803 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416460201 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 803 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416460201 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "V/CLOCK_DELAY.v" "l6" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "V/CLOCK_DELAY.v" "l5" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "V/CLOCK_DELAY.v" "l4" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416460217 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1681416460217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg " "Generated suppressed messages file C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416460723 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 137 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1681416462933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "27 0 4 0 0 " "Adding 27 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681416463137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681416463137 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681416463743 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681416463743 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681416463743 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681416463743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_d8m_rtl.sv" "" { Text "C:/Users/shing/Documents/GitHub/l2b-33-thirtythree/d8m_demo/Demonstrations/DE1_SOC_D8M_RTL/de1_soc_d8m_rtl.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681416464337 "|DE1_SOC_D8M_RTL|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681416464337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8996 " "Implemented 8996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8425 " "Implemented 8425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_RAMS" "334 " "Implemented 334 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681416464355 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681416464355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681416464355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681416464448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 13:07:44 2023 " "Processing ended: Thu Apr 13 13:07:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681416464448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681416464448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681416464448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681416464448 ""}
