read -sv run_verilog_mid/adder_32b_8_91_8a948ca81ad334feb0dc61b1cd100024.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_8a948ca81ad334feb0dc61b1cd100024_yosys.v
