[
  {
    "author": [
      {
        "family": "BELL71 Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL78A Bell",
        "given": "C."
      },
      {
        "family": "Mudge",
        "given": "J."
      },
      {
        "family": "McNamara",
        "given": "J."
      }
    ],
    "date": [
      "1978"
    ],
    "location": [
      "Bedford, MA"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "Computer Engineering: A DEC View of Hardware Systems Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BETK97 Betker",
        "given": "M."
      },
      {
        "family": "Fernando",
        "given": "J."
      },
      {
        "family": "Whalen",
        "given": "S."
      }
    ],
    "container-title": [
      "Computer Architecture: Concepts and Evolution",
      "Bell Labs Technical Journal"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "editor": [
      {
        "family": "BLAA97 Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The History of the Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BOHR98 Bohr",
        "given": "M."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "The Intel Microprocessors"
    ],
    "date": [
      "1998-03",
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Silicon Trends and Limits for Advanced Microprocessors",
      "BREY09 Brey, B",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "article-journal",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "FURB00 Furber",
        "given": "S."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "ARM System-On-Chip Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HAMM97 Hammond",
        "given": "L."
      },
      {
        "family": "Nayfay",
        "given": "B."
      },
      {
        "family": "Olukotun",
        "given": "K."
      },
      {
        "family": "HENN06 Henning",
        "given": "J."
      },
      {
        "family": "HUTC96 Hutcheson",
        "given": "G."
      },
      {
        "family": "Hutcheson",
        "given": "J."
      },
      {
        "family": "Olukotun",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel ® 64 and IA-32 Intel Architectures Software Developer’s Manual",
      "Proceedings, Seventh International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Computer",
      "Computer Architecture News",
      "Scientific American"
    ],
    "date": [
      "1997-09",
      "2006-09",
      "1996-01",
      "2008",
      "1996"
    ],
    "genre": [
      "intel.com/products/processor/manuals OLUK96"
    ],
    "location": [
      "Denver, CO"
    ],
    "title": [
      "A Single-Chip Multiprocessor",
      "SPEC CPU2006 Benchmark Descriptions",
      "Technology and Economics in the Semiconductor Industry",
      "INTE08 Intel Corp",
      "The Case for a Single-Chip Multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "SAKA02 Sakai",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings. 15th International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "CMP on SoC: Architect’s View"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schaller",
        "given": "SCHA97"
      }
    ],
    "container-title": [
      "ARM Architecture Reference Manual",
      "IEEE Spectrum"
    ],
    "date": [
      "1997-06",
      "2000"
    ],
    "editor": [
      {
        "family": "SEAL00 Seal",
        "given": "D."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "R.“Moore’s Law: Past, Present, and Future"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIEW82 Siewiorek",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Principles and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SMIT88 Smith",
        "given": "J."
      },
      {
        "family": "SMIT08 Smith",
        "given": "B."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "Computer"
    ],
    "date": [
      "1988-10",
      "2008-05"
    ],
    "title": [
      "Characterizing Computer Performance with a Single Number",
      "ARM and Intel Battle over the Mobile Chip’s Future"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "AGAR89 Agarwal",
        "given": "A."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analysis of Cache Performance for Operating Systems and Multiprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL74 Bell",
        "given": "J."
      },
      {
        "family": "Casasent",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "GOOD83 Goodman",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, 10th Annual International Symposium on Computer Architecture",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974-04",
      "1983"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "title": [
      "An Investigation into Alternative Cache Organizations",
      "Using Cache Memory to Reduce Processor-Memory Bandwidth"
    ],
    "type": "article-journal",
    "url": [
      "http://research"
    ]
  },
  {
    "author": [
      {
        "family": "HAND98 Handy",
        "given": "J."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HIGB90 Higbie",
        "given": "L."
      },
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "1990-06",
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Quick and Easy Cache Performance Analysis",
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SMIT82 Smith",
        "given": "A."
      },
      {
        "family": "WILK65 Wilkes",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "IEEE Transactions on Electronic Computers"
    ],
    "date": [
      "1992-09",
      "1965-04"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "title": [
      "Cache Memories",
      "Slave Memories and Dynamic Storage Allocation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ADAM91 Adamek",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Foundations of Coding"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ASH90 Ash",
        "given": "R."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "title": [
      "Information Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BEZ03 Bez",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE,April 2003. BLAH83 Blahut, R. Theory and Practice of Error Control Codes"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to Flash Memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CUPP01 Cuppu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "JACO08 Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2001-11",
      "2008"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "High Performance DRAMS in Workstation Environments",
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KEET01 Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "DRAM Circuit Design: A Tutorial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MCEL85 McEliece",
        "given": "R."
      }
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1985-01"
    ],
    "title": [
      "The Reliability of Computer Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRIN97 Prince",
        "given": "B."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PRIN02 Prince",
        "given": "B."
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Emerging Memories: Technologies and Trends"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR97 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Semiconductor Memories: Technology, Testing, and Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR03 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Advanced Semiconductor Memories: Architectures, Designs, and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ANDE03 Anderson",
        "given": "D."
      },
      {
        "family": "CHEN94 Chen",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "CHEN96 Chen",
        "given": "S."
      },
      {
        "family": "Towsley",
        "given": "D."
      },
      {
        "family": "COME00 Comerford",
        "given": "R."
      },
      {
        "literal": "FRIE96 Friedman, M. “RAID Keeps Going and Going and . ."
      }
    ],
    "container-title": [
      "IBM System Storage Tape Library Guide for Open Systems. IBM Redbook SG24-5946-05",
      "ACM Queue",
      "ACM Computing Surveys",
      "IEEE Transactions on Computers",
      "IEEE Spectrum",
      "IEEE Spectrum"
    ],
    "date": [
      "2003-06",
      "1994-06",
      "1996-10",
      "2000-12",
      "1996-04",
      "2007-10",
      "2008"
    ],
    "editor": [
      {
        "family": "HAUE08 Haeusser",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "ibm.com/redbooks JACO08 Jacob, B.; Ng, S.; and Wang, D. Memory Systems: Cache, DRAM, Disk."
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "You Don’t Know Jack About Disks",
      "RAID: High-Performance, Reliable Secondary Storage",
      "A Performance Evaluation of RAID Architectures",
      "Magnetic Storage: The Medium that Wouldn’t Die",
      ""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KHUR01 Khurshudov",
        "given": "A."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Essential Guide to Computer Data Storage"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MANS97 Mansuripur",
        "given": "M."
      },
      {
        "family": "Sincerbox",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1997-11"
    ],
    "title": [
      "Principles and Techniques of Optical Data Storage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARC90 Marchant",
        "given": "A."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Optical Recording"
    ],
    "type": "book"
  },
  {
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "MEE96a Mee",
        "given": "C."
      },
      {
        "family": "Daniel",
        "given": "E."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Magnetic Recording Technology"
    ],
    "type": "book"
  },
  {
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "MEE96b Mee",
        "given": "C."
      },
      {
        "family": "Daniel",
        "given": "E."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Magnetic Storage Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "RADD08 Radding",
        "given": "A."
      },
      {
        "family": "ROSC03 Rosch",
        "given": "W.Winn L."
      }
    ],
    "container-title": [
      "Storage Magazine"
    ],
    "date": [
      "2008-09",
      "2003"
    ],
    "location": [
      "Indianapolis, IN"
    ],
    "publisher": [
      "Que Publishing"
    ],
    "title": [
      "Small Disks, Big Specs",
      "Rosch Hardware Bible"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ANDE98 Anderson",
        "given": "D."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "FireWire System Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BREY09 Brey",
        "given": "B."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "80486,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Intel Microprocessors",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "book",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "FUTR01 Futral",
        "given": "W."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "InfiniBand Architecture: Development and Deployment"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KAGA01 Kagan",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "J."
      }
    ],
    "container-title": [
      "Communications System Design"
    ],
    "date": [
      "2001-09",
      "2003"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "www.csdmag.com) MAZI03"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "InfiniBand: Thinking Outside the Box Design",
      "The 80x86 IBM PC and Compatible Computers: Assembly Language, Design and Interfacing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAN03 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "InfinBand Network Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "THOM00 Thompson",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Multimedia"
    ],
    "date": [
      "2000-04"
    ],
    "title": [
      "IEEE 1394: Changing the Way We Do Multimedia Communications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WICK97 Wickelgren",
        "given": "I."
      }
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "The Facts about FireWire"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ERCE04 Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EVEN00a Even",
        "given": "G."
      },
      {
        "family": "Paul",
        "given": "W."
      },
      {
        "family": "EVEN00b Even",
        "given": "G."
      },
      {
        "family": "Seidel",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000-05",
      "2000-07",
      "2001"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "FLYN01 Flynn, M., and Oberman, S. Advanced Computer Arithmetic Design."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "On the Design of IEEE Compliant Floating-Point Units",
      "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GOLD91 Goldberg",
        "given": "D."
      },
      {
        "family": "KNUT98 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "Seminumerical Algorithms",
      "ACM Computing Surveys"
    ],
    "date": [
      "1991-03",
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "What Every Computer Scientist Should Know About Floating-Point Arithmetic",
      "The Art of Computer Programming"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "KUCK77 Kuck",
        "given": "D."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      },
      {
        "family": "OBER97a Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "OBER97b Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-07",
      "1997-02",
      "1997-08"
    ],
    "note": [
      "OVER01 Overton, M. Numerical Computing with IEEE Floating Point Arithmetic."
    ],
    "title": [
      "An Analysis of Rounding Methods in Floating-Point Arithmetic",
      "Design Issues in Division and Other Floating-Point Operations",
      "Division Algorithms and Implementations"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "2001"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "publisher": [
      "Society for Industrial and Applied Mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PARH00 Parhami",
        "given": "B."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Computer Arithmetic: Algorithms and Hardware Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SCHW99 Schwarz",
        "given": "E."
      },
      {
        "family": "Krygowski",
        "given": "C."
      },
      {
        "family": "SODE96 Soderquist",
        "given": "P."
      },
      {
        "family": "Leeser",
        "given": "M."
      }
    ],
    "container-title": [
      "Computer Arithmetic",
      "IBM Journal of Research and Development",
      "ACM Computing Surveys"
    ],
    "date": [
      "September/November 1999",
      "1996-09",
      "1990"
    ],
    "editor": [
      {
        "family": "SWAR90 Swartzlander",
        "given": "E."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "The S/390 G5 Floating-Point Unit",
      "Area and Performance Tradeoffs in Floating-Point Divide and Square-Root Implementations"
    ],
    "type": "article-journal",
    "volume": [
      "Volumes I and II"
    ]
  },
  {
    "author": [
      {
        "family": "BREY09 Brey",
        "given": "B."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "pages": [
      "80486,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Intel Microprocessors",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "book",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "CRAG92 Cragon",
        "given": "H."
      }
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Branch Strategy Taxonomy and Performance Models"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DUBE91 Dubey",
        "given": "P."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "HENN91 Hennessy",
        "given": "J."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "KAEL91 Kaeli",
        "given": "D."
      },
      {
        "family": "Emma",
        "given": "P."
      },
      {
        "family": "LILJ88 Lilja",
        "given": "D."
      },
      {
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Proceedings of the IEEE",
      "IEEE Transactions on Computers",
      "Computer",
      "Computer"
    ],
    "date": [
      "1991-10",
      "2001-11",
      "2008",
      "1991-09",
      "1991-05",
      "1988-07",
      "2001-11",
      "2001-11"
    ],
    "note": [
      "MOSH01 Moshovos, A., and Sohi,",
      "PATT01 Patt, Y. “Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution.” Proceedings of the IEEE,"
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Branch Strategies: Modeling and Optimization",
      "EVER01 Evers, M., and Yeh,T.“Understanding Branches and Designing Branch Predictors for High-Performance Microprocessors",
      "FOG08b Fog, A. The Microarchitecture of Intel and AMD CPUs",
      "Computer Technology and Architecture: An Evolving Interaction",
      "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns",
      "Reducing the Branch Penalty in Pipelined Processors",
      "Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling"
    ],
    "type": "article-journal",
    "url": [
      "www.agner.org/optimize/"
    ]
  },
  {
    "author": [
      {
        "family": "RAMA77 Ramamoorthy",
        "given": "C."
      },
      {
        "family": "SOHI90 Sohi",
        "given": "G."
      }
    ],
    "container-title": [
      "Computing Surveys",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1977-03",
      "1990-03"
    ],
    "title": [
      "Pipeline Architecture",
      "Instruction Issue Logic for High-Performance Interruptable, Multiple Functional Unit, Pipelined Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BASH91 Bashteen",
        "given": "A."
      },
      {
        "family": "Lui",
        "given": "I."
      },
      {
        "family": "Mullan",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’91"
    ],
    "date": [
      "1991-02",
      "1990"
    ],
    "editor": [
      {
        "family": "DEWA90 Dewar",
        "given": "R."
      },
      {
        "family": "Smosna",
        "given": "M."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "A Superpipeline Approach to the MIPS Architecture",
      "Microprocessors: A Programmer’s View"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HENN84 Hennessy",
        "given": "J."
      },
      {
        "family": "KANE92 Kane",
        "given": "G."
      },
      {
        "family": "Heinrich",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-12",
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "VLSI Processor Architecture",
      "MIPS RISC Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MIRA92 Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1992-04"
    ],
    "title": [
      "The MIPS R4000 Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT82a Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "PATT85a Patterson",
        "given": "D."
      },
      {
        "family": "RADI83 Radin",
        "given": "G."
      },
      {
        "family": "Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "Proceedings of the IEEE",
      "Computer",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1982-09",
      "1985-01",
      "1983-05",
      "1988-01"
    ],
    "edition": [
      "STAL88"
    ],
    "title": [
      "A VLSI RISC",
      "Reduced Instruction Set Computers",
      "The 801 Minicomputer",
      "Reduced Instruction Set Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08a A.R.M."
      },
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "HINT01 Hinton",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "INTE01a Intel Corp. Intel Pentium 4 Processor Optimization Reference Manual. Document 248966-04 2001",
      "INTE01b Intel Corp. Desktop Performance and Optimization for Intel Pentium 4 Processor",
      "Intel Technology Journal"
    ],
    "date": [
      "2008",
      "2008",
      "2001",
      "2008"
    ],
    "genre": [
      "ARM DDI 0344E,"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "Document 248966-04 2001.",
      "INTE04a Intel Corp. IA-32 Intel Architecture Software Developer’s Manual (4 volumes). Document 253665 through 253668. 2004.",
      "JOHN08 John, E., and Rubio, J. Unique Chips and Systems."
    ],
    "publisher": [
      "Copenhagen University College of Engineering",
      "CRC Press"
    ],
    "title": [
      "Cortex-A8 Technical Reference Manual",
      "The Microarchitecture of Intel and AMD CPUs",
      "The Microarchitecture of the Pentium 4 Processor"
    ],
    "type": "article-journal",
    "url": [
      "www.arm.com",
      "http://www.agner.org/optimize/",
      "http://developer.intel.com/technology/itj/",
      "http://developer.intel.com/design/Pentium4/documentation.",
      "http://developer.intel.com/design/Pentium4/",
      "http://developer.intel.com/design/Pentium4/"
    ]
  },
  {
    "author": [
      {
        "family": "JOUP89a Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      },
      {
        "family": "KUGA91 Kuga",
        "given": "M."
      },
      {
        "family": "Murakami",
        "given": "K."
      },
      {
        "family": "Tomita",
        "given": "S."
      },
      {
        "family": "LEE91 Lee",
        "given": "R."
      },
      {
        "family": "Kwok",
        "given": "A."
      },
      {
        "given": "Briggs"
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "“Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling.” Proceedings of the IEEE",
      "Computer Architecture News"
    ],
    "date": [
      "1989-04",
      "1991-06",
      "1991-04",
      "2001-11",
      "1999"
    ],
    "editor": [
      {
        "family": "MOSH01 Moshovos",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "OMON99 Omondi, A. The Microarchitecture of Pipelined and Superscalar Computers."
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines",
      "DSNS (Dynamically-hazard resolved, Statically-code-scheduled, Nonuniform Superscalar): Yet Another Superscalar Processor Architecture",
      "F.“The Floating Point Performance of a Superscalar SPARC Processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT01 Patt",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-11"
    ],
    "title": [
      "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POPE91 Popescu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "RICH07 Riches",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Modern Processor Design: Fundamentals of Superscalar Processors",
      "IEEE Micro",
      "IQ Online"
    ],
    "date": [
      "1991-06",
      "2007",
      "2005"
    ],
    "editor": [
      {
        "family": "SHEN05 Shen",
        "given": "J.",
        "particle": "www.arm.com/iqonline"
      },
      {
        "family": "Lipasti",
        "given": "M."
      }
    ],
    "issue": [
      "3"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "The Metaflow Architecture",
      "A Fully Automated High Performance Implementation of ARM Cortex-A8"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "SIMA97 Sima",
        "given": "D."
      },
      {
        "family": "SIMA04 Sima",
        "given": "D."
      },
      {
        "family": "SMIT95 Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "WALL91 Wall",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Micro"
    ],
    "date": [
      "September/October 1997",
      "2004-12",
      "1995-12",
      "1991-04"
    ],
    "title": [
      "Superscalar Instruction Issue",
      "Decisive Aspects in the Evolution of Microprocessors",
      "The Microarchitecture of Superscalar Processors",
      "Limits of Instruction-Level Parallelism"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CART96 Carter",
        "given": "J."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Microprocesser Architecture and Microprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LYNC93 Lynch",
        "given": "M."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Microprogrammed State Machine Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PARK89 Parker",
        "given": "A."
      },
      {
        "family": "Hamblen",
        "given": "J."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Dallas, TX"
    ],
    "publisher": [
      "Texas Instruments"
    ],
    "title": [
      "An Introduction to Microprogramming with Exercises Designed for the Texas Instruments SN74ACT8800 Software Development Board"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SEGE91 Segee",
        "given": "B."
      },
      {
        "family": "Field",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Microprogramming and Computer Architecture"
    ],
    "type": "book"
  },
  {
    "date": [
      "1990"
    ],
    "title": [
      "TI90 Texas Instruments Inc. SN74ACT880 Family Data Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "VASS03 Vassiliadis",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "Cotofana",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003-07"
    ],
    "title": [
      "Microcode Processing: Positioning and Directions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BUYY99a Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High-Performance Cluster Computing: Architectures and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BUYY99b Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High-Performance Cluster Computing: Programming and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CATA94 Catanzaro",
        "given": "B."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "publisher": [
      "Sunsoft Press"
    ],
    "title": [
      "Multiprocessor System Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DESA05 Desai",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "BladeCenter System Overview"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWAN93 Hwang",
        "given": "K."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Advanced Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LILJ93 Lilja",
        "given": "D."
      },
      {
        "family": "MILE00 Milenkovic",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "IEEE Concurrency, July-September"
    ],
    "date": [
      "1993-09",
      "2000",
      "1993"
    ],
    "location": [
      "Reading, MA"
    ],
    "note": [
      "STON93 Stone, H."
    ],
    "publisher": [
      "High-Performance Computer Architecture",
      "Addison-Wesley"
    ],
    "title": [
      "Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons",
      "Achieving High Performance in Bus-Based Shared-Memory Multiprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TOMA93 Tomasevic",
        "given": "M."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "UNGE02 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Multithreaded Processors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE03 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "2003-03"
    ],
    "title": [
      " A Survey of Processors with Explicit Multithreading"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEYG01 Weygant",
        "given": "P."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clusters for High Availability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08b A.R.M."
      },
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "GOCH06 Gochman",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "GOOD05 Goodacre",
        "given": "J."
      },
      {
        "family": "Sloss",
        "given": "A."
      }
    ],
    "container-title": [
      "“ARM MPCore: The Streamlined and Scalable ARM11 processor core.” Proceedings, 2007 Conference on Asia South Pacific Design Automation",
      "Intel Technology Journal",
      "Computer"
    ],
    "date": [
      "2008",
      "2008",
      "2006-05",
      "2005-07",
      "2007"
    ],
    "editor": [
      {
        "family": "HIRA07 Hirata",
        "given": "K."
      },
      {
        "family": "Goodacre",
        "given": "J."
      }
    ],
    "genre": [
      "ARM DDI 0360E,"
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "ARM11 MPCore Processor Technical Reference Manual",
      "The Microarchitecture of Intel and AMD CPUs",
      "Introduction to Intel Core Duo Processor Architecture",
      "Parallelism and the ARM Instruction Set Architecture"
    ],
    "type": "article-journal",
    "url": [
      "www.arm.com",
      "http://www.agner.org/optimize/"
    ]
  },
  {
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "JERR05 Jerraya",
        "given": "A."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Multiprocessor Systems-on-Chips"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MEND06 Mendelson",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "OLUK07 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2006-05",
      "2007"
    ],
    "location": [
      "San Rafael, CA"
    ],
    "publisher": [
      "Morgan & Claypool"
    ],
    "title": [
      "CMP Implementation in Systems Based on the Intel Core Duo Processor",
      "Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency"
    ],
    "type": "article-journal"
  },
  {
    "title": [
      "A.2 Research Projects A.3 Simulation Projects SimpleScalar SMPCache A.4 Assembly Language Projects A.5 Reading/Report Assignments A.6 Writing Assignments A.7 Test Bank"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BART03 Bartlett",
        "given": "J."
      }
    ],
    "date": [
      "2003"
    ],
    "note": [
      "Available at this book’s Web site."
    ],
    "title": [
      "Programming from the Ground Up"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BECK97 Beck",
        "given": "L."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "System Software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CART06 Carter",
        "given": "P."
      },
      {
        "family": "Clarke",
        "given": "D."
      },
      {
        "family": "Merusi",
        "given": "D."
      }
    ],
    "container-title": [
      "CLAR98"
    ],
    "date": [
      "2006-07-23",
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "PC Assembly Language",
      "at this book’s Web site",
      "System Software Programming: The Way Things Work"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FOG08a Fog",
        "given": "A."
      },
      {
        "family": "KNAG04 Knaggs",
        "given": "P."
      },
      {
        "family": "Welsh",
        "given": "S.A.R.M."
      },
      {
        "family": "Programming",
        "given": "Assembly Language"
      }
    ],
    "container-title": [
      "Engineering & Computing. August"
    ],
    "date": [
      "2008",
      "2004"
    ],
    "note": [
      "Available at this book’s Web site."
    ],
    "publisher": [
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Optimizing Subroutines in Assembly Language: An Optimization Guide for x86 Platforms",
      "Bournemouth University School of Design"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ],
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "LEVI00 Levine",
        "given": "J."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Linkers and Loaders"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SALO93 Salomon",
        "given": "D.Assemblers"
      },
      {
        "family": "Ltd",
        "given": "Loaders Ellis Horwood"
      }
    ],
    "date": [
      "1993"
    ],
    "note": [
      "Available at this book’s Web site."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BROW96 Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Architecture of FPGAs and CPLDs: A Tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "FARH04 Farhat",
        "given": "H."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Boca Ratan"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Digital Design and Computer Organization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "GREG98 Gregg",
        "given": "J."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "LEON08"
    ],
    "container-title": [
      "Proceedings, 4th IEEE International symposium on Electronic Design, Test, and Applications"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Leong, p.“Recent Trends in FPGA Architectures and Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MANO04 Mano",
        "given": "M."
      },
      {
        "family": "Kime",
        "given": "C."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Logic and Computer Design Fundamentals"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STON96 Stonham",
        "given": "T."
      }
    ],
    "container-title": [
      "/ KEY TERMS AND PROBLEMS 20-39"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "7"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Chapman & Hall"
    ],
    "title": [
      "Digital Logic Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "BHAR00 Bharandwaj",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "CHAS00 Chasin",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Micro",
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "September/October 2000",
      "2000-05"
    ],
    "title": [
      "The Intel IA-64 Compiler Code Generator",
      "Predication, Speculation, and Modern CPUs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DULO98 Dulong",
        "given": "C."
      },
      {
        "family": "EVAN03 Evans",
        "given": "J."
      },
      {
        "family": "Trimper",
        "given": "G."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1998-07",
      "2003"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The IA-64 Architecture at Work",
      "Itanium Architecture for Programmers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HUCK00 Huck",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "September/ October 2000"
    ],
    "title": [
      "Introducing the IA-64 Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWU98 Hwu",
        "given": "W."
      },
      {
        "family": "HWU01 Hwu",
        "given": "W."
      },
      {
        "family": "August",
        "given": "D."
      },
      {
        "family": "Sias",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Intel IA-64 Architecture Software Developer’s Manual",
      "Computer"
    ],
    "date": [
      "1998-01",
      "2001-11",
      "2000"
    ],
    "genre": [
      "Document 245317 through 245320."
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Introduction to Predicated Execution",
      "Program Decision Logic Optimization Using Predication and Control Speculation",
      "INTE00a Intel Corp"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE00b Intel"
      }
    ],
    "date": [
      "2454-08"
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Itanium Processor Microarchitecture Reference for Software Optimization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "JARP01 Jarp",
        "given": "S."
      },
      {
        "family": "B.",
        "given": "KATH01 Kathail"
      },
      {
        "family": "Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "2001-07",
      "2001-11",
      "2000"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "MARK00 Markstein, P."
    ],
    "publisher": [
      "IA-64 and Elementary Functions",
      "Prentice Hall PTR"
    ],
    "title": [
      "Optimizing IA-64 Performance",
      "Compiling for EPIC Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCNA03 McNairy",
        "given": "C."
      },
      {
        "family": "Soltis",
        "given": "D."
      },
      {
        "family": "NAFF02 Naffziger",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "SCHL00a Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      }
    ],
    "container-title": [
      "EPIC: An Architecture for Instruction-Level Parallel Processors. HPL Technical Report HPL-1999-111, Hewlett-Packard Laboratories (www.hpl.hp.com",
      "IEEE Micro",
      "IEEE Journal of Solid-State Circuits",
      "Computer"
    ],
    "date": [
      "2003-03",
      "2002-11",
      "2000-02",
      "2000-02"
    ],
    "editor": [
      {
        "family": "SCHL00b Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      }
    ],
    "title": [
      "Itanium 2 Processor Microarchitecture",
      "The Implementation of the Itanium 2 Microprocessor",
      "EPIC: Explicitly Parallel Instruction Computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAR00 Sharangpani",
        "given": "H."
      },
      {
        "family": "Arona",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "September/October 2000"
    ],
    "title": [
      "Itanium Processor Microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TRIE01 Triebel",
        "given": "W."
      }
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "Itanium Architecture for Software Developers"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "ACM Association for Computing Machinery IBM International Business Machines Corporation IEEE Institute of Electrical and Electronics Engineers ABBO04 Abbot, D. PCI Bus Demystified"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Elsevier"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "ACOS86 Acosta",
        "given": "R."
      },
      {
        "family": "Kjelstrup",
        "given": "J."
      },
      {
        "family": "Torng",
        "given": "H."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986-09"
    ],
    "title": [
      "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ADAM91 Adamek",
        "given": "J."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Foundations of Coding"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "AGAR89 Agarwal",
        "given": "A."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analysis of Cache Performance for Operating Systems and Multiprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "AGER87 Agerwala",
        "given": "T."
      },
      {
        "family": "Cocke",
        "given": "J."
      },
      {
        "family": "AMDA67 Amdahl",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings, of the AFIPS Conference"
    ],
    "date": [
      "1987-01",
      "1967"
    ],
    "genre": [
      "Technical Report RC12434 (#55845)."
    ],
    "location": [
      "Yorktown, NY"
    ],
    "publisher": [
      "IBM Thomas J. Watson Research Center"
    ],
    "title": [
      "High Performance Reduced Instruction Set Processors",
      "Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ANDE67a Anderson",
        "given": "D."
      },
      {
        "family": "Sparacio",
        "given": "F."
      },
      {
        "family": "Tomasulo",
        "given": "F."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1967-01",
      "1967-01"
    ],
    "note": [
      "Reprinted in [SWAR90,"
    ],
    "title": [
      "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling",
      "ANDE67b Anderson, S., et al.“The IBM System/360 Model 91: Floating-Point Execution Unit"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "ANDE03 Anderson",
        "given": "D."
      }
    ],
    "container-title": [
      "ACM Queue"
    ],
    "date": [
      "2003-06"
    ],
    "title": [
      "You Don’t Know Jack About Disks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ANDE98 Anderson",
        "given": "D."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "FireWire System Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ANTH08 Anthes",
        "given": "G."
      }
    ],
    "date": [
      "2008-06-16"
    ],
    "location": [
      "ComputerWorld"
    ],
    "title": [
      "What’s Next for the x86?"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Limited",
        "given": "ARM08a A.R.M."
      }
    ],
    "container-title": [
      "arm.com ARM08b ARM Limited. ARM11 MPCore Processor Technical Reference Manual. ARM DDI 0360E, 2008. www.arm.com ASH90 Ash, R. Information Theory",
      "ARM"
    ],
    "date": [
      "2008",
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Dover"
    ],
    "title": [
      "Cortex-A8 Technical Reference Manual"
    ],
    "type": "article-journal",
    "url": [
      "www."
    ],
    "volume": [
      "DDI 0344E"
    ]
  },
  {
    "author": [
      {
        "family": "ATKI96 Atkins",
        "given": "M."
      },
      {
        "family": "AZIM92 Azimi",
        "given": "M."
      },
      {
        "family": "Prasad",
        "given": "B."
      },
      {
        "family": "Bhat",
        "given": "K."
      },
      {
        "family": "BACO94 Bacon",
        "given": "F."
      },
      {
        "family": "Graham",
        "given": "S."
      },
      {
        "family": "Sharp",
        "given": "O."
      }
    ],
    "container-title": [
      "Proceedings COMPCON ’92",
      "IEEE Computer",
      "ACM Computing Surveys"
    ],
    "date": [
      "1996-08",
      "1992-02",
      "1994-12"
    ],
    "note": [
      "BAIL93 Bailey, D. “RISC Microprocessors and Scientific Computing.” Proceedings, Supercomputing ’93, 1993."
    ],
    "title": [
      "PC Software Performance Tuning",
      "Two Level Cache Architectures",
      " Compiler Transformations for High-Performance Computing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BART03 Bartlett",
        "given": "J.Programming from the Ground Up"
      },
      {
        "family": "Bashe",
        "given": "C."
      },
      {
        "family": "Bucholtz",
        "given": "W."
      },
      {
        "family": "Hawkins",
        "given": "G."
      },
      {
        "family": "Ingram",
        "given": "J."
      },
      {
        "family": "Rochester",
        "given": "N."
      }
    ],
    "container-title": [
      "“A Superpipeline Approach to the MIPS Architecture.” Proceedings, COMPCON Spring ’91",
      "BASH81",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "2003",
      "1981-09",
      "1991-02"
    ],
    "editor": [
      {
        "family": "BASH91 Bashteen",
        "given": "A."
      },
      {
        "family": "Lui",
        "given": "I."
      },
      {
        "family": "Mullan",
        "given": "J."
      }
    ],
    "title": [
      "Available at this book’s Web site",
      "The Architecture of IBM’s Early Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BECK97 Beck",
        "given": "L."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "System Software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL70 Bell",
        "given": "C."
      },
      {
        "family": "Cady",
        "given": "R."
      },
      {
        "family": "McFarland",
        "given": "H."
      },
      {
        "family": "Delagi",
        "given": "B."
      },
      {
        "family": "O’Loughlin",
        "given": "J."
      },
      {
        "family": "Noonan",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, Spring Joint Computer Conference"
    ],
    "date": [
      "1970"
    ],
    "title": [
      "A New Architecture for Minicomputers—The DEC PDP-11"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BELL71 Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "date": [
      "1971"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Structures: Readings and Examples"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BELL74 Bell",
        "given": "J."
      },
      {
        "family": "Casasent",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "BELL78a Bell",
        "given": "C.",
        "particle": "users/GBell/gbvita.htm"
      },
      {
        "family": "Mudge",
        "given": "J."
      },
      {
        "family": "McNamara",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974-04",
      "1978"
    ],
    "location": [
      "Bedford, MA"
    ],
    "publisher": [
      "Digital Press"
    ],
    "title": [
      "An Investigation into Alternative Cache Organizations",
      "Computer Engineering: A DEC View of Hardware Systems Design"
    ],
    "type": "article-journal",
    "url": [
      "http://research.microsoft.com/"
    ]
  },
  {
    "author": [
      {
        "family": "BELL78b Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      },
      {
        "family": "BELL78c Bell",
        "given": "C."
      },
      {
        "family": "Kotok",
        "given": "A."
      },
      {
        "family": "Hastings",
        "given": "T."
      },
      {
        "family": "Hill",
        "given": "R."
      },
      {
        "family": "BENH92 Benham",
        "given": "J."
      },
      {
        "family": "BETK97 Betker",
        "given": "M."
      },
      {
        "family": "Fernando",
        "given": "J."
      },
      {
        "family": "Whalen",
        "given": "S."
      }
    ],
    "container-title": [
      "[BELL78a",
      "Communications of the ACM",
      "SIGCSE Bulletin",
      "Bell Labs Technical Journal"
    ],
    "date": [
      "1978-01",
      "1992-12",
      "1997"
    ],
    "title": [
      "Structural Levels of the PDP-8",
      "The Evolution of the DEC System-10",
      "A Geometric Approach to Presenting Computer Representations of Integers",
      "The History of the Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BEZ03 Bez",
        "given": "R."
      },
      {
        "others": true
      },
      {
        "family": "BHAR00 Bharandwaj",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer Architecture: Concepts and Evolution",
      "IEEE Micro"
    ],
    "date": [
      "2003-04",
      "September/October 2000",
      "1997"
    ],
    "editor": [
      {
        "family": "BLAA97 Blaauw",
        "given": "G."
      },
      {
        "family": "Brooks",
        "given": "F."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to Flash Memory",
      "The Intel IA-64 Compiler Code Generator"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BLAH83 Blahut",
        "given": "R."
      }
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Theory and Practice of Error Control Codes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BOHR98 Bohr",
        "given": "M."
      },
      {
        "family": "BOHR03 Bohr",
        "given": "M.“"
      },
      {
        "family": "BORK03 Borkar",
        "given": "S."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "International Reliability Physics Symposium",
      "Proceedings,ACM/IEEE Design Automation Conference",
      "ACM Queue"
    ],
    "date": [
      "1998-03",
      "2003-03",
      "2003-10",
      "2007"
    ],
    "title": [
      "Silicon Trends and Limits for Advanced Microprocessors",
      "High Performance Logic Technology and Reliability Challenges",
      "Getting Gigascale Chips: Challenges and Opportunities in Continuing Moore’s Law",
      "BORK07 Borkar, S.“Thousand Core Chips—A Technology Perspective"
    ],
    "type": "article-journal",
    "url": [
      "http://www.irps.org/03-41st"
    ]
  },
  {
    "author": [
      {
        "family": "BRAD91a Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      },
      {
        "family": "BRAD91b Bradlee",
        "given": "D."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Henry",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1991-05",
      "1991-04"
    ],
    "title": [
      "The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy",
      "Integrating Register Allocation and Instruction Scheduling for RISCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BREW97 Brewer",
        "given": "E."
      },
      {
        "literal": "Pentium, Pentium Pro Processor, Pentium II, Pentium III"
      }
    ],
    "container-title": [
      "Data Communications",
      "The Intel Microprocessors"
    ],
    "date": [
      "1997-07",
      "2009"
    ],
    "issue": [
      "8066"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clustering: Multiply and Conquer",
      "BREY09 Brey, B",
      "Pentium 4 and Core2 with 64-bit Extensions"
    ],
    "type": "article-journal",
    "volume": [
      "8086"
    ]
  },
  {
    "author": [
      {
        "family": "BROW96 Brown",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Architecture of FPGAs and CPLDs: A Tutorial"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "BURG97 Burger",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "BURK46 Burks",
        "given": "A."
      },
      {
        "family": "Goldstine",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "container-title": [
      "BELL71]. BUYY99a Buyya, R. High Performance Cluster Computing: Architectures and Systems",
      "Computer Architecture News",
      "Army Ordnance Dept"
    ],
    "date": [
      "1997-06",
      "1946",
      "1999"
    ],
    "edition": [
      "reprinted in"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The SimpleScalar Tool Set, Version 2.0",
      "Preliminary Discussion of the Logical Design of an Electronic Computer Instrument. Report prepared for U.S"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BUYY99b Buyya",
        "given": "R."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "High Performance Cluster Computing: Programming and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CANT01 Cantin",
        "given": "J."
      },
      {
        "family": "Hill",
        "given": "H."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "2001-09"
    ],
    "title": [
      "Cache Performance for Selected SPEC CPU2000 Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CART96 Carter",
        "given": "J."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Microprocesser Architecture and Microprogramming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CART06 Carter",
        "given": "P."
      }
    ],
    "container-title": [
      "CATA94 Catanzaro, B. Multiprocessor System Architectures"
    ],
    "date": [
      "2006-07-23",
      "1994"
    ],
    "location": [
      "Mountain View, CA"
    ],
    "publisher": [
      "Sunsoft Press"
    ],
    "title": [
      "PC Assembly Language",
      "Available at this book’s Web site"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "CEKL97 Cekleov",
        "given": "M."
      },
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "CHAI82 Chaitin",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings, SIGPLAN Symposium on Compiler Construction",
      "IEEE Micro"
    ],
    "date": [
      "September/October 1997",
      "1982-06"
    ],
    "title": [
      "Virtual-Address Caches, Part 1: Problems and Solutions in Uniprocessors",
      "Register Allocation and Spilling via Graph Coloring"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CHAS00 Chasin",
        "given": "A.“Predication"
      },
      {
        "family": "CHEN94 Chen",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "CHEN96 Chen",
        "given": "S."
      },
      {
        "family": "Towsley",
        "given": "D."
      },
      {
        "family": "CHOW86 Chow",
        "given": "F."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "family": "CHOW87 Chow",
        "given": "F."
      },
      {
        "family": "Correll",
        "given": "S."
      },
      {
        "family": "Himmelstein",
        "given": "M."
      },
      {
        "family": "Killian",
        "given": "E."
      },
      {
        "family": "Weber",
        "given": "L."
      },
      {
        "family": "CHOW90 Chow",
        "given": "F."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "D."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "container-title": [
      "“ ACM Computing Surveys",
      "Proceedings, COMPCON Spring ’86",
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Dr. Dobb’s Journal",
      "IEEE Transactions on Computers",
      "ACM Transactions on Programming Languages",
      "ACM Transactions on Computer Systems"
    ],
    "date": [
      "2000-05",
      "1994-06",
      "1996-10",
      "1986-03",
      "1987-10",
      "1990-10",
      "1985-02",
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "CLAR85 Clark,",
      "CLAR98 Clarke, D., and Merusi,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "source": [
      "D. System Software Programming: The Way Things Work."
    ],
    "title": [
      "Speculation, and Modern CPUs",
      "RAID: High-Performance, Reliable Secondary Storage",
      "A Performance Evaluation of RAID Architectures",
      "Engineering a RISC Compiler System",
      "How Many Addressing Modes Are Enough?",
      "The Priority-Based Coloring Approach to Register Allocation",
      "Performance of the VAX-11/780 Translation Buffer: Simulation and Measurement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CLEM00 Clements",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "May/June 2000"
    ],
    "title": [
      "The Undergraduate Curriculum in Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COHE81 Cohen",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1981-10"
    ],
    "title": [
      "On Holy Wars and a Plea for Peace"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COLW85a Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Brinkley-Sprunt",
        "given": "H."
      },
      {
        "family": "Kollar",
        "given": "C."
      },
      {
        "family": "COLW85b Colwell",
        "given": "R."
      },
      {
        "family": "Hitchcock",
        "given": "C."
      },
      {
        "family": "Jensen",
        "given": "E."
      },
      {
        "family": "Sprunt",
        "given": "H."
      },
      {
        "family": "COME00 Comerford",
        "given": "R."
      }
    ],
    "container-title": [
      "N.“An Experiment to Improve Operand Addressing.” Proceedings, Symposium on Architecture Support for Programming Languages and Operating Systems",
      "Computer",
      "Computer",
      "IEEE Spectrum"
    ],
    "date": [
      "1985-09",
      "1985-12",
      "2000-12",
      "1982-03"
    ],
    "editor": [
      {
        "family": "COOK82 Cook",
        "given": "R."
      },
      {
        "given": "Dande"
      }
    ],
    "title": [
      "Computers, Complexity, and Controversy",
      "More Controversy About ‘Computers, Complexity, and Controversy.’",
      "Magnetic Storage: The Medium that Wouldn’t Die"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "J",
        "given": "COON81 Coonen"
      },
      {
        "family": "COUT86 Coutant",
        "given": "D."
      },
      {
        "family": "Hammond",
        "given": "C."
      },
      {
        "family": "Kelley",
        "given": "J."
      },
      {
        "family": "CRAG79 Cragon",
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’86",
      "CRAG92 Cragon, H. Branch Strategy Taxonomy and Performance Models",
      "IEEE Computer",
      "Computer Architecture News"
    ],
    "date": [
      "1981-03",
      "1986-03",
      "1979-02",
      "1992"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Underflow and Denormalized Numbers",
      "Compilers for the New Generation of Hewlett-Packard Computers",
      "An Evaluation of Code Space Requirements and Performance of Various Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CRAW90 Crawford",
        "given": "J."
      },
      {
        "family": "CRIS97 Crisp",
        "given": "R."
      },
      {
        "family": "CUPP01 Cuppu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "DATT93 Dattatreya",
        "given": "G."
      },
      {
        "family": "DAVI87 Davidson",
        "given": "J."
      },
      {
        "family": "Vaughan",
        "given": "R."
      },
      {
        "family": "DENN68 Denning",
        "given": "P."
      },
      {
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings, Second International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Fourteenth Annual International Symposium on Computer Architecture",
      "IEEE Micro",
      "IEEE Micro",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Education",
      "Communications of the ACM"
    ],
    "date": [
      "1990-02",
      "November/December 1997",
      "2001-11",
      "1993-02",
      "1987-10",
      "1968-05",
      "1987"
    ],
    "note": [
      "DERO87 DeRosa, J., and Levy,"
    ],
    "title": [
      "The i486 CPU: Executing Instructions in One Clock Cycle",
      "Direct RAMBUS Technology: The New Main Memory Standard",
      "High Performance DRAMS in Workstation Environments",
      "A Systematic Approach to Teaching Binary Arithmetic in a First Course",
      "The Effect of Instruction Set Complexity on Program Size and Memory Performance",
      "The Working Set Model for Program Behavior",
      "An Evaluation of Branch Architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DESA05 Desai",
        "given": "D."
      },
      {
        "others": true
      },
      {
        "family": "DEWA90 Dewar",
        "given": "R."
      },
      {
        "family": "Smosna",
        "given": "M."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development.”"
    ],
    "date": [
      "2005-11",
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "BladeCenter System Overview",
      "Microprocessors: A Programmer’s View"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DEWD84 Dewdney",
        "given": "A."
      },
      {
        "family": "DIJK63 Dijkstra",
        "given": "E."
      }
    ],
    "container-title": [
      "Annual Review of Automatic Programming",
      "Scientific American"
    ],
    "date": [
      "1984-05",
      "1963"
    ],
    "location": [
      "Pergamon"
    ],
    "title": [
      "In the Game Called Core War Hostile Programs Engage in a Battle of Bits",
      "Making an ALGOL Translator for the X1"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DOWD98 Dowd",
        "given": "K."
      },
      {
        "family": "Severance",
        "given": "C."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Sebastopol, CA"
    ],
    "publisher": [
      "O’Reilly"
    ],
    "title": [
      "High Performance Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DUBE91 Dubey",
        "given": "P."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1991-10"
    ],
    "title": [
      "Branch Strategies: Modeling and Optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DULO98 Dulong",
        "given": "C."
      },
      {
        "family": "ECKE90 Eckert",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer",
      "ACM SIGCSE Bulletin",
      "IEEE Micro"
    ],
    "date": [
      "1998-07",
      "1990-09",
      "1985-12"
    ],
    "editor": [
      {
        "family": "ELAY85 El-Ayat",
        "given": "K."
      },
      {
        "family": "Agarwal",
        "given": "R."
      }
    ],
    "title": [
      "The IA-64 Architecture at Work",
      "Communication Between Computers and Peripheral Devices—An Analogy",
      "The Intel 80386—Architecture and Implementation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ERCE04 Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EISC07 Eischen",
        "given": "C."
      }
    ],
    "container-title": [
      "Network World"
    ],
    "date": [
      "2007-04-09"
    ],
    "title": [
      "RAID 6 Covers More Bases"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "EVAN03 Evans",
        "given": "J."
      },
      {
        "family": "Trimper",
        "given": "G."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Itanium Architecture for Programmers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EVEN00a Even",
        "given": "G."
      },
      {
        "family": "Paul",
        "given": "W."
      },
      {
        "family": "EVEN00b Even",
        "given": "G."
      },
      {
        "family": "Seidel",
        "given": "P."
      },
      {
        "family": "EVER98 Evers",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, 25th Annual International Symposium on Microarchitecture",
      "Proceedings of the IEEE",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2000-05",
      "2000-07",
      "1998-07",
      "2001-11",
      "2004"
    ],
    "editor": [
      {
        "family": "EVER01 Evers",
        "given": "M."
      },
      {
        "family": "Yeh",
        "given": "T."
      }
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "note": [
      "FARH04 Farhat, H. Digital Design and Computer Organization."
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "On the Design of IEEE Compliant Floating-Point Units",
      "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication",
      "An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work",
      "Understanding Branches and Designing Branch Predictors for High-Performance Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FARM92 Farmwald",
        "given": "M."
      },
      {
        "family": "Mooring",
        "given": "D."
      },
      {
        "family": "FLEM86 Fleming",
        "given": "P."
      },
      {
        "family": "Wallace",
        "given": "J."
      },
      {
        "family": "FLYN72 Flynn",
        "given": "M."
      },
      {
        "family": "FLYN85 Flynn",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "J."
      },
      {
        "family": "Wakefield",
        "given": "S."
      }
    ],
    "container-title": [
      "“And Now a Case for More Complex Instruction Sets.” Computer",
      "IEEE Spectrum",
      "Communications of the ACM",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1992-10",
      "1986-03",
      "1972-09",
      "1985-03",
      "1987-09",
      "2001"
    ],
    "editor": [
      {
        "family": "FLYN87 Flynn",
        "given": "M."
      },
      {
        "family": "Mitchell",
        "given": "C."
      },
      {
        "family": "Mulder",
        "given": "J."
      }
    ],
    "location": [
      "New York"
    ],
    "note": [
      "FLYN01 Flynn, M., and Oberman, S. Advanced Computer Arithmetic Design."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "A Fast Path to One Memory",
      "How Not to Lie with Statistics: The Correct Way to Summarize Benchmark Results",
      "Some Computer Organizations and Their Effectiveness",
      "On Instruction Sets and Their Formats"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FOG08a Fog",
        "given": "A."
      },
      {
        "family": "FOG08b Fog",
        "given": "A."
      },
      {
        "family": "FRAI83 Frailey",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer Architecture News"
    ],
    "date": [
      "2008",
      "2008",
      "1983-06"
    ],
    "publisher": [
      "Copenhagen University College of Engineering",
      "Copenhagen University College of Engineering"
    ],
    "title": [
      "Optimizing Subroutines in Assembly Language: An Optimization Guide for x86 Platforms",
      "The Microarchitecture of Intel and AMD CPUs",
      "Word Length of a Computer Architecture: Definitions and Applications"
    ],
    "type": "article-journal",
    "url": [
      "http://www.agner.org/",
      "http://www.agner.org/optimize/"
    ]
  },
  {
    "author": [
      {
        "literal": "FRIE96 Friedman, M. “RAID Keeps Going and Going and . ."
      }
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1996-04"
    ],
    "title": [
      ""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FURB00 Furber",
        "given": "S."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "ARM System-On-Chip Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "FURH87 Furht",
        "given": "B."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      },
      {
        "family": "FUTR01 Futral",
        "given": "W."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1987-03",
      "2001"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "A Survey of Microprocessor Architectures for Memory Management",
      "InfiniBand Architecture: Development and Deployment"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GENU04 Genu",
        "given": "P.A.Cache Primer Application Note AN2663 Freescale Semiconductor"
      },
      {
        "given": "Inc"
      },
      {
        "family": "GHAI98 Ghai",
        "given": "S."
      },
      {
        "family": "Joyner",
        "given": "J."
      },
      {
        "family": "John",
        "given": "L."
      }
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Technical Report TR-980501-01,"
    ],
    "publisher": [
      "Laboratory for Computer Architecture, University of Texas at Austin"
    ],
    "title": [
      "Investigating the Effectiveness of a Third Level Cache"
    ],
    "type": "report",
    "url": [
      "www.freescale.com/files/32bit/doc/app_note/AN2663.pdf",
      "http://lca.ece.utexas.edu/pubs-by-type.html"
    ]
  },
  {
    "author": [
      {
        "family": "GIBB04 Gibbs",
        "given": "W."
      },
      {
        "family": "GIFF87 Gifford",
        "given": "D."
      },
      {
        "family": "Spector",
        "given": "A."
      }
    ],
    "container-title": [
      "Scientific American",
      "Communications of the ACM"
    ],
    "date": [
      "2004-11",
      "1987-04"
    ],
    "title": [
      "A Split at the Core",
      "Case Study: IBM’s System/360-370 Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GOCH06 Gochman",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "GOLD91 Goldberg",
        "given": "D."
      },
      {
        "family": "GOOD83 Goodman",
        "given": "J."
      },
      {
        "family": "GOOD05 Goodacre",
        "given": "J."
      },
      {
        "family": "Sloss",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings, 10th Annual International Symposium on Computer Architecture",
      "GREG98 Gregg, J. Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets",
      "Intel Technology Journal",
      "ACM Computing Surveys",
      "Computer"
    ],
    "date": [
      "2006-05",
      "1991-03",
      "1983",
      "2005-07",
      "1998"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Reprinted in [HILL00]."
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Introduction to Intel Core Duo Processor Architecture",
      "What Every Computer Scientist Should Know About Floating-Point Arithmetic",
      "Using Cache Memory to Reduce Processor-Memory Bandwidth",
      "Parallelism and the ARM Instruction Set Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GRIM05 Grimheden",
        "given": "M."
      },
      {
        "family": "Torngren",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2005-08"
    ],
    "title": [
      "What is Embedded Systems and How Should It Be Taught?—Results from a Didactic Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GUST88 Gustafson",
        "given": "J."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1988-05"
    ],
    "title": [
      "Reevaluating Amdahl’s Law"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HALF97 Halfhill",
        "given": "T."
      }
    ],
    "container-title": [
      "Byte"
    ],
    "date": [
      "1997-12"
    ],
    "title": [
      "Beyond Pentium II"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HAMM97 Hammond",
        "given": "L."
      },
      {
        "family": "Nayfay",
        "given": "B."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1997-09"
    ],
    "title": [
      "A Single-Chip Multiprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HAND98 Handy",
        "given": "J."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "The Cache Memory Book"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HARR06 Harris",
        "given": "W."
      },
      {
        "family": "HAUE07 Haeusser",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "date": [
      "2006-11-02",
      "2007-10",
      "1998"
    ],
    "genre": [
      "bit-tech.net technical paper,",
      "IBM Redbook SG24-5946-05,"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "ibm.com/redbooks HAYE98 Hayes, J. Computer Architecture and Organization."
    ],
    "pages": [
      "– 2006 11 02 1"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Multi-core in the Source Engine",
      "IBM System Storage Tape Library Guide for Open Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "HEAT84 Heath",
        "given": "J."
      },
      {
        "family": "HENN84 Hennessy",
        "given": "J."
      },
      {
        "family": "HENN91 Hennessy",
        "given": "J."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "HENN06 Henning",
        "given": "J."
      },
      {
        "family": "HENN07 Henning",
        "given": "J."
      }
    ],
    "container-title": [
      "Computer Architecture News",
      "IEEE Transactions on Computers",
      "Computer",
      "Computer Architecture News",
      "Computer Architecture News",
      "IEEE Micro",
      "Computer Architecture News"
    ],
    "date": [
      "1984-03",
      "1982-03",
      "1984-12",
      "1991-09",
      "2006-09",
      "2007-03",
      "1990-04",
      "L",
      "1990-06"
    ],
    "editor": [
      {
        "family": "HIDA90 Hidaka",
        "given": "H."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Kazuyasu",
        "given": "F."
      }
    ],
    "note": [
      "HIGB90 Higbie,"
    ],
    "title": [
      "Re-Evaluation of RISC 1",
      "HENN82 Hennessy,J.,et al.“Hardware/SoftwareTradeoffs for Increased Performance.”Proceedings, Symposium on Architectural Support for Programming Languages and Operating Systems",
      "VLSI Processor Architecture",
      "Computer Technology and Architecture: An Evolving Interaction",
      "SPEC CPU2006 Benchmark Descriptions",
      "SPEC CPU Suite Growth: An Historical Perspective",
      "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory",
      "Quick and Easy Cache Performance Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HILL64 Hill",
        "given": "R."
      },
      {
        "family": "HILL89 Hill",
        "given": "M."
      },
      {
        "family": "HILL00 Hill",
        "given": "M."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "Sohi",
        "given": "G."
      }
    ],
    "container-title": [
      "Datamation",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1964-02",
      "1989-12",
      "2000"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Stored Logic Programming and Applications",
      "Evaluating Associativity in CPU Caches",
      "Readings in Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HINT01 Hinton",
        "given": "G."
      },
      {
        "others": true
      },
      {
        "family": "HIRA07 Hirata",
        "given": "K."
      },
      {
        "family": "Goodacre",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, 2007 Conference on Asia South Pacific Design Automation",
      "Intel Technology Journal"
    ],
    "date": [
      "2001",
      "2007"
    ],
    "title": [
      "The Microarchitecture of the Pentium 4 Processor",
      "ARM MPCore: The Streamlined and Scalable ARM11 processor core"
    ],
    "type": "article-journal",
    "url": [
      "http://developer.intel.com/technology/itj/"
    ]
  },
  {
    "author": [
      {
        "family": "HUCK83 Huck",
        "given": "T."
      }
    ],
    "date": [
      "1983-05"
    ],
    "genre": [
      "Technical Report No. 83-243,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Comparative Analysis of Computer Architectures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "HUCK00 Huck",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "“Technology and Economics in the Semiconductor Industry.”",
      "IEEE Micro",
      "ACM Transactions on Computer Systems"
    ],
    "date": [
      "September/October 2000",
      "1991-02",
      "1996-01"
    ],
    "editor": [
      {
        "family": "HUTC96 Hutcheson",
        "given": "G."
      },
      {
        "family": "Hutcheson",
        "given": "J."
      }
    ],
    "publisher": [
      "Scientific American"
    ],
    "title": [
      "Introducing the IA-64 Architecture",
      "HUGU91 Huguet, M., and Lang,T.“Architectural Support for Reduced Register Saving/Restoring in Single-Window Register Files"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWAN93 Hwang",
        "given": "K."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Advanced Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HWAN99 Hwang",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Concurrency"
    ],
    "date": [
      "1999-01"
    ],
    "title": [
      "Designing SSI Clusters with Hierarchical Checkpointing and Single I/O Space"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWU98 Hwu",
        "given": "W."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1998-01"
    ],
    "title": [
      "Introduction to Predicated Execution"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HWU01 Hwu",
        "given": "W."
      },
      {
        "family": "August",
        "given": "D."
      },
      {
        "family": "Sias",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Pentium Pro and Pentium II Processors and Related Products",
      "IBM Data Sheet"
    ],
    "date": [
      "2001-11",
      "2001-01",
      "1998"
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Program Decision Logic Optimization Using Predication and Control Speculation",
      "IBM01 International Business Machines, Inc. 64 Mb Synchronous DRAM",
      "INTE98 Intel Corp"
    ],
    "type": "article-journal",
    "volume": [
      "364164"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE00a Intel"
      }
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Document 245317 through 245320."
    ],
    "location": [
      "Aurora, CO"
    ],
    "title": [
      "Intel IA-64 Architecture Software Developer’s Manual"
    ],
    "type": null,
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE00b Intel"
      }
    ],
    "container-title": [
      "INTE04a Intel Corp. IA-32 Intel Architecture Software Developer’s Manual",
      "documentation.htm INTE04b Intel Research and Development. Architecting the Era of Tera. Intel White Paper"
    ],
    "date": [
      "2454-08",
      "2004-02"
    ],
    "genre": [
      "Document 248966-04 2001.",
      "Document 248966-04 2001"
    ],
    "location": [
      "Aurora, CO"
    ],
    "note": [
      "Document 253665 through 253668. 2004."
    ],
    "title": [
      "Itanium Processor Microarchitecture Reference for Software Optimization",
      "INTE01a Intel Corp. Intel Pentium 4 Processor Optimization Reference Manual",
      "INTE01b Intel Corp. Desktop Performance and Optimization for Intel Pentium 4 Processor"
    ],
    "type": "chapter",
    "url": [
      "http://developer.intel.com/design/Pentium4/documentation.htm",
      "http://developer.intel.com/design/Pentium4/documentation.htm",
      "http://developer.intel.com/design/Pentium4/",
      "http://www.intel.com/labs/teraera/index.htm"
    ],
    "volume": [
      "4"
    ]
  },
  {
    "container-title": [
      "Endianness White Paper"
    ],
    "date": [
      "2004-11-15"
    ],
    "title": [
      "INTE04b Intel Corp"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "INTE08 Intel"
      },
      {
        "family": "Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "D."
      }
    ],
    "date": [
      "2008",
      "2008"
    ],
    "genre": [
      "intel.com/products/processor/manuals JACO08"
    ],
    "location": [
      "Denver, CO",
      "Boston"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Intel ® 64 and IA-32 Intel Architectures Software Developer’s Manual",
      "Memory Systems: Cache, DRAM, Disk"
    ],
    "type": null,
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "James",
        "given": "JAME90"
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1983-09"
    ],
    "title": [
      "D.“Multiplexed Buses:The Endian Wars Continue"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "JARP01 Jarp",
        "given": "S."
      }
    ],
    "container-title": [
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "2001-07"
    ],
    "title": [
      "Optimizing IA-64 Performance"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "JERR05 Jerraya",
        "given": "A."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Multiprocessor Systems-on-Chips"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JOHN91 Johnson",
        "given": "M."
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Superscalar Microprocessor Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JOHN08 John",
        "given": "E."
      },
      {
        "family": "Rubio",
        "given": "J."
      }
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Unique Chips and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JOUP88 Jouppi",
        "given": "N."
      },
      {
        "family": "JOUP89a Jouppi",
        "given": "N."
      },
      {
        "family": "Wall",
        "given": "D."
      },
      {
        "family": "JOUP89b Jouppi",
        "given": "N."
      },
      {
        "family": "KAEL91 Kaeli",
        "given": "D."
      },
      {
        "family": "Emma",
        "given": "P."
      },
      {
        "family": "KAGA01 Kagan",
        "given": "M."
      },
      {
        "family": "KALL04 Kalla",
        "given": "R."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Tendler",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, 18th Annual International Symposium on Computer Architecture",
      "Computer Architecture News",
      "IEEE Transactions on Computers",
      "Communications System Design",
      "IEEE Micro"
    ],
    "date": [
      "1988-06",
      "1989-04",
      "1989-12",
      "1991-05",
      "2001-09",
      "2004-03",
      "1992"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "note": [
      "KANE92 Kane, G., and Heinrich, J. MIPS RISC Architecture."
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Superscalar versus Superpipelined Machines",
      "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines",
      "The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance",
      "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns",
      "InfiniBand: Thinking Outside the Box Design",
      "IBM Power5 Chip: A Dual-Core Multithreaded Processor"
    ],
    "type": "article-journal",
    "url": [
      "www.csdmag.com"
    ]
  },
  {
    "author": [
      {
        "family": "KAPP00 Kapp",
        "given": "C."
      }
    ],
    "container-title": [
      "Dr. Dobb’s Journal"
    ],
    "date": [
      "2000-07"
    ],
    "title": [
      "Managing Cluster Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "KATE83 Katevenis",
        "given": "M."
      }
    ],
    "date": [
      "1983-10",
      "1985"
    ],
    "genre": [
      "PhD dissertation,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "note": [
      "Reprinted by"
    ],
    "publisher": [
      "Computer Science Department, University of California at Berkeley",
      "MIT Press"
    ],
    "title": [
      "Reduced Instruction Set Computer Architectures for VLSI"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "KATH01 Kathail"
      },
      {
        "family": "Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "KATZ89 Katz",
        "given": "R."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-11",
      "1989-12",
      "2001"
    ],
    "editor": [
      {
        "family": "KEET01 Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R."
      }
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Compiling for EPIC Architectures",
      "Disk System Architecture for High Performance Computing",
      "DRAM Circuit Design: A Tutorial"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KHUR01 Khurshudov",
        "given": "A."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "The Essential Guide to Computer Data Storage"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KNAG04 Knaggs",
        "given": "P."
      },
      {
        "family": "Welsh",
        "given": "S.A.R.M."
      },
      {
        "family": "KNUT71 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "August",
      "Software Practice and Experience"
    ],
    "date": [
      "2004",
      "1971"
    ],
    "pages": [
      "– – – – 729"
    ],
    "title": [
      "Assembly Language Programming. Bournemouth University, School of Design, Engineering, and Computing",
      "An Empirical Study of FORTRAN Programs"
    ],
    "type": "article-journal",
    "volume": [
      "31",
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "KNUT98 Knuth",
        "given": "D."
      }
    ],
    "container-title": [
      "Seminumerical Algorithms"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Art of Computer Programming"
    ],
    "type": "chapter",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "KOOP96 Koopman",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings, 1996 International Conference on Computer Design"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Embedded System Design Issues (the Rest of the Story"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KUCK77 Kuck",
        "given": "D."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      },
      {
        "family": "KUGA91 Kuga",
        "given": "M."
      },
      {
        "family": "Murakami",
        "given": "K."
      },
      {
        "family": "Tomita",
        "given": "S."
      },
      {
        "family": "LEE91 Lee",
        "given": "R."
      },
      {
        "family": "Kwok",
        "given": "A."
      },
      {
        "family": "Briggs",
        "given": "F."
      },
      {
        "family": "LEON07 Leonard",
        "given": "T."
      }
    ],
    "container-title": [
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "Proceedings, Game Developers Conference 2007",
      "“Recent Trends in FPGA Architectures and Applications.” Proceedings, 4th IEEE International symposium on Electronic Design, Test, and Applications",
      "IEEE Transactions on Computers",
      "Computer Architecture News"
    ],
    "date": [
      "1977-07",
      "1991-06",
      "1991-04",
      "2007-03",
      "2008"
    ],
    "pages": [],
    "title": [
      "An Analysis of Rounding Methods in Floating-Point Arithmetic",
      "DSNS (Dynamically-hazard resolved, Staticallycode-scheduled, Nonuniform Superscalar): Yet Another Superscalar Processor Architecture",
      "The Floating Point Performance of a Superscalar SPARC Processor",
      "Dragged Kicking and Screaming: Source Multicore",
      "LEON08 Leong"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LEVI00 Levine",
        "given": "J."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Linkers and Loaders"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LILJ88 Lilja",
        "given": "D."
      },
      {
        "family": "LILJ93 Lilja",
        "given": "D."
      },
      {
        "family": "LOVE96 Lovett",
        "given": "T."
      },
      {
        "family": "Clapp",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings, 23rd Annual International Symposium on Computer Architecture, May 1996. LUND77 Lunde, A. “Empirical Evaluation of Some Features of Instruction Set Processor Architectures.” Communications of the ACM",
      "Computer",
      "ACM Computing Surveys"
    ],
    "date": [
      "1988-07",
      "1993-09",
      "1977-03"
    ],
    "title": [
      "Reducing the Branch Penalty in Pipelined Processors",
      "Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons",
      "Implementation and Performance of a CC-NUMA System"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LYNC93 Lynch",
        "given": "M."
      }
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Microprogrammed State Machine Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MACD84 MacDougall",
        "given": "M."
      },
      {
        "family": "MAHL94 Mahlke",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "MAHL95 Mahlke",
        "given": "S."
      },
      {
        "others": true
      },
      {
        "family": "MAK04 Mak",
        "given": "P."
      },
      {
        "others": true
      },
      {
        "family": "MANJ01a Manjikian",
        "given": "N."
      },
      {
        "family": "MANJ01b Manjikian",
        "given": "N."
      }
    ],
    "container-title": [
      "Proceedings, 27th International Symposium on Microarchitecture",
      "Proceedings, 22nd International Symposium on Computer Architecture",
      "IEEE Computer",
      "IBM Journal of Research and Development",
      "Computer Architecture News",
      "Computer Architecture News"
    ],
    "date": [
      "1984-07",
      "1994-12",
      "1995-06",
      "May/July 2004",
      "2001-09",
      "2001-03",
      "2004"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "MANO04 Mano, M. Logic and Computer Design Fundamentals."
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Instruction-level Program and Process Modeling",
      "Characterizing the Impact of Predicated Execution on Branch Prediction",
      "A Comparison of Full and Partial Predicated Execution Support for ILP Processors",
      "Processor Subsystem Interconnect for a Large Symmetric Multiprocessing System",
      "More Enhancements of the SimpleScalar Tool Set",
      "Multiprocessor Enhancements of the SimpleScalar Tool Set"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MANS97 Mansuripur",
        "given": "M."
      },
      {
        "family": "Sincerbox",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1997-11"
    ],
    "title": [
      "Principles and Techniques of Optical Data Storage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARC90 Marchant",
        "given": "A."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Optical Recording"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MARK00 Markstein",
        "given": "P."
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall PTR"
    ],
    "title": [
      "IA-64 and Elementary Functions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MARR02 Marr",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Intel Technology Journal, First Quarter"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Hyper-Threading Technology Architecture and Microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MASH95 Mashey",
        "given": "J."
      },
      {
        "family": "MAYB84 Mayberry",
        "given": "W."
      },
      {
        "family": "Efland",
        "given": "G."
      }
    ],
    "container-title": [
      "USENET comp.arch newsgroup",
      "The 80x86 IBM PC and Compatible Computers: Assembly Language, Design and Interfacing",
      "Computer Design"
    ],
    "date": [
      "1995-02",
      "1984-11",
      "2003"
    ],
    "editor": [
      {
        "family": "MAZI03 Mazidi",
        "given": "M."
      },
      {
        "family": "Mazidi",
        "given": "J."
      }
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "CISC vs. RISC (or what is RISC really",
      "Cache Boosts Multiprocessor Performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCDO05 McDougall",
        "given": "R."
      }
    ],
    "container-title": [
      "ACM Queue"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "Extreme Software Scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCDO06 McDougall",
        "given": "R."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      ";login"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Multi-Core Microprocessors are Here"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCEL85 McEliece",
        "given": "R."
      }
    ],
    "container-title": [
      "Scientific American"
    ],
    "date": [
      "1985-01"
    ],
    "title": [
      "The Reliability of Computer Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MCNA03 McNairy",
        "given": "C."
      },
      {
        "family": "Soltis",
        "given": "D."
      }
    ],
    "container-title": [
      "Magnetic Recording Technology",
      "IEEE Micro"
    ],
    "date": [
      "2003-03",
      "1996"
    ],
    "editor": [
      {
        "family": "MEE96a Mee",
        "given": "C."
      },
      {
        "family": "Daniel",
        "given": "E."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Itanium 2 Processor Microarchitecture"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "MEE96b Mee",
        "given": "C."
      },
      {
        "family": "Daniel",
        "given": "E."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Magnetic Storage Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MEND06 Mendelson",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "MILE00 Milenkovic",
        "given": "A."
      },
      {
        "family": "MIRA92 Mirapuri",
        "given": "S."
      },
      {
        "family": "Woodacre",
        "given": "M."
      },
      {
        "family": "Vasseghi",
        "given": "N."
      },
      {
        "given": "G."
      }
    ],
    "container-title": [
      "Intel Technology Journal",
      "IEEE Concurrency, July-September",
      "IEEE Micro",
      "Electronics Magazine"
    ],
    "date": [
      "2006-05",
      "2000",
      "1992-04",
      "1965-04-19"
    ],
    "note": [
      "MOOR65 Moore,"
    ],
    "title": [
      "CMP Implementation in Systems Based on the Intel Core Duo Processor",
      "Achieving High Performance in Bus-Based Shared-Memory Multiprocessors",
      "The MIPS R4000 Processor",
      "Cramming More Components Onto Integrated Circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MORS78 Morse",
        "given": "S."
      },
      {
        "family": "Pohlman",
        "given": "W."
      },
      {
        "family": "Ravenel",
        "given": "B."
      },
      {
        "family": "MOSH01 Moshovos",
        "given": "A."
      },
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "MYER78 Myers",
        "given": "G."
      },
      {
        "family": "NAFF02 Naffziger",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer",
      "Computer Architecture News",
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1978-06",
      "2001-11",
      "1978-06",
      "2002-11",
      "2005"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "NOER05 Noergarrd, T. Embedded Systems Architecture: A Comprehensive Guide for Engineers and Programmers."
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "The Intel 8086 Microprocessor: A 16-bit Evolution of the 8080",
      "Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling",
      "The Evaluation of Expressions in a Storage-to-Storage Architecture",
      "The Implementation of the Itanium 2 Microprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "NOVI93 Novitsky",
        "given": "J."
      },
      {
        "family": "Azimi",
        "given": "M."
      },
      {
        "family": "Ghaznavi",
        "given": "R."
      },
      {
        "family": "NOWE07 Nowell",
        "given": "M."
      },
      {
        "family": "Vusirikala",
        "given": "V."
      },
      {
        "family": "Hays",
        "given": "R."
      },
      {
        "family": "OBER97a Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "OBER97b Oberman",
        "given": "S."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings COMPCON ’92",
      "Proceedings, Seventh International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1993-02",
      "2007-08",
      "1997-02",
      "1997-08",
      "1996"
    ],
    "genre": [
      "Ethernet Alliance White Paper,"
    ],
    "note": [
      "OLUK96 Olukotun,"
    ],
    "title": [
      "Optimizing Systems Performance Based on Pentium Processors",
      "Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet",
      "Design Issues in Division and Other Floating-Point Operations",
      "Division Algorithms and Implementations",
      "The Case for a Single-Chip Multiprocessor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "OLUK05 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "OLUK07 Olukotun",
        "given": "K."
      },
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Laudon",
        "given": "J."
      }
    ],
    "container-title": [
      "ACM Queue"
    ],
    "date": [
      "2005-09",
      "2007"
    ],
    "location": [
      "San Rafael, CA"
    ],
    "publisher": [
      "Morgan & Claypool"
    ],
    "title": [
      "The Future of Microprocessors",
      "Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "OMON99 Omondi",
        "given": "A."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "The Microarchitecture of Pipelined and Superscalar Computers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "OVER01 Overton",
        "given": "M."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "publisher": [
      "Society for Industrial and Applied Mathematics"
    ],
    "title": [
      "Numerical Computing with IEEE Floating Point Arithmetic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PADE81 Padegs",
        "given": "A."
      },
      {
        "family": "PADE88 Padegs",
        "given": "A."
      },
      {
        "family": "Moore",
        "given": "B."
      },
      {
        "family": "Smith",
        "given": "R."
      },
      {
        "family": "Buchholz",
        "given": "W."
      }
    ],
    "container-title": [
      "B. Computer Arithmetic: Algorithms and Hardware Design",
      "IBM Journal of Research and Development",
      "IEEE Transactions on Communications"
    ],
    "date": [
      "1981-09",
      "1988-05",
      "2000"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "System/360 and Beyond",
      "The IBM System/370 Vector Architecture: Design Considerations",
      "PARH00 Parhami"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PARK89 Parker",
        "given": "A."
      },
      {
        "family": "Hamblen",
        "given": "J."
      }
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Dallas, TX"
    ],
    "publisher": [
      "Texas Instruments"
    ],
    "title": [
      "An Introduction to Microprogramming with Exercises Designed for the Texas Instruments SN74ACT8800 Software Development Board"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PATT82a Patterson",
        "given": "D."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "PATT82b Patterson",
        "given": "D."
      },
      {
        "family": "Piepho",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer",
      "IEEE Micro"
    ],
    "date": [
      "1982-09",
      "1982-11"
    ],
    "title": [
      "A VLSI RISC",
      "Assessing RISCs in High-Level Language Support"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PATT84 Patterson",
        "given": "D."
      },
      {
        "family": "PATT85a Patterson",
        "given": "D."
      },
      {
        "family": "PATT85b Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "PATT88 Patterson",
        "given": "D."
      },
      {
        "family": "Gibson",
        "given": "G."
      },
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "PATT01 Patt",
        "given": "Y."
      },
      {
        "family": "PEIR99 Peir",
        "given": "J."
      },
      {
        "family": "Hsu",
        "given": "W."
      },
      {
        "family": "Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "Communications of the ACM",
      "Proceedings, ACM SIGMOD Conference of Management of Data",
      "Proceedings of the IEEE",
      "Computer Architecture News",
      "Computer",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-03",
      "1985-01",
      "1985-11",
      "1988-06",
      "2001-11",
      "1999-02",
      "1997-01"
    ],
    "note": [
      "PELE97 Peleg, A.; Wilkie, S.; and Weiser, U. “Intel MMX for Multimedia PCs.” Communications of the ACM,"
    ],
    "title": [
      "RISC Watch",
      "Reduced Instruction Set Computers",
      "Response to ‘Computers, Complexity, and Controversy.’",
      "A Case for Redundant Arrays of Inexpensive Disks (RAID",
      "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution",
      "Functional Implementation Techniques for CPU Cache Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PFIS98 Pfister",
        "given": "G."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "In Search of Clusters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "POLL99 Pollack",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceedings of the 32nd annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies (keynote address"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POPE91 Popescu",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "PRES01 Pressel",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, ACM Symposium on Applied Computing",
      "IEEE Micro"
    ],
    "date": [
      "1991-06",
      "2001-03"
    ],
    "title": [
      "The Metaflow Architecture",
      "Fundamental Limitations on the Use of Prefetching and Stream Buffers for Scientific Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "PRIN97 Prince",
        "given": "B."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Semiconductor Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PRIN02 Prince",
        "given": "B."
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Emerging Memories: Technologies and Trends"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PRZY88 Przybylski",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, Fifteenth Annual International Symposium on Computer Architecture",
      "Proceedings, 17th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1988-06",
      "1990-05"
    ],
    "title": [
      "Performance Trade-offs in Cache Design",
      "PRZY90 Przybylski, S.“The Performance Impact of Block Size and Fetch Strategies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RADD08 Radding",
        "given": "A."
      },
      {
        "family": "RADI83 Radin",
        "given": "G."
      }
    ],
    "container-title": [
      "Storage Magazine",
      "IBM Journal of Research and Development",
      "Computer Design"
    ],
    "date": [
      "2008-09",
      "1983-05",
      "1983-11"
    ],
    "editor": [
      {
        "family": "RAGA83 Ragan-Kelley",
        "given": "R."
      },
      {
        "family": "Clark",
        "given": "R."
      }
    ],
    "title": [
      "Small Disks, Big Specs",
      "The 801 Minicomputer",
      "Applying RISC Theory to a Large Computer"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RAMA77 Ramamoorthy",
        "given": "C."
      },
      {
        "family": "RECH98 Reches",
        "given": "S."
      },
      {
        "family": "Weiss",
        "given": "S."
      },
      {
        "family": "REDD76 Reddi",
        "given": "S."
      },
      {
        "family": "Feustel",
        "given": "E."
      }
    ],
    "container-title": [
      "Computing Surveys",
      "IEEE Transactions on Computers",
      "Computing Surveys"
    ],
    "date": [
      "1977-03",
      "1998-08",
      "1976-06"
    ],
    "title": [
      "Pipeline Architecture",
      "Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes",
      "A Conceptual Framework for Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "REIM06 Reimer",
        "given": "J."
      },
      {
        "family": "RICH07 Riches",
        "given": "S.",
        "particle": "arstechnica.com/ articles/paedia/cpu/valve-multicore.ars"
      },
      {
        "others": true
      },
      {
        "family": "RODR01 Rodriguez",
        "given": "M."
      },
      {
        "family": "Perez",
        "given": "J."
      },
      {
        "family": "Pulido",
        "given": "J."
      }
    ],
    "container-title": [
      "ars technica",
      "IQ Online",
      "Microprocessors and Microsystems"
    ],
    "date": [
      "2006-11-05",
      "2007",
      "2001-06"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Valve Goes Multicore",
      "A Fully Automated High Performance Implementation of ARM Cortex-A8",
      "An Educational Tool for Testing Caches on Symmetric Multiprocessors"
    ],
    "type": "article-journal",
    "url": [
      "www.arm.com/iqonline"
    ],
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "ROSC03 Rosch",
        "given": "W.Winn L."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Indianapolis, IN"
    ],
    "publisher": [
      "Que Publishing"
    ],
    "title": [
      "Rosch Hardware Bible"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SAKA02 Sakai",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings. 15th International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "CMP on SoC: architect’s view"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SALO93 Salomon",
        "given": "D.Assemblers"
      },
      {
        "family": "Ltd",
        "given": "Loaders Ellis Horwood"
      },
      {
        "family": "Satyanarayanan",
        "given": "M."
      },
      {
        "family": "Bhandarkar",
        "given": "D."
      }
    ],
    "container-title": [
      "SATY81",
      "Computer"
    ],
    "date": [
      "1993",
      "1981-12"
    ],
    "title": [
      "Available at this book’s Web site",
      "Design Trade-Offs in VAX-11 Translation Buffer Organization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SCHA97 Schaller",
        "given": "R."
      },
      {
        "family": "SCHL00a Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "SCHL00b Schlansker",
        "given": "M."
      },
      {
        "family": "Rau",
        "given": "B."
      }
    ],
    "container-title": [
      "IEEE Spectrum",
      "Computer"
    ],
    "date": [
      "1997-06",
      "2000-02"
    ],
    "genre": [
      "HPL Technical Report HPL-1999-111,"
    ],
    "note": [
      "Hewlett-Packard Laboratories (www.hpl.hp.com), February 2000."
    ],
    "title": [
      "Moore’s Law: Past, Present, and Future",
      "EPIC: Explicitly Parallel Instruction Computing",
      "EPIC: An Architecture for Instruction-Level Parallel Processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SCHW99 Schwarz",
        "given": "E."
      },
      {
        "family": "Krygowski",
        "given": "C."
      }
    ],
    "container-title": [
      "ARM Architecture Reference Manual",
      "IBM Journal of Research and Development"
    ],
    "date": [
      "September/November 1999",
      "2000"
    ],
    "editor": [
      {
        "family": "SEAL00 Seal",
        "given": "D."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The S/390 G5 Floating-Point Unit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SEBE76 Sebern",
        "given": "M."
      },
      {
        "family": "SEGA95 Segars",
        "given": "S."
      },
      {
        "family": "Clarke",
        "given": "K."
      },
      {
        "family": "Goudge",
        "given": "L."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Microprogramming and Computer Architecture",
      "IEEE Micro"
    ],
    "date": [
      "1976-06",
      "1995-10",
      "1991"
    ],
    "editor": [
      {
        "family": "SEGE91 Segee",
        "given": "B."
      },
      {
        "family": "Field",
        "given": "J."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "A Minicomputer-compatible Microcomputer System: The DEC LSI-11",
      "Embedded Control Problems, Thumb, and the ARM7TDMI"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SERL86 Serlin",
        "given": "O."
      }
    ],
    "container-title": [
      "Datamation"
    ],
    "date": [
      "1986-06-01"
    ],
    "title": [
      "MIPS, Dhrystones, and Other Tales"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHAN38 Shannon",
        "given": "C."
      }
    ],
    "container-title": [
      "AIEE Transactions"
    ],
    "date": [
      "1938"
    ],
    "title": [
      "Symbolic Analysis of Relay and Switching Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "SHAN99 Shanley",
        "given": "T."
      },
      {
        "family": "Anderson",
        "given": "D."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Richardson, TX"
    ],
    "publisher": [
      "Mindshare Press"
    ],
    "title": [
      "PCI Systems Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAN03 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "InfinBand Network Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAN05 Shanley",
        "given": "T."
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Unabridged Pentium 4, The: IA32 Processor Genealogy"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR97 Sharma",
        "given": "A."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Semiconductor Memories: Technology, Testing, and Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SHAR00 Sharangpani",
        "given": "H."
      },
      {
        "family": "Arona",
        "given": "K."
      },
      {
        "family": "SHAR03 Sharma",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "September/October 2000",
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Itanium Processor Microarchitecture",
      "Advanced Semiconductor Memories: Architectures, Designs, and Applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SHEN05 Shen",
        "given": "J."
      },
      {
        "family": "Lipasti",
        "given": "M."
      }
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Modern Processor Design: Fundamentals of Superscalar Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SIEG04 Siegel",
        "given": "T."
      },
      {
        "family": "Pfeffer",
        "given": "E."
      },
      {
        "family": "Magee",
        "given": "A."
      },
      {
        "family": "SIEW82 Siewiorek",
        "given": "D."
      },
      {
        "family": "Bell",
        "given": "C."
      },
      {
        "family": "Newell",
        "given": "A."
      }
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "May/July 2004",
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "The IBM z990 Microprocessor",
      "Computer Structures: Principles and Examples"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIMA97 Sima",
        "given": "D."
      },
      {
        "family": "SIMA04 Sima",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "IEEE Micro"
    ],
    "date": [
      "September/October 1997",
      "2004-12"
    ],
    "title": [
      "Superscalar Instruction Issue",
      "Decisive Aspects in the Evolution of Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SIMO96 Simon",
        "given": "H."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The Sciences of the Artificial"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SLOS04 Sloss",
        "given": "A."
      },
      {
        "family": "Symes",
        "given": "D."
      },
      {
        "family": "Wright",
        "given": "C."
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "ARM System Developer’s Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SMIT82 Smith",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1992-09"
    ],
    "title": [
      "Cache Memories"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SMIT95 Smith",
        "given": "J."
      },
      {
        "family": "Sohi",
        "given": "G."
      },
      {
        "family": "SMIT87 Smith",
        "given": "A."
      },
      {
        "family": "SMIT88 Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Communications of the ACM",
      "“Limits on Multiple Instruction Issue.” Proceedings, Third International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Transactions on Communications"
    ],
    "date": [
      "1995-12",
      "1987-09",
      "1988-10",
      "1989-04"
    ],
    "editor": [
      {
        "family": "M.",
        "given": "Johnson"
      },
      {
        "family": "M."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "title": [
      "The Microarchitecture of Superscalar Processors",
      "Line (Block) Size Choice for CPU Cache Memories",
      "Characterizing Computer Performance with a Single Number",
      "SMIT89 Smith"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SMIT08 Smith",
        "given": "B."
      },
      {
        "family": "SODE96 Soderquist",
        "given": "P."
      },
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "SOHI90 Sohi",
        "given": "G."
      },
      {
        "family": "STAL88 Stallings",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Computer",
      "ACM Computing Surveys",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2008-05",
      "1996-09",
      "1990-03",
      "1988-01",
      "2007"
    ],
    "edition": [
      "Eighth"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "note": [
      "STAL07 Stallings, W. Data and Computer Communications,"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "ARM and Intel Battle over the Mobile Chip’s Future",
      "Area and Performance Tradeoffs in Floating-Point Divide and Square-Root Implementations",
      "Instruction Issue Logic for High-Performance Interruptable, Multiple Functional Unit, Pipelined Computers",
      "Reduced Instruction Set Computer Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STAL09 Stallings",
        "given": "W."
      }
    ],
    "date": [
      "2009"
    ],
    "edition": [
      "Sixth"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Operating Systems, Internals and Design Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STEN90 Stenstrom",
        "given": "P."
      },
      {
        "family": "STEV64 Stevens",
        "given": "W."
      }
    ],
    "container-title": [
      "Computer",
      "IBM Systems Journal"
    ],
    "date": [
      "1990-06",
      "1964",
      "1993"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Reading, MA"
    ],
    "note": [
      "Reprinted in [SIEW82]. STON93 Stone, H."
    ],
    "publisher": [
      "High-Performance Computer Architecture",
      "Addison-Wesley"
    ],
    "title": [
      "A Survey of Cache Coherence Schemes of Multiprocessors",
      "The Structure of System/360, Part II: System Implementation"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "STON96 Stonham",
        "given": "T."
      }
    ],
    "date": [
      "1996"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Chapman & Hall"
    ],
    "title": [
      "Digital Logic Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STRE78 Strecker",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings, National Computer Conference"
    ],
    "date": [
      "1978"
    ],
    "title": [
      "VAX-11/780: A Virtual Address Extension to the DEC PDP-11 Family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STRE83 Strecker",
        "given": "W."
      },
      {
        "family": "STRI79 Stritter",
        "given": "E."
      },
      {
        "family": "Gunter",
        "given": "T."
      }
    ],
    "container-title": [
      "ACM Transactions on Computer Systems",
      "Computer Arithmetic",
      "Computer"
    ],
    "date": [
      "1983-11",
      "1979-02",
      "1990"
    ],
    "editor": [
      {
        "family": "SWAR90 Swartzlander",
        "given": "E."
      }
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Transient Behavior of Cache Memories",
      "A Microprocessor Architecture for a Changing World: The Motorola 68000"
    ],
    "type": "article-journal",
    "volume": [
      "Volumes I and II"
    ]
  },
  {
    "author": [
      {
        "family": "TAMI83 Tamir",
        "given": "Y."
      },
      {
        "family": "Sequin",
        "given": "C."
      },
      {
        "family": "TANE78 Tanenbaum",
        "given": "A."
      }
    ],
    "container-title": [
      "Operating Systems: Design and Implementation",
      "IEEE Transactions on Computers",
      "Communications of the ACM"
    ],
    "date": [
      "1983-11",
      "1978-03",
      "1997"
    ],
    "editor": [
      {
        "family": "TANE97 Tanenbaum",
        "given": "A."
      },
      {
        "family": "Woodhull",
        "given": "A."
      }
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Strategies for Managing the Register File in RISC",
      "Implications of Structured Programming for Machine Architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "THOM00 Thompson",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Multimedia"
    ],
    "date": [
      "2000-04"
    ],
    "title": [
      "IEEE 1394: Changing the Way We Do Multimedia Communications"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1990"
    ],
    "title": [
      "TI90 Texas Instruments Inc. SN74ACT880 Family Data Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "TJAD70 Tjaden",
        "given": "G."
      },
      {
        "family": "Flynn",
        "given": "M."
      },
      {
        "family": "TOMA93 Tomasevic",
        "given": "M."
      },
      {
        "family": "Milutinovic",
        "given": "V."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1970-10",
      "1993"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Detection and Parallel Execution of Independent Instructions",
      "The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TOON81 Toong",
        "given": "H."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1981-05"
    ],
    "title": [
      "An Architectural Comparison of Contemporary 16-Bit Microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TRIE01 Triebel",
        "given": "W."
      }
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Intel Press"
    ],
    "title": [
      "Itanium Architecture for Software Developers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "TUCK67 Tucker",
        "given": "S."
      }
    ],
    "container-title": [
      "IBM Systems Journal"
    ],
    "date": [
      "1967"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Microprogram Control for System/360"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "TUCK87 Tucker",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’87"
    ],
    "date": [
      "1987-02"
    ],
    "title": [
      "The IBM 3090 System Design with Emphasis on the Vector Facility"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "UNGE02 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      }
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Multithreaded Processors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "UNGE03 Ungerer",
        "given": "T."
      },
      {
        "family": "Rubic",
        "given": "B."
      },
      {
        "family": "Silc",
        "given": "J."
      },
      {
        "family": "VASS03 Vassiliadis",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "Cotofana",
        "given": "S."
      }
    ],
    "container-title": [
      "ACM Computing Surveys",
      "IEEE Micro"
    ],
    "date": [
      "2003-03",
      "2003-07"
    ],
    "title": [
      "A Survey of Processors with Explicit Multithreading",
      "Microcode Processing: Positioning and Directions"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "VOEL88 Voelker",
        "given": "J."
      }
    ],
    "date": [
      "1988-11"
    ],
    "publisher": [
      "IEEE Spectrum"
    ],
    "title": [
      "The PDP-8"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "VOGL94 Vogley",
        "given": "B."
      },
      {
        "family": "Neumann",
        "given": "J.First Draft of a Report on the E.D.V.A.C.Moore School",
        "particle": "VONN45 Von"
      }
    ],
    "container-title": [
      "Proceedings, COMPCON ’94"
    ],
    "date": [
      "1994-03",
      "1945",
      "1993"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Reprinted in IEEE Annals on the History of Computing,"
    ],
    "publisher": [
      "University of Pennsylvania"
    ],
    "title": [
      "800 Megabyte Per Second Systems Via Use of Synchronous DRAM"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "VRAN80 Vranesic",
        "given": "Z."
      },
      {
        "family": "Thurber",
        "given": "K."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1980-06"
    ],
    "title": [
      "Teaching Computer Structures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WALL85 Wallich",
        "given": "P."
      },
      {
        "family": "WALL91 Wall",
        "given": "D."
      },
      {
        "family": "WANG99 Wang",
        "given": "G."
      },
      {
        "family": "Tafti",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
      "IEEE Spectrum",
      "International Journal of Supercomputing Applications"
    ],
    "date": [
      "1985-08",
      "1991-04",
      "1999"
    ],
    "title": [
      "Toward Simpler, Faster Computers",
      "Limits of Instruction-Level Parallelism",
      "Performance Enhancement on Microprocessors with Hierarchical Memory Systems for Solving Large Sparse Linear Systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "WEIC90 Weicker",
        "given": "R."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1990-12"
    ],
    "title": [
      "An Overview of Common Benchmarks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEIN75 Weinberg",
        "given": "G."
      }
    ],
    "date": [
      "1975"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "An Introduction to General Systems Thinking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WEIS84 Weiss",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-11"
    ],
    "title": [
      "Instruction Issue Logic in Pipelined Supercomputers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WEYG01 Weygant",
        "given": "P."
      }
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Clusters for High Availability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WHIT97 Whitney",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings, COMPCON Spring ’97"
    ],
    "date": [
      "1997-02"
    ],
    "title": [
      "The SGI Origin Software Environment and Application Performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WICK97 Wickelgren",
        "given": "I."
      }
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "The Facts About FireWire"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WILK51 Wilkes",
        "given": "M."
      },
      {
        "family": "WILK53 Wilkes",
        "given": "M."
      },
      {
        "family": "Stringer",
        "given": "J."
      },
      {
        "family": "WILK65 Wilkes",
        "given": "M."
      },
      {
        "family": "Patt",
        "given": "N."
      }
    ],
    "container-title": [
      "Proceedings",
      "Proceedings of the Cambridge Philosophical Society",
      "Proceedings, 24th Annual International Symposium on Microarchitecture",
      "IEEE Transactions on Electronic Computers",
      "Computer Architecture News"
    ],
    "date": [
      "1951-07",
      "1953-04",
      "1965-04",
      "1990-06",
      "1991"
    ],
    "editor": [
      {
        "family": "Williams",
        "given": "F."
      },
      {
        "family": "Steven",
        "given": "G."
      }
    ],
    "note": [
      "Reprinted in [SIEW82].",
      "Reprinted in [HILL00]. WILL90",
      "YEH91 Yeh, T., and"
    ],
    "publisher": [
      "Manchester University Computer Inaugural Conference"
    ],
    "title": [
      "The Best Way to Design an Automatic Calculating Machine",
      "Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer",
      "Slave memories and dynamic storage allocation",
      "Address and Data Register Separation on the M68000 Family",
      "Two-Level Adapting Training Branch Prediction"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ZHAN01 Zhang",
        "given": "Z."
      },
      {
        "family": "Zhu",
        "given": "Z."
      },
      {
        "family": "Zhang",
        "given": "X."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2001-07"
    ],
    "title": [
      "Cached DRAM for ILP Processor Memory Access Latency Reduction"
    ],
    "type": "article-journal"
  }
]
