{
  "module_name": "dcn20_vmid.h",
  "hash_id": "e3dc2dd401ce70316a0833ea0cf3722c96f25622b5d322df75cd85ef63f151dd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_vmid.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_DCN20_DCN20_VMID_H_\n#define DAL_DC_DCN20_DCN20_VMID_H_\n\n#include \"vmid.h\"\n\n#define DCN20_VMID_REG_LIST(id)\\\n\tSRI(CNTL, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_BASE_ADDR_HI32, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_BASE_ADDR_LO32, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_START_ADDR_HI32, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_START_ADDR_LO32, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_END_ADDR_HI32, DCN_VM_CONTEXT, id),\\\n\tSRI(PAGE_TABLE_END_ADDR_LO32, DCN_VM_CONTEXT, id)\n\n#define DCN20_VMID_MASK_SH_LIST(mask_sh)\\\n\tSF(DCN_VM_CONTEXT0_CNTL, VM_CONTEXT0_PAGE_TABLE_DEPTH, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_CNTL, VM_CONTEXT0_PAGE_TABLE_BLOCK_SIZE, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_HI4, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_LO32, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32, VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_HI4, mask_sh),\\\n\tSF(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32, VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_LO32, mask_sh)\n\n#define DCN20_VMID_REG_FIELD_LIST(type)\\\n\ttype VM_CONTEXT0_PAGE_TABLE_DEPTH;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_BLOCK_SIZE;\\\n\ttype VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_HI32;\\\n\ttype VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_LO32;\\\n\ttype VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_HI4;\\\n\ttype VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_LO32;\\\n\ttype VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_HI4;\\\n\ttype VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_LO32\n\nstruct dcn20_vmid_shift {\n\tDCN20_VMID_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn20_vmid_mask {\n\tDCN20_VMID_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn20_vmid {\n\tstruct dc_context *ctx;\n\tconst struct dcn_vmid_registers *regs;\n\tconst struct dcn20_vmid_shift *shifts;\n\tconst struct dcn20_vmid_mask *masks;\n};\n\nvoid dcn20_vmid_setup(struct dcn20_vmid *vmid, const struct dcn_vmid_page_table_config *config);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}