{
  "Basic Configuration": {
    "AHB Controler": {
      "AHB CFG Area Address": 4080, 
      "AHB CFG Area Mask": 4080, 
      "AHB IO Area Address": 4095, 
      "AHB IO Area Mask": 4095, 
      "AHB IO area enable": true, 
      "Default AHB Master": 0, 
      "Enable full decoding of the PnP configuration records": true, 
      "Enable support for fixed burst length.": false, 
      "Enable support for split transactions in AT models": false, 
      "Intersection checking": true, 
      "Round robin arbitration.": false
    }, 
    "APB Controler": {
      "APB CFG Area Address": 0, 
      "APB CFG Area Mask": 0, 
      "APB IO Area Address": 2048, 
      "APB IO Area Mask": 4095, 
      "Bus Index": 1, 
      "Intersection checking": true
    }, 
    "GPTimer": {
      "APB Base Address": 240, 
      "APB Base Mask": 4095, 
      "Bus Index": 2, 
      "Counter Bits": 32, 
      "IRQ Line": 8, 
      "Number of Counters": 7, 
      "Scaler Bits": 16, 
      "Seperated IRQs": true, 
      "Watchdog": 0
    }, 
    "IRQ Controller": {
      "APB Base Address": 496, 
      "APB Base Mask": 4095, 
      "Bus Index": 1, 
      "Number of processor in multicore system": 1, 
      "The cascade line of EIRs": 4
    }, 
    "MMU Cache": {
      "AHB Base Address": 0, 
      "AHB Base Mask": 0, 
      "Bus Index": 0, 
      "Enable MMU": false, 
      "Enable data cache": {
        "Cache replacement strategy": 2, 
        "Enable cache locking": false, 
        "Enable cache snooping": false, 
        "Indicates size (kBytes) of cache set": 1, 
        "Indicates size of cache line in words": 4, 
        "Number of cache sets": 1
      }, 
      "Enable data scratchpad": false, 
      "Enable debug support": true, 
      "Enable instruction cache": {
        "Cache replacement strategy": 2, 
        "Enable cache locking": false, 
        "Indicates size (kBytes) of cache set": 1, 
        "Indicates size of cache line in words": 4, 
        "Number of cache sets": 1
      }, 
      "Enable instruction scratchpad": false, 
      "Fixed cachability mask": 65535
    }, 
    "Memory Controler": {
      "32 or 64bit SDRAM data bus": 32, 
      "AHB Bus Interface": {
        "AHB Base Address": 0, 
        "AHB Base Mask": 0, 
        "Bus Index": 0
      }, 
      "APB Bus Interface": {
        "APB Base Address": 2048, 
        "APB Base Mask": 4095, 
        "Bus Index": 0
      }, 
      "Enable 16bit PROM and SRAM access": true, 
      "Enable 8bit PROM and SRAM access": true, 
      "Enable SDRAM controller": false, 
      "Enable SDRAM support": 0, 
      "IO ROM Configuration": {
        "Address Space Base": 512, 
        "Address Space Mask": 3584, 
        "Number of Memory Banks": 1, 
        "Size of a Memory Bank in MByte": 512, 
        "Width of Memory Bus": 32
      }, 
      "PROM Configuration": {
        "Address Space Base": 0, 
        "Address Space Mask": 3584, 
        "Address Space Selector": 28, 
        "Number of Memory Banks": 2, 
        "Size of a Memory Bank in MByte": 256, 
        "Width of Memory Bus": 32
      }, 
      "RAM Configuration": {
        "Address Space Base": 1024, 
        "Address Space Mask": 3072, 
        "Address Space Selector": 29, 
        "RAM write protection": false, 
        "SDRAM": {
          "Cols of SDRAM": 16, 
          "Number of Memory Banks": 2, 
          "Size of a Memory Bank in MByte": 256, 
          "Width of Memory Bus": 32
        }, 
        "SRAM": {
          "Number of Memory Banks": 4, 
          "Size of a Memory Bank in MByte": 128, 
          "Width of Memory Bus": 32
        }
      }, 
      "SDRAM is located on seperate bus": false
    }, 
    "SoCWire": {
      "APB Bus Interface": {
        "Base Address": 10, 
        "Base Mask": 4095, 
        "Bus Index": 3, 
        "Interupt identifier": 10
      }, 
      "SoCWire Interface": {
        "12.8us timeout in ns": 128, 
        "6.4us timeout in ns": 64, 
        "Bus Index": 1, 
        "Disconnect detection timeout in ns": 85, 
        "SoCWire clock period in nano seconds": 10, 
        "Width of the socwire link": 32
      }
    }, 
    "System Options": {
      "Enable GDB support": true, 
      "Enable Global Power Report": true, 
      "Enable Timing Report": true, 
      "LT or AT simulation": false
    }
  }
}