{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580036460126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580036460155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 12:00:59 2020 " "Processing started: Sun Jan 26 12:00:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580036460155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036460155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LedToggle -c LedToggle " "Command: quartus_map --read_settings_files=on --write_settings_files=off LedToggle -c LedToggle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036460155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580036463452 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ledtoggle.qsys " "Elaborating Platform Designer system entity \"ledtoggle.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036492582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:40 Progress: Loading LedToggle/ledtoggle.qsys " "2020.01.26.12:01:40 Progress: Loading LedToggle/ledtoggle.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036500844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:42 Progress: Reading input file " "2020.01.26.12:01:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036502791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:43 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.01.26.12:01:43 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036503126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:45 Progress: Parameterizing module clk_0 " "2020.01.26.12:01:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036505865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:45 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2020.01.26.12:01:45 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036505869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:46 Progress: Parameterizing module cpu " "2020.01.26.12:01:46 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036506819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:46 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2020.01.26.12:01:46 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036506835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:46 Progress: Parameterizing module led_pio " "2020.01.26.12:01:46 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036506958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:46 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2020.01.26.12:01:46 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036506963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Parameterizing module onchip_mem " "2020.01.26.12:01:47 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Adding sw_pio \[altera_avalon_pio 18.1\] " "2020.01.26.12:01:47 Progress: Adding sw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Parameterizing module sw_pio " "2020.01.26.12:01:47 Progress: Parameterizing module sw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2020.01.26.12:01:47 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Parameterizing module sys_clk_timer " "2020.01.26.12:01:47 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:47 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2020.01.26.12:01:47 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036507229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Parameterizing module sysid " "2020.01.26.12:01:48 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2020.01.26.12:01:48 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Parameterizing module uart " "2020.01.26.12:01:48 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Building connections " "2020.01.26.12:01:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Parameterizing connections " "2020.01.26.12:01:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:48 Progress: Validating " "2020.01.26.12:01:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036508319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.26.12:01:50 Progress: Done reading input file " "2020.01.26.12:01:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036510757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Ledtoggle.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036513857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Ledtoggle.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036513859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle.sysid: Time stamp will be automatically updated when this component is generated. " "Ledtoggle.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036513860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle: Generating ledtoggle \"ledtoggle\" for QUARTUS_SYNTH " "Ledtoggle: Generating ledtoggle \"ledtoggle\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036515955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"ledtoggle\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"ledtoggle\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036536085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'ledtoggle_led_pio' " "Led_pio: Starting RTL generation for module 'ledtoggle_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036536233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_led_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0002_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0002_led_pio_gen//ledtoggle_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_led_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0002_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0002_led_pio_gen//ledtoggle_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036536234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'ledtoggle_led_pio' " "Led_pio: Done RTL generation for module 'ledtoggle_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036538643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"ledtoggle\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"ledtoggle\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036538661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'ledtoggle_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'ledtoggle_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036538691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ledtoggle_onchip_mem --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0003_onchip_mem_gen//ledtoggle_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ledtoggle_onchip_mem --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0003_onchip_mem_gen//ledtoggle_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036538691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'ledtoggle_onchip_mem' " "Onchip_mem: Done RTL generation for module 'ledtoggle_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"ledtoggle\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"ledtoggle\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Starting RTL generation for module 'ledtoggle_sw_pio' " "Sw_pio: Starting RTL generation for module 'ledtoggle_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_sw_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0004_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0004_sw_pio_gen//ledtoggle_sw_pio_component_configuration.pl  --do_build_sim=0  \] " "Sw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ledtoggle_sw_pio --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0004_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0004_sw_pio_gen//ledtoggle_sw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Done RTL generation for module 'ledtoggle_sw_pio' " "Sw_pio: Done RTL generation for module 'ledtoggle_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: \"ledtoggle\" instantiated altera_avalon_pio \"sw_pio\" " "Sw_pio: \"ledtoggle\" instantiated altera_avalon_pio \"sw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'ledtoggle_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'ledtoggle_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ledtoggle_sys_clk_timer --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0005_sys_clk_timer_gen//ledtoggle_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ledtoggle_sys_clk_timer --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0005_sys_clk_timer_gen//ledtoggle_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036539681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'ledtoggle_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'ledtoggle_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036540805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"ledtoggle\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"ledtoggle\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036540812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"ledtoggle\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"ledtoggle\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036540840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'ledtoggle_uart' " "Uart: Starting RTL generation for module 'ledtoggle_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036540870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ledtoggle_uart --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0007_uart_gen//ledtoggle_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ledtoggle_uart --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0007_uart_gen//ledtoggle_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036540871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'ledtoggle_uart' " "Uart: Done RTL generation for module 'ledtoggle_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036542159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"ledtoggle\" instantiated altera_avalon_uart \"uart\" " "Uart: \"ledtoggle\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036542164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036555699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036556836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036558024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036559102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036560503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036562397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036563847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ledtoggle\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ledtoggle\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036582667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ledtoggle\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ledtoggle\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036583146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ledtoggle\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ledtoggle\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036583425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ledtoggle_cpu_cpu' " "Cpu: Starting RTL generation for module 'ledtoggle_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036584067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ledtoggle_cpu_cpu --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0010_cpu_gen//ledtoggle_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ledtoggle_cpu_cpu --dir=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Stavros/AppData/Local/Temp/alt8287_5127499891053868460.dir/0010_cpu_gen//ledtoggle_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036584073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:12 (*) Starting Nios II generation " "Cpu: # 2020.01.26 12:03:12 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:12 (*)   Checking for plaintext license. " "Cpu: # 2020.01.26 12:03:12 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.01.26 12:03:17 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.01.26 12:03:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.01.26 12:03:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   Plaintext license not found. " "Cpu: # 2020.01.26 12:03:17 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.26 12:03:17 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.26 12:03:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:17 (*)   Creating all objects for CPU " "Cpu: # 2020.01.26 12:03:17 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:21 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.26 12:03:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:21 (*)   Creating plain-text RTL " "Cpu: # 2020.01.26 12:03:21 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.26 12:03:23 (*) Done Nios II generation " "Cpu: # 2020.01.26 12:03:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ledtoggle_cpu_cpu' " "Cpu: Done RTL generation for module 'ledtoggle_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\" " "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\" " "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\" " "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036603994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036608368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036608426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledtoggle: Done \"ledtoggle\" with 30 modules, 42 files " "Ledtoggle: Done \"ledtoggle\" with 30 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036608437 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ledtoggle.qsys " "Finished elaborating Platform Designer system entity \"ledtoggle.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036610078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtoggle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledtoggle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LedToggle " "Found entity 1: LedToggle" {  } { { "LedToggle.bdf" "" { Schematic "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/LedToggle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036610542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036610542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/ledtoggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/ledtoggle/ledtoggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledtoggle-rtl " "Found design unit 1: ledtoggle-rtl" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle " "Found entity 1: ledtoggle" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613537 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu " "Found entity 1: ledtoggle_cpu" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_register_bank_a_module " "Found entity 1: ledtoggle_cpu_cpu_register_bank_a_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_cpu_cpu_register_bank_b_module " "Found entity 2: ledtoggle_cpu_cpu_register_bank_b_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "3 ledtoggle_cpu_cpu_nios2_oci_debug " "Found entity 3: ledtoggle_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "4 ledtoggle_cpu_cpu_nios2_oci_break " "Found entity 4: ledtoggle_cpu_cpu_nios2_oci_break" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "5 ledtoggle_cpu_cpu_nios2_oci_xbrk " "Found entity 5: ledtoggle_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "6 ledtoggle_cpu_cpu_nios2_oci_dbrk " "Found entity 6: ledtoggle_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "7 ledtoggle_cpu_cpu_nios2_oci_itrace " "Found entity 7: ledtoggle_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "8 ledtoggle_cpu_cpu_nios2_oci_td_mode " "Found entity 8: ledtoggle_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "9 ledtoggle_cpu_cpu_nios2_oci_dtrace " "Found entity 9: ledtoggle_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "10 ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "11 ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "12 ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "13 ledtoggle_cpu_cpu_nios2_oci_fifo " "Found entity 13: ledtoggle_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "14 ledtoggle_cpu_cpu_nios2_oci_pib " "Found entity 14: ledtoggle_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "15 ledtoggle_cpu_cpu_nios2_oci_im " "Found entity 15: ledtoggle_cpu_cpu_nios2_oci_im" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "16 ledtoggle_cpu_cpu_nios2_performance_monitors " "Found entity 16: ledtoggle_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "17 ledtoggle_cpu_cpu_nios2_avalon_reg " "Found entity 17: ledtoggle_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "18 ledtoggle_cpu_cpu_ociram_sp_ram_module " "Found entity 18: ledtoggle_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "19 ledtoggle_cpu_cpu_nios2_ocimem " "Found entity 19: ledtoggle_cpu_cpu_nios2_ocimem" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "20 ledtoggle_cpu_cpu_nios2_oci " "Found entity 20: ledtoggle_cpu_cpu_nios2_oci" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""} { "Info" "ISGN_ENTITY_NAME" "21 ledtoggle_cpu_cpu " "Found entity 21: ledtoggle_cpu_cpu" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_sysclk " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036613995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036613995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_tck " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_tck" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_debug_slave_wrapper " "Found entity 1: ledtoggle_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_cpu_cpu_test_bench " "Found entity 1: ledtoggle_cpu_cpu_test_bench" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_irq_mapper " "Found entity 1: ledtoggle_irq_mapper" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_led_pio " "Found entity 1: ledtoggle_led_pio" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0 " "Found entity 1: ledtoggle_mm_interconnect_0" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ledtoggle_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_demux " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_mux " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614246 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router " "Found entity 2: ledtoggle_mm_interconnect_0_router" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_001_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614276 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_001 " "Found entity 2: ledtoggle_mm_interconnect_0_router_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_002_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614308 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_002 " "Found entity 2: ledtoggle_mm_interconnect_0_router_002" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ledtoggle_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ledtoggle_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ledtoggle_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580036614326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_router_003_default_decode " "Found entity 1: ledtoggle_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614344 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_mm_interconnect_0_router_003 " "Found entity 2: ledtoggle_mm_interconnect_0_router_003" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_demux " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_mux " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ledtoggle_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_onchip_mem " "Found entity 1: ledtoggle_onchip_mem" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sw_pio " "Found entity 1: ledtoggle_sw_pio" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sys_clk_timer " "Found entity 1: ledtoggle_sys_clk_timer" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_sysid " "Found entity 1: ledtoggle_sysid" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_sysid.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ledtoggle/submodules/ledtoggle_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ledtoggle/submodules/ledtoggle_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledtoggle_uart_tx " "Found entity 1: ledtoggle_uart_tx" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614649 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledtoggle_uart_rx_stimulus_source " "Found entity 2: ledtoggle_uart_rx_stimulus_source" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614649 ""} { "Info" "ISGN_ENTITY_NAME" "3 ledtoggle_uart_rx " "Found entity 3: ledtoggle_uart_rx" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614649 ""} { "Info" "ISGN_ENTITY_NAME" "4 ledtoggle_uart_regs " "Found entity 4: ledtoggle_uart_regs" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614649 ""} { "Info" "ISGN_ENTITY_NAME" "5 ledtoggle_uart " "Found entity 5: ledtoggle_uart" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036614649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036614649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledtoggle " "Elaborating entity \"ledtoggle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580036615297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu ledtoggle_cpu:cpu " "Elaborating entity \"ledtoggle_cpu\" for hierarchy \"ledtoggle_cpu:cpu\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "cpu" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036615487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu " "Elaborating entity \"ledtoggle_cpu_cpu\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu.v" "cpu" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036615566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_test_bench ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_test_bench:the_ledtoggle_cpu_cpu_test_bench " "Elaborating entity \"ledtoggle_cpu_cpu_test_bench\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_test_bench:the_ledtoggle_cpu_cpu_test_bench\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_test_bench" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036616659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_register_bank_a_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a " "Elaborating entity \"ledtoggle_cpu_cpu_register_bank_a_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_register_bank_a" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036616795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036618110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036618177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036618179 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036618179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036618469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036618469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_a_module:ledtoggle_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036618483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_register_bank_b_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_b_module:ledtoggle_cpu_cpu_register_bank_b " "Elaborating entity \"ledtoggle_cpu_cpu_register_bank_b_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_register_bank_b_module:ledtoggle_cpu_cpu_register_bank_b\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_register_bank_b" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036618669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036618960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_debug ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_debug\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_debug:the_ledtoggle_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036619491 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036619491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_break ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_break:the_ledtoggle_cpu_cpu_nios2_oci_break " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_break\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_break:the_ledtoggle_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_break" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_xbrk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_xbrk:the_ledtoggle_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_xbrk:the_ledtoggle_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_dbrk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dbrk:the_ledtoggle_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dbrk:the_ledtoggle_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_itrace ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_itrace:the_ledtoggle_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_itrace\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_itrace:the_ledtoggle_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_dtrace ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036619928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_td_mode ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\|ledtoggle_cpu_cpu_nios2_oci_td_mode:ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_dtrace:the_ledtoggle_cpu_cpu_nios2_oci_dtrace\|ledtoggle_cpu_cpu_nios2_oci_td_mode:ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_fifo:the_ledtoggle_cpu_cpu_nios2_oci_fifo\|ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_pib ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_pib:the_ledtoggle_cpu_cpu_nios2_oci_pib " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_pib\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_pib:the_ledtoggle_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_oci_im ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_im:the_ledtoggle_cpu_cpu_nios2_oci_im " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_oci_im\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_oci_im:the_ledtoggle_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_oci_im" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_avalon_reg ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_avalon_reg:the_ledtoggle_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_avalon_reg\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_avalon_reg:the_ledtoggle_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_nios2_ocimem ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem " "Elaborating entity \"ledtoggle_cpu_cpu_nios2_ocimem\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_nios2_ocimem" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_ociram_sp_ram_module ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram " "Elaborating entity \"ledtoggle_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "ledtoggle_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036620989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036620989 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036620989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036621198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036621198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_nios2_ocimem:the_ledtoggle_cpu_cpu_nios2_ocimem\|ledtoggle_cpu_cpu_ociram_sp_ram_module:ledtoggle_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036621213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_wrapper ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_wrapper\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "the_ledtoggle_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036621341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_tck ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_tck:the_ledtoggle_cpu_cpu_debug_slave_tck " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_tck\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_tck:the_ledtoggle_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "the_ledtoggle_cpu_cpu_debug_slave_tck" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036621439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_cpu_cpu_debug_slave_sysclk ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_sysclk:the_ledtoggle_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"ledtoggle_cpu_cpu_debug_slave_sysclk\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|ledtoggle_cpu_cpu_debug_slave_sysclk:the_ledtoggle_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "the_ledtoggle_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036621724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "ledtoggle_cpu_cpu_debug_slave_phy" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036622152 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036622152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ledtoggle_cpu:cpu\|ledtoggle_cpu_cpu:cpu\|ledtoggle_cpu_cpu_nios2_oci:the_ledtoggle_cpu_cpu_nios2_oci\|ledtoggle_cpu_cpu_debug_slave_wrapper:the_ledtoggle_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ledtoggle_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036622981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_led_pio ledtoggle_led_pio:led_pio " "Elaborating entity \"ledtoggle_led_pio\" for hierarchy \"ledtoggle_led_pio:led_pio\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "led_pio" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036623166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_onchip_mem ledtoggle_onchip_mem:onchip_mem " "Elaborating entity \"ledtoggle_onchip_mem\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "onchip_mem" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036623223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036623330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036623390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex " "Parameter \"init_file\" = \"C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036623390 ""}  } { { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036623390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0p1 " "Found entity 1: altsyncram_h0p1" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036623627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036623627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0p1 ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated " "Elaborating entity \"altsyncram_h0p1\" for hierarchy \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036623649 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ledtoggle_onchip_mem.hex 640 10 " "Width of data items in \"ledtoggle_onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ledtoggle_onchip_mem.hex " "Data at line (2) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ledtoggle_onchip_mem.hex " "Data at line (3) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ledtoggle_onchip_mem.hex " "Data at line (4) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ledtoggle_onchip_mem.hex " "Data at line (5) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ledtoggle_onchip_mem.hex " "Data at line (6) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ledtoggle_onchip_mem.hex " "Data at line (7) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ledtoggle_onchip_mem.hex " "Data at line (8) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ledtoggle_onchip_mem.hex " "Data at line (9) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ledtoggle_onchip_mem.hex " "Data at line (10) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 ledtoggle_onchip_mem.hex " "Data at line (11) of memory initialization file \"ledtoggle_onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1580036623685 ""}  } { { "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1580036623685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sw_pio ledtoggle_sw_pio:sw_pio " "Elaborating entity \"ledtoggle_sw_pio\" for hierarchy \"ledtoggle_sw_pio:sw_pio\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sw_pio" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036624569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sys_clk_timer ledtoggle_sys_clk_timer:sys_clk_timer " "Elaborating entity \"ledtoggle_sys_clk_timer\" for hierarchy \"ledtoggle_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sys_clk_timer" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036624678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_sysid ledtoggle_sysid:sysid " "Elaborating entity \"ledtoggle_sysid\" for hierarchy \"ledtoggle_sysid:sysid\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "sysid" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036624793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart ledtoggle_uart:uart " "Elaborating entity \"ledtoggle_uart\" for hierarchy \"ledtoggle_uart:uart\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "uart" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036624886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_tx ledtoggle_uart:uart\|ledtoggle_uart_tx:the_ledtoggle_uart_tx " "Elaborating entity \"ledtoggle_uart_tx\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_tx:the_ledtoggle_uart_tx\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_tx" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036624955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_rx ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx " "Elaborating entity \"ledtoggle_uart_rx\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_rx" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_rx_stimulus_source ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\|ledtoggle_uart_rx_stimulus_source:the_ledtoggle_uart_rx_stimulus_source " "Elaborating entity \"ledtoggle_uart_rx_stimulus_source\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_rx:the_ledtoggle_uart_rx\|ledtoggle_uart_rx_stimulus_source:the_ledtoggle_uart_rx_stimulus_source\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_rx_stimulus_source" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_uart_regs ledtoggle_uart:uart\|ledtoggle_uart_regs:the_ledtoggle_uart_regs " "Elaborating entity \"ledtoggle_uart_regs\" for hierarchy \"ledtoggle_uart:uart\|ledtoggle_uart_regs:the_ledtoggle_uart_regs\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "the_ledtoggle_uart_regs" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0 ledtoggle_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ledtoggle_mm_interconnect_0\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "mm_interconnect_0" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036625932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router " "Elaborating entity \"ledtoggle_mm_interconnect_0_router\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036626971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\|ledtoggle_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router:router\|ledtoggle_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_001_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\|ledtoggle_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_001:router_001\|ledtoggle_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_002 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_002\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_002" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_002_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\|ledtoggle_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_002:router_002\|ledtoggle_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_003 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_003\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "router_003" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_router_003_default_decode ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\|ledtoggle_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ledtoggle_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_router_003:router_003\|ledtoggle_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_demux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_demux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_demux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_mux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_mux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036627896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_cmd_mux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_demux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_demux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_mux ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_mux\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_rsp_mux_001 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ledtoggle_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036628938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_avalon_st_adapter ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ledtoggle_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ledtoggle_mm_interconnect_0:mm_interconnect_0\|ledtoggle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledtoggle_irq_mapper ledtoggle_irq_mapper:irq_mapper " "Elaborating entity \"ledtoggle_irq_mapper\" for hierarchy \"ledtoggle_irq_mapper:irq_mapper\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "irq_mapper" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/ledtoggle/ledtoggle.vhd" "rst_controller" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ledtoggle/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036629981 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580036632637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.26.12:04:07 Progress: Loading sld874ab7c2/alt_sld_fab_wrapper_hw.tcl " "2020.01.26.12:04:07 Progress: Loading sld874ab7c2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036647728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036654539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036654920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036665909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036666134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036666343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036666594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036666628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036666647 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580036667484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld874ab7c2/alt_sld_fab.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036667940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036667940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036668137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036668164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036668300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668452 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036668452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/sld874ab7c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036668604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036668604 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a0 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a22 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a23 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a24 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a25 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a26 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a2 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a1 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a4 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a3 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a15 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a14 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a5 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a11 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a13 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a16 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a12 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a20 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a21 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a6 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a19 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a18 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a17 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a10 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a9 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a8 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a7 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a27 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a28 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a29 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a30 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""} { "Info" "IBAL_BAL_RAM_SLICE" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a31 " "RAM block slice \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_onchip_mem.v" 69 0 0 } } { "db/ip/ledtoggle/ledtoggle.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/ledtoggle.vhd" 378 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1580036675214 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1580036675214 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1580036675214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036675387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"ledtoggle_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_h0p1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex " "Parameter \"INIT_FILE\" = \"C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/software/LedToggle/mem_init/ledtoggle_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580036675388 ""}  } { { "db/altsyncram_h0p1.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_h0p1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580036675388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lkl3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lkl3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lkl3 " "Found entity 1: altsyncram_lkl3" {  } { { "db/altsyncram_lkl3.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/altsyncram_lkl3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036675799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036675799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036678723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036678723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580036679381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036679381 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580036681246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 44 -1 0 } } { "db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 61 -1 0 } } { "db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2878 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3878 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 3500 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 42 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_cpu_cpu.v" 2099 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_sys_clk_timer.v" 167 -1 0 } } { "db/ip/ledtoggle/submodules/ledtoggle_uart.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/ledtoggle_uart.v" 43 -1 0 } } { "db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/db/ip/ledtoggle/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1580036682348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1580036682349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036689099 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580036692845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.map.smsg " "Generated suppressed messages file C:/Users/Stavros/OneDrive/Documents/IntelFPGA/LedToggle/output_files/LedToggle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036694545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580036698276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580036698276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2318 " "Implemented 2318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580036699645 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580036699645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2051 " "Implemented 2051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580036699645 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580036699645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580036699645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580036699871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 12:04:59 2020 " "Processing ended: Sun Jan 26 12:04:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580036699871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:00 " "Elapsed time: 00:04:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580036699871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580036699871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580036699871 ""}
