// Seed: 1599193478
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9
);
  id_11 :
  assert property (@(posedge id_4) -1 || -1)
  else $clog2(57);
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
