Analysis & Synthesis report for FinalProject
Thu Dec 14 16:30:06 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Processor|record
 12. State Machine - |Processor|state
 13. State Machine - |Processor|Flash_control:flash|curr_state
 14. State Machine - |Processor|stage_final:finals|state
 15. State Machine - |Processor|stage2:second_stage|allBall:allball0|curr_state
 16. State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b4|curr_state
 17. State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b3|curr_state
 18. State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b2|curr_state
 19. State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b1|curr_state
 20. State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b0|curr_state
 21. State Machine - |Processor|stage2:second_stage|save:save0|state
 22. State Machine - |Processor|stage2:second_stage|Boss:comb_172|curr_state
 23. State Machine - |Processor|stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state
 24. State Machine - |Processor|audio_interface:audio|state
 25. State Machine - |Processor|stage0:title|state
 26. State Machine - |Processor|stage1:first_stage|save:save0|state
 27. State Machine - |Processor|stage1:first_stage|allApple:apples|state_a6
 28. State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple2
 29. State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple4
 30. State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple3
 31. State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s11
 32. State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s6
 33. State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s3
 34. State Machine - |Processor|stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state
 35. State Machine - |Processor|stage1:first_stage|cat:cat1|curr_state
 36. State Machine - |Processor|print:printer|state
 37. State Machine - |Processor|SOC:system|SOC_sdram:sdram|m_next
 38. State Machine - |Processor|SOC:system|SOC_sdram:sdram|m_state
 39. State Machine - |Processor|SOC:system|SOC_sdram:sdram|i_next
 40. State Machine - |Processor|SOC:system|SOC_sdram:sdram|i_state
 41. State Machine - |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize
 42. Registers Protected by Synthesis
 43. Registers Removed During Synthesis
 44. Removed Registers Triggering Further Register Optimizations
 45. General Register Statistics
 46. Inverted Register Statistics
 47. Multiplexer Restructuring Statistics (Restructuring Performed)
 48. Source assignments for SOC:system|SOC_altpll_0:altpll_0
 49. Source assignments for SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2|SOC_altpll_0_dffpipe_l2c:dffpipe3
 50. Source assignments for SOC:system|SOC_altpll_1:altpll_1
 51. Source assignments for SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2|SOC_altpll_1_dffpipe_l2c:dffpipe3
 52. Source assignments for SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 53. Source assignments for SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 54. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated
 55. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated
 56. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 57. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated
 58. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 59. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 60. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 61. Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 62. Source assignments for SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated
 63. Source assignments for SOC:system|SOC_sdram:sdram
 64. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux:cmd_demux
 65. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 66. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux
 67. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 68. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 69. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 70. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 71. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 72. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_006
 73. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_007
 74. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_008
 75. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_009
 76. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_010
 77. Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_011
 78. Source assignments for SOC:system|altera_reset_controller:rst_controller
 79. Source assignments for SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Source assignments for SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Parameter Settings for User Entity Instance: sync:key_sync
 86. Parameter Settings for User Entity Instance: SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo
 87. Parameter Settings for User Entity Instance: SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo
 88. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a
 89. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b
 91. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 93. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram
 94. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 96. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 97. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 98. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 99. Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy
100. Parameter Settings for User Entity Instance: SOC:system|SOC_onchip_memory2_0:onchip_memory2_0
101. Parameter Settings for User Entity Instance: SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
103. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
104. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
106. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
107. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
108. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator
109. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
110. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
111. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
112. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
113. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
114. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
115. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
116. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
117. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
118. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
119. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
122. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
125. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
128. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent
131. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
134. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
137. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
140. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
143. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
146. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
149. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
152. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|SOC_mm_interconnect_0_router_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_004|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_005|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_006|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_007|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_008|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_009|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_010|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_011|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_012|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_013|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
183. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
184. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
185. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
186. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
187. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
188. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
189. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
190. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
191. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
192. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
193. Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
194. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller
195. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
196. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
197. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001
198. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
199. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
200. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002
201. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. Parameter Settings for User Entity Instance: VGA_controller:vga0
204. Parameter Settings for User Entity Instance: print:printer
205. Parameter Settings for User Entity Instance: stage1:first_stage|Character:char0
206. Parameter Settings for User Entity Instance: stage1:first_stage|cat:cat1
207. Parameter Settings for User Entity Instance: stage1:first_stage|bullet_set:bullets|bullet:bullet_1
208. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs
209. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s0
210. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s1
211. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s2
212. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s3
213. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s4
214. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s5
215. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s6
216. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s7
217. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s8
218. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s9
219. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s10
220. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s11
221. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s12
222. Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Inv_Spur:s13
223. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples
224. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a0
225. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a1
226. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a2
227. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a3
228. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a4
229. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a5
230. Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a6
231. Parameter Settings for User Entity Instance: stage2:second_stage|Character:char0
232. Parameter Settings for User Entity Instance: stage2:second_stage|bullet_set:bullets|bullet:bullet_1
233. Parameter Settings for User Entity Instance: stage2:second_stage|Boss:comb_172
234. Parameter Settings for User Entity Instance: stage2:second_stage|Boss:comb_172|bullet_hit:bl0
235. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0
236. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b0
237. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b1
238. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b2
239. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b3
240. Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b4
241. Parameter Settings for User Entity Instance: stage_final:finals|ScrollScore:scores
242. Parameter Settings for User Entity Instance: stage_final:finals|FinalGrade:letters
243. Parameter Settings for User Entity Instance: stage_death:dead_state|GameOver:GO
244. Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS
245. Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Pic:kid
246. Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:colon|font_rom:fr0
247. Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:score1|font_rom:fr0
248. Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:score2|font_rom:fr0
249. Parameter Settings for User Entity Instance: Flash_control:flash
250. Parameter Settings for Inferred Entity Instance: DoubleBuffer:ADDR|lpm_mult:Mult0
251. Parameter Settings for Inferred Entity Instance: sdram_buffer:queue|lpm_mult:Mult0
252. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0
253. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1
254. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult0
255. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult1
256. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult0
257. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult1
258. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0
259. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult1
260. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult0
261. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult1
262. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult0
263. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult1
264. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult0
265. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult1
266. Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult0
267. Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult1
268. Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0
269. Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult1
270. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult0
271. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult1
272. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b1|lpm_mult:Mult1
273. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b2|lpm_mult:Mult1
274. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b3|lpm_mult:Mult0
275. Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b4|lpm_mult:Mult0
276. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0
277. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0
278. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0
279. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0
280. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0
281. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0
282. Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0
283. Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult2
284. Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult3
285. Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult0
286. Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1
287. Parameter Settings for Inferred Entity Instance: stage_final:finals|ScrollScore:scores|lpm_mult:Mult0
288. scfifo Parameter Settings by Entity Instance
289. altsyncram Parameter Settings by Entity Instance
290. lpm_mult Parameter Settings by Entity Instance
291. Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:score2"
292. Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:score1"
293. Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:colon"
294. Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Pic:kid"
295. Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b4"
296. Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b3"
297. Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b2"
298. Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b1"
299. Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b0"
300. Port Connectivity Checks: "stage2:second_stage|save:save0"
301. Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_4"
302. Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_3"
303. Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_2"
304. Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_1"
305. Port Connectivity Checks: "stage2:second_stage|Character:char0"
306. Port Connectivity Checks: "audio_interface:audio"
307. Port Connectivity Checks: "stage1:first_stage|teleport:teleport0"
308. Port Connectivity Checks: "stage1:first_stage|save:save0"
309. Port Connectivity Checks: "stage1:first_stage|address_selector:address_selection"
310. Port Connectivity Checks: "stage1:first_stage|allApple:apples|apple:a4"
311. Port Connectivity Checks: "stage1:first_stage|allApple:apples|apple:a3"
312. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Inv_Spur:s13"
313. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s12"
314. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s11"
315. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s5"
316. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s4"
317. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s3"
318. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s2"
319. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s1"
320. Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s0"
321. Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_3"
322. Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_2"
323. Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_1"
324. Port Connectivity Checks: "stage1:first_stage|Character:char0"
325. Port Connectivity Checks: "print:printer"
326. Port Connectivity Checks: "hpi_io_intf:hpi_interface"
327. Port Connectivity Checks: "ColorMapper:CMP"
328. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
329. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_002"
330. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
331. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_001"
332. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
333. Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller"
334. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
335. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
336. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
337. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode"
338. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode"
339. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode"
340. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|SOC_mm_interconnect_0_router_default_decode:the_default_decode"
341. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
342. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
343. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
344. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
345. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
346. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
347. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
348. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
349. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
350. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
351. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
352. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
353. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
354. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
355. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo"
356. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent"
357. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
358. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
359. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
360. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
361. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
362. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
363. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
364. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
365. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
366. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
367. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
368. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
369. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
370. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
371. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
372. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
373. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
374. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator"
375. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
376. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
377. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
378. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
379. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
380. Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
381. Port Connectivity Checks: "SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module"
382. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy"
383. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
384. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
385. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_pib:the_SOC_nios2_qsys_0_nios2_oci_pib"
386. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
387. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace|SOC_nios2_qsys_0_nios2_oci_td_mode:SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
388. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_itrace:the_SOC_nios2_qsys_0_nios2_oci_itrace"
389. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk"
390. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk"
391. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug"
392. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci"
393. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_test_bench:the_SOC_nios2_qsys_0_test_bench"
394. Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0"
395. Port Connectivity Checks: "SOC:system|SOC_jtag_uart_0:jtag_uart_0"
396. Port Connectivity Checks: "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1"
397. Port Connectivity Checks: "SOC:system|SOC_altpll_1:altpll_1"
398. Port Connectivity Checks: "SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_altpll_hqu2:sd1"
399. Port Connectivity Checks: "SOC:system|SOC_altpll_0:altpll_0"
400. Port Connectivity Checks: "SOC:system"
401. Post-Synthesis Netlist Statistics for Top Partition
402. Elapsed Time Per Partition
403. Analysis & Synthesis Messages
404. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 14 16:30:05 2017      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; FinalProject                               ;
; Top-level Entity Name              ; Processor                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 17,785                                     ;
;     Total combinational functions  ; 16,338                                     ;
;     Dedicated logic registers      ; 3,553                                      ;
; Total registers                    ; 3553                                       ;
; Total pins                         ; 276                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,108,416                                  ;
; Embedded Multiplier 9-bit elements ; 56                                         ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Processor          ; FinalProject       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; font_rom.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/font_rom.sv                                                                         ;             ;
; ScrollScore.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/ScrollScore.sv                                                                      ;             ;
; allBall.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/allBall.sv                                                                          ;             ;
; RedBomb.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/RedBomb.sv                                                                          ;             ;
; getKeycode.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/getKeycode.sv                                                                       ;             ;
; Flash_control.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Flash_control.sv                                                                    ;             ;
; audio_interface.vhd                                                                 ; yes             ; User VHDL File                               ; C:/altera/15.0/FinalProject_v0.7_restored/audio_interface.vhd                                                                 ;             ;
; cat.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/cat.sv                                                                              ;             ;
; print_score.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/print_score.sv                                                                      ;             ;
; apple.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/apple.sv                                                                            ;             ;
; Spur.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Spur.sv                                                                             ;             ;
; sdram_buffer.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/sdram_buffer.sv                                                                     ;             ;
; DoubleBuffer.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/DoubleBuffer.sv                                                                     ;             ;
; SOC/synthesis/SOC.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/SOC.v                                                                 ; SOC         ;
; SOC/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_controller.v                                  ; SOC         ;
; SOC/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_reset_synchronizer.v                                ; SOC         ;
; SOC/synthesis/submodules/SOC_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_irq_mapper.sv                                          ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0.v                                    ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter.v                  ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_arbitrator.sv                                ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux_001.sv                       ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_mux.sv                           ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux_001.sv                     ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_rsp_demux.sv                         ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux_001.sv                       ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_mux.sv                           ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux_001.sv                     ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_cmd_demux.sv                         ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_003.sv                        ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_002.sv                        ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router_001.sv                        ; SOC         ;
; SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_mm_interconnect_0_router.sv                            ; SOC         ;
; SOC/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_agent.sv                               ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_master_agent.sv                              ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_slave_translator.sv                          ; SOC         ;
; SOC/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/altera_merlin_master_translator.sv                         ; SOC         ;
; SOC/synthesis/submodules/SOC_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sysid_qsys_0.v                                         ; SOC         ;
; SOC/synthesis/submodules/SOC_sdram.v                                                ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_sdram.v                                                ; SOC         ;
; SOC/synthesis/submodules/SOC_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_data.v                                         ; SOC         ;
; SOC/synthesis/submodules/SOC_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_cs.v                                           ; SOC         ;
; SOC/synthesis/submodules/SOC_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_otg_hpi_address.v                                      ; SOC         ;
; SOC/synthesis/submodules/SOC_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.hex                                   ; SOC         ;
; SOC/synthesis/submodules/SOC_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_onchip_memory2_0.v                                     ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0.v                                         ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_sysclk.v                ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_sysclk.v                ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_tck.v                   ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_tck.v                   ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v               ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_jtag_debug_module_wrapper.v               ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_ociram_default_contents.mif               ; yes             ; User Memory Initialization File              ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_ociram_default_contents.mif               ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_oci_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_oci_test_bench.v                          ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_rf_ram_a.mif                              ; yes             ; User Memory Initialization File              ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_rf_ram_a.mif                              ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_rf_ram_b.mif                              ; yes             ; User Memory Initialization File              ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_rf_ram_b.mif                              ; SOC         ;
; SOC/synthesis/submodules/SOC_nios2_qsys_0_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_nios2_qsys_0_test_bench.v                              ; SOC         ;
; SOC/synthesis/submodules/SOC_keycode.v                                              ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_keycode.v                                              ; SOC         ;
; SOC/synthesis/submodules/SOC_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_jtag_uart_0.v                                          ; SOC         ;
; SOC/synthesis/submodules/SOC_altpll_1.v                                             ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_1.v                                             ; SOC         ;
; SOC/synthesis/submodules/SOC_altpll_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/altera/15.0/FinalProject_v0.7_restored/SOC/synthesis/submodules/SOC_altpll_0.v                                             ; SOC         ;
; Synchronizers.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Synchronizers.sv                                                                    ;             ;
; VGA_controller.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/VGA_controller.sv                                                                   ;             ;
; Processor.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Processor.sv                                                                        ;             ;
; ColorMapper.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/ColorMapper.sv                                                                      ;             ;
; Character.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Character.sv                                                                        ;             ;
; hpi_io_intf.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/hpi_io_intf.sv                                                                      ;             ;
; HexDriver.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/HexDriver.sv                                                                        ;             ;
; SRAM_interface.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/SRAM_interface.sv                                                                   ;             ;
; print.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/print.sv                                                                            ;             ;
; address_selector.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/address_selector.sv                                                                 ;             ;
; Wall.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Wall.sv                                                                             ;             ;
; bullet.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/bullet.sv                                                                           ;             ;
; Boss.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/Boss.sv                                                                             ;             ;
; stages.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/stages.sv                                                                           ;             ;
; save_point.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/save_point.sv                                                                       ;             ;
; teleport.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/altera/15.0/FinalProject_v0.7_restored/teleport.sv                                                                         ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;             ;
; aglobal150.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                 ;             ;
; db/scfifo_jr21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_q131.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/a_dpfifo_q131.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/cntr_do7.tdf                                                                     ;             ;
; db/dpram_nl21.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/dpram_nl21.tdf                                                                   ;             ;
; db/altsyncram_r1m1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_r1m1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;             ;
; altera_sld_agent_endpoint.vhd                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                  ;             ;
; altera_fabric_endpoint.vhd                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                     ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_7jg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_7jg1.tdf                                                              ;             ;
; db/altsyncram_8jg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_8jg1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;             ;
; db/altsyncram_qp81.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_qp81.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; db/altsyncram_fpc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/altsyncram_fpc1.tdf                                                              ;             ;
; db/decode_rsa.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/decode_rsa.tdf                                                                   ;             ;
; db/mux_oob.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/mux_oob.tdf                                                                      ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sld40590b26/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/altera/15.0/FinalProject_v0.7_restored/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; multcore.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                   ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; multcore.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                   ;             ;
; csa_add.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                    ;             ;
; mpar_add.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                   ;             ;
; muleabz.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                    ;             ;
; mul_lfrg.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                   ;             ;
; mul_boothc.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                 ;             ;
; alt_ded_mult.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                               ;             ;
; alt_ded_mult_y.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                             ;             ;
; dffpipe.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                    ;             ;
; mpar_add.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                   ;             ;
; lpm_add_sub.tdf                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;             ;
; addcore.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                    ;             ;
; look_add.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                   ;             ;
; alt_stratix_add_sub.inc                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;             ;
; db/add_sub_l9h.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_l9h.tdf                                                                  ;             ;
; db/add_sub_jkh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_jkh.tdf                                                                  ;             ;
; altshift.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                   ;             ;
; db/mult_16t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/mult_16t.tdf                                                                     ;             ;
; db/mult_t5t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/mult_t5t.tdf                                                                     ;             ;
; db/mult_p5t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/mult_p5t.tdf                                                                     ;             ;
; db/add_sub_g9h.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_g9h.tdf                                                                  ;             ;
; db/add_sub_ekh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/altera/15.0/FinalProject_v0.7_restored/db/add_sub_ekh.tdf                                                                  ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 17,785                                                                         ;
;                                             ;                                                                                ;
; Total combinational functions               ; 16338                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 6934                                                                           ;
;     -- 3 input functions                    ; 5187                                                                           ;
;     -- <=2 input functions                  ; 4217                                                                           ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 9811                                                                           ;
;     -- arithmetic mode                      ; 6527                                                                           ;
;                                             ;                                                                                ;
; Total registers                             ; 3553                                                                           ;
;     -- Dedicated logic registers            ; 3553                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 276                                                                            ;
; Total memory bits                           ; 2108416                                                                        ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 56                                                                             ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 2                                                                              ;
;     -- PLLs                                 ; 2                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_altpll_hqu2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 1608                                                                           ;
; Total fan-out                               ; 69805                                                                          ;
; Average fan-out                             ; 3.33                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Processor                                                                                               ; 16338 (80)        ; 3553 (20)    ; 2108416     ; 56           ; 0       ; 28        ; 276  ; 0            ; |Processor                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |ColorMapper:CMP|                                                                                     ; 534 (534)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ColorMapper:CMP                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |DoubleBuffer:ADDR|                                                                                   ; 69 (39)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |lpm_mult:Mult0|                                                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                            ; 30 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                            ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_l9h:auto_generated|                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                       ; work         ;
;                |mpar_add:sub_par_add|                                                                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                             ; work         ;
;                      |add_sub_jkh:auto_generated|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                  ; work         ;
;    |Flash_control:flash|                                                                                 ; 112 (112)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|Flash_control:flash                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |HexDriver:driver0|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|HexDriver:driver0                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |HexDriver:driver1|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|HexDriver:driver1                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |HexDriver:driver2|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|HexDriver:driver2                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |HexDriver:driver3|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|HexDriver:driver3                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |SOC:system|                                                                                          ; 1922 (0)          ; 1182 (0)     ; 2108416     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system                                                                                                                                                                                                                                                                                                                                ; SOC          ;
;       |SOC_altpll_0:altpll_0|                                                                            ; 8 (6)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                          ; SOC          ;
;          |SOC_altpll_0_altpll_hqu2:sd1|                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_altpll_hqu2:sd1                                                                                                                                                                                                                                                                             ; SOC          ;
;          |SOC_altpll_0_stdsync_sv6:stdsync2|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                        ; SOC          ;
;             |SOC_altpll_0_dffpipe_l2c:dffpipe3|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2|SOC_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                      ; SOC          ;
;       |SOC_altpll_1:altpll_1|                                                                            ; 7 (6)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_1:altpll_1                                                                                                                                                                                                                                                                                                          ; SOC          ;
;          |SOC_altpll_1_altpll_ska2:sd1|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1                                                                                                                                                                                                                                                                             ; SOC          ;
;          |SOC_altpll_1_stdsync_sv6:stdsync2|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                        ; SOC          ;
;             |SOC_altpll_1_dffpipe_l2c:dffpipe3|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2|SOC_altpll_1_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                      ; SOC          ;
;       |SOC_jtag_uart_0:jtag_uart_0|                                                                      ; 140 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                    ; SOC          ;
;          |SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                              ; SOC          ;
;             |scfifo:rfifo|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                  ; work         ;
;          |SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                              ; SOC          ;
;             |scfifo:wfifo|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                  ; work         ;
;          |alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|                                           ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                ; work         ;
;       |SOC_keycode:keycode|                                                                              ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_keycode:keycode                                                                                                                                                                                                                                                                                                            ; SOC          ;
;       |SOC_mm_interconnect_0:mm_interconnect_0|                                                          ; 421 (0)           ; 212 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                        ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_demux:cmd_demux|                                                     ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                      ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                 ; 10 (6)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                          ; SOC          ;
;             |altera_merlin_arbitrator:arb|                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                 ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                          ; SOC          ;
;             |altera_merlin_arbitrator:arb|                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                 ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                          ; SOC          ;
;             |altera_merlin_arbitrator:arb|                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                 ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                          ; SOC          ;
;             |altera_merlin_arbitrator:arb|                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; SOC          ;
;          |SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                 ; 60 (56)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                          ; SOC          ;
;             |altera_merlin_arbitrator:arb|                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; SOC          ;
;          |SOC_mm_interconnect_0_router:router|                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; SOC          ;
;          |SOC_mm_interconnect_0_router_001:router_001|                                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                            ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                      ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                      ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                      ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                      ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_mux:rsp_mux|                                                         ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; SOC          ;
;          |SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                 ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                          ; SOC          ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; SOC          ;
;          |altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; SOC          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; SOC          ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; SOC          ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                    ; SOC          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; SOC          ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; SOC          ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; SOC          ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; SOC          ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; SOC          ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; SOC          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; SOC          ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                    ; SOC          ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                    ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                             ; SOC          ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                             ; SOC          ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                         ; SOC          ;
;          |altera_merlin_slave_agent:otg_hpi_data_s1_agent|                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                                                                                                        ; SOC          ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                             ; SOC          ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                           ; SOC          ;
;          |altera_merlin_slave_translator:altpll_1_pll_slave_translator|                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator                                                                                                                                                                                                                           ; SOC          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                       ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                ; SOC          ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                          ; 5 (5)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                   ; SOC          ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                               ; SOC          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                          ; SOC          ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                  ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                           ; SOC          ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                       ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                ; SOC          ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                     ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                              ; SOC          ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                 ; SOC          ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                 ; SOC          ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                   ; SOC          ;
;       |SOC_nios2_qsys_0:nios2_qsys_0|                                                                    ; 929 (640)         ; 576 (307)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                  ; SOC          ;
;          |SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|                                     ; 289 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                        ; SOC          ;
;             |SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                              ; SOC          ;
;                |SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; SOC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck                                                            ; SOC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy                                                                                ; work         ;
;             |SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|                    ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                ; SOC          ;
;             |SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break                                                                                                                                                                  ; SOC          ;
;             |SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                  ; SOC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem                                                                                                                                                                        ; SOC          ;
;                |SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram                                                                                                   ; SOC          ;
;                   |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_qp81:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated                                          ; work         ;
;          |SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                         ; SOC          ;
;             |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_7jg1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated                                                                                                                                                                ; work         ;
;          |SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                         ; SOC          ;
;             |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_8jg1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated                                                                                                                                                                ; work         ;
;       |SOC_onchip_memory2_0:onchip_memory2_0|                                                            ; 138 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                          ; SOC          ;
;          |altsyncram:the_altsyncram|                                                                     ; 138 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_fpc1:auto_generated|                                                             ; 138 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                |decode_rsa:decode3|                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|decode_rsa:decode3                                                                                                                                                                                                              ; work         ;
;                |mux_oob:mux2|                                                                            ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|mux_oob:mux2                                                                                                                                                                                                                    ; work         ;
;       |SOC_otg_hpi_address:otg_hpi_address|                                                              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                            ; SOC          ;
;       |SOC_otg_hpi_cs:otg_hpi_cs|                                                                        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                      ; SOC          ;
;       |SOC_otg_hpi_cs:otg_hpi_r|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                       ; SOC          ;
;       |SOC_otg_hpi_cs:otg_hpi_w|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                       ; SOC          ;
;       |SOC_otg_hpi_data:otg_hpi_data|                                                                    ; 17 (17)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                  ; SOC          ;
;       |SOC_sdram:sdram|                                                                                  ; 206 (174)         ; 175 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_sdram:sdram                                                                                                                                                                                                                                                                                                                ; SOC          ;
;          |SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|                                 ; 32 (32)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module                                                                                                                                                                                                                                                  ; SOC          ;
;       |altera_reset_controller:rst_controller_001|                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; SOC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; SOC          ;
;       |altera_reset_controller:rst_controller_002|                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                     ; SOC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; SOC          ;
;       |altera_reset_controller:rst_controller|                                                           ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; SOC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; SOC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; SOC          ;
;    |SRAM_interface:sram_intf|                                                                            ; 2 (2)             ; 33 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SRAM_interface:sram_intf                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |tristate:t1|                                                                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SRAM_interface:sram_intf|tristate:t1                                                                                                                                                                                                                                                                                                      ; work         ;
;    |VGA_controller:vga0|                                                                                 ; 68 (68)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|VGA_controller:vga0                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |audio_interface:audio|                                                                               ; 64 (64)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|audio_interface:audio                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |getKeycode:gk0|                                                                                      ; 57 (57)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|getKeycode:gk0                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |hpi_io_intf:hpi_interface|                                                                           ; 0 (0)             ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|hpi_io_intf:hpi_interface                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |print:printer|                                                                                       ; 194 (194)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|print:printer                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sdram_buffer:queue|                                                                                  ; 1019 (989)        ; 1089 (1089)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                                                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                         ; work         ;
;          |multcore:mult_core|                                                                            ; 30 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                      ; work         ;
;             |mpar_add:padder|                                                                            ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|                                                                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                 ; work         ;
;                   |add_sub_l9h:auto_generated|                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:sub_par_add|                                                                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                            ; work         ;
;                      |add_sub_jkh:auto_generated|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sdram_buffer:queue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                    ; 145 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                          ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|      ; 144 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                              ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                           ; 144 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                ; 143 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                              ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                            ; 143 (100)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                 ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                              ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                         ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                            ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                       ; altera_sld   ;
;    |stage0:title|                                                                                        ; 93 (93)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage0:title                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |stage1:first_stage|                                                                                  ; 6312 (247)        ; 306 (1)      ; 0           ; 28           ; 0       ; 14        ; 0    ; 0            ; |Processor|stage1:first_stage                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |Character:char0|                                                                                  ; 160 (143)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Character:char0                                                                                                                                                                                                                                                                                                        ; work         ;
;          |characterAddress:cha0|                                                                         ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Character:char0|characterAddress:cha0                                                                                                                                                                                                                                                                                  ; work         ;
;       |Wall_set:walls|                                                                                   ; 216 (49)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Wall_set:walls                                                                                                                                                                                                                                                                                                         ; work         ;
;          |Wall:Wall_1|                                                                                   ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Wall_set:walls|Wall:Wall_1                                                                                                                                                                                                                                                                                             ; work         ;
;          |Wall:Wall_2|                                                                                   ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Wall_set:walls|Wall:Wall_2                                                                                                                                                                                                                                                                                             ; work         ;
;          |Wall:Wall_3|                                                                                   ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|Wall_set:walls|Wall:Wall_3                                                                                                                                                                                                                                                                                             ; work         ;
;       |address_selector:address_selection|                                                               ; 156 (156)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|address_selector:address_selection                                                                                                                                                                                                                                                                                     ; work         ;
;       |allApple:apples|                                                                                  ; 2796 (279)        ; 119 (113)    ; 0           ; 28           ; 0       ; 14        ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples                                                                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a0|                                                                                      ; 472 (402)         ; 6 (6)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a1|                                                                                      ; 427 (357)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult0|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a2|                                                                                      ; 438 (368)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult0|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a3|                                                                                      ; 290 (220)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a4|                                                                                      ; 202 (127)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 75 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a5|                                                                                      ; 426 (356)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult0|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;          |apple:a6|                                                                                      ; 262 (192)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6                                                                                                                                                                                                                                                                                               ; work         ;
;             |AppleAddress:AA|                                                                            ; 70 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA                                                                                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult0|                                                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;                   |multcore:mult_core|                                                                   ; 32 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                             ; work         ;
;                      |mpar_add:padder|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                             ; work         ;
;                         |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                        ; work         ;
;                            |add_sub_g9h:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                             ; work         ;
;                         |mpar_add:sub_par_add|                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                        ; work         ;
;                            |lpm_add_sub:adder[0]|                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                               |add_sub_ekh:auto_generated|                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult1                                                                                                                                                                                                                                                                                ; work         ;
;                |mult_16t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;       |allSpur:spurs|                                                                                    ; 2340 (349)        ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs                                                                                                                                                                                                                                                                                                          ; work         ;
;          |Inv_Spur:s13|                                                                                  ; 77 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Inv_Spur:s13                                                                                                                                                                                                                                                                                             ; work         ;
;             |inv_SpurAddress:SA0|                                                                        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Inv_Spur:s13|inv_SpurAddress:SA0                                                                                                                                                                                                                                                                         ; work         ;
;          |Spur:s0|                                                                                       ; 111 (95)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s0                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s0|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s10|                                                                                      ; 184 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s10                                                                                                                                                                                                                                                                                                 ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s10|SpurAddress:SA0                                                                                                                                                                                                                                                                                 ; work         ;
;          |Spur:s11|                                                                                      ; 191 (175)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s11                                                                                                                                                                                                                                                                                                 ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s11|SpurAddress:SA0                                                                                                                                                                                                                                                                                 ; work         ;
;          |Spur:s12|                                                                                      ; 169 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s12                                                                                                                                                                                                                                                                                                 ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s12|SpurAddress:SA0                                                                                                                                                                                                                                                                                 ; work         ;
;          |Spur:s1|                                                                                       ; 46 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s1                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s1|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s2|                                                                                       ; 43 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s2                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s2|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s3|                                                                                       ; 169 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s3                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s3|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s4|                                                                                       ; 73 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s4                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s4|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s5|                                                                                       ; 95 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s5                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s5|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s6|                                                                                       ; 281 (265)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s6                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s6|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s7|                                                                                       ; 184 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s7                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s7|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s8|                                                                                       ; 184 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s8                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s8|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;          |Spur:s9|                                                                                       ; 184 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s9                                                                                                                                                                                                                                                                                                  ; work         ;
;             |SpurAddress:SA0|                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|allSpur:spurs|Spur:s9|SpurAddress:SA0                                                                                                                                                                                                                                                                                  ; work         ;
;       |bullet_set:bullets|                                                                               ; 103 (0)           ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|bullet_set:bullets                                                                                                                                                                                                                                                                                                     ; work         ;
;          |bullet:bullet_1|                                                                               ; 103 (103)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|bullet_set:bullets|bullet:bullet_1                                                                                                                                                                                                                                                                                     ; work         ;
;       |cat:cat1|                                                                                         ; 153 (153)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|cat:cat1                                                                                                                                                                                                                                                                                                               ; work         ;
;       |save:save0|                                                                                       ; 76 (76)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|save:save0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |teleport:teleport0|                                                                               ; 65 (65)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage1:first_stage|teleport:teleport0                                                                                                                                                                                                                                                                                                     ; work         ;
;    |stage2:second_stage|                                                                                 ; 2879 (63)         ; 430 (2)      ; 0           ; 28           ; 0       ; 14        ; 0    ; 0            ; |Processor|stage2:second_stage                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |Boss:comb_172|                                                                                    ; 666 (625)         ; 156 (156)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172                                                                                                                                                                                                                                                                                                         ; work         ;
;          |bullet_hit:bl0|                                                                                ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|bullet_hit:bl0                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_mult:Mult0|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult0                                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_p5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult1|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult1                                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_p5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult2|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult2                                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_t5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult2|mult_t5t:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult3|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult3                                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_t5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|Boss:comb_172|lpm_mult:Mult3|mult_t5t:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;       |Character:char0|                                                                                  ; 140 (123)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Character:char0                                                                                                                                                                                                                                                                                                       ; work         ;
;          |characterAddress:cha0|                                                                         ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Character:char0|characterAddress:cha0                                                                                                                                                                                                                                                                                 ; work         ;
;       |RedBomb:redbomb0|                                                                                 ; 565 (117)         ; 53 (53)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0                                                                                                                                                                                                                                                                                                      ; work         ;
;          |checkPath:cp0|                                                                                 ; 448 (448)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|checkPath:cp0                                                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0                                                                                                                                                                                                                                                                         ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult1                                                                                                                                                                                                                                                                         ; work         ;
;                |mult_t5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_mult:Mult0|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_p5t:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;       |Wall_set2:walls|                                                                                  ; 183 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Wall_set2:walls                                                                                                                                                                                                                                                                                                       ; work         ;
;          |Wall:Wall_1|                                                                                   ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Wall_set2:walls|Wall:Wall_1                                                                                                                                                                                                                                                                                           ; work         ;
;          |Wall:Wall_2|                                                                                   ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Wall_set2:walls|Wall:Wall_2                                                                                                                                                                                                                                                                                           ; work         ;
;          |Wall:Wall_3|                                                                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Wall_set2:walls|Wall:Wall_3                                                                                                                                                                                                                                                                                           ; work         ;
;          |Wall:Wall_4|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|Wall_set2:walls|Wall:Wall_4                                                                                                                                                                                                                                                                                           ; work         ;
;       |address_selector2:address_selection|                                                              ; 174 (174)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|address_selector2:address_selection                                                                                                                                                                                                                                                                                   ; work         ;
;       |allBall:allball0|                                                                                 ; 925 (87)          ; 133 (34)     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0                                                                                                                                                                                                                                                                                                      ; work         ;
;          |ball:b0|                                                                                       ; 286 (286)         ; 60 (60)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b0                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult0                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult1                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;          |ball:b1|                                                                                       ; 137 (137)         ; 10 (10)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b1                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|lpm_mult:Mult1                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;          |ball:b2|                                                                                       ; 138 (138)         ; 9 (9)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b2                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:Mult1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|lpm_mult:Mult1                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;          |ball:b3|                                                                                       ; 137 (137)         ; 9 (9)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b3                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|lpm_mult:Mult0                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;          |ball:b4|                                                                                       ; 140 (140)         ; 11 (11)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b4                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|lpm_mult:Mult0                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_p5t:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;       |bullet_set:bullets|                                                                               ; 102 (0)           ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|bullet_set:bullets                                                                                                                                                                                                                                                                                                    ; work         ;
;          |bullet:bullet_1|                                                                               ; 102 (102)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|bullet_set:bullets|bullet:bullet_1                                                                                                                                                                                                                                                                                    ; work         ;
;       |save:save0|                                                                                       ; 61 (61)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage2:second_stage|save:save0                                                                                                                                                                                                                                                                                                            ; work         ;
;    |stage_death:dead_state|                                                                              ; 2540 (1)          ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |GameOver:GO|                                                                                      ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|GameOver:GO                                                                                                                                                                                                                                                                                                        ; work         ;
;       |address_selector4:comb_3|                                                                         ; 25 (25)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|address_selector4:comb_3                                                                                                                                                                                                                                                                                           ; work         ;
;       |print_score:PS|                                                                                   ; 2456 (134)        ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS                                                                                                                                                                                                                                                                                                     ; work         ;
;          |Char:colon|                                                                                    ; 143 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS|Char:colon                                                                                                                                                                                                                                                                                          ; work         ;
;             |font_rom:fr0|                                                                               ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS|Char:colon|font_rom:fr0                                                                                                                                                                                                                                                                             ; work         ;
;          |Char:score1|                                                                                   ; 1067 (1067)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS|Char:score1                                                                                                                                                                                                                                                                                         ; work         ;
;          |Char:score2|                                                                                   ; 1071 (1071)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS|Char:score2                                                                                                                                                                                                                                                                                         ; work         ;
;          |Pic:kid|                                                                                       ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_death:dead_state|print_score:PS|Pic:kid                                                                                                                                                                                                                                                                                             ; work         ;
;    |stage_exit:SE|                                                                                       ; 17 (1)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_exit:SE                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |address_selector5:comb_76|                                                                        ; 16 (16)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_exit:SE|address_selector5:comb_76                                                                                                                                                                                                                                                                                                   ; work         ;
;    |stage_final:finals|                                                                                  ; 202 (30)          ; 39 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |FinalGrade:letters|                                                                               ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals|FinalGrade:letters                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ScrollScore:scores|                                                                               ; 108 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals|ScrollScore:scores                                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_mult:Mult0|                                                                                ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals|ScrollScore:scores|lpm_mult:Mult0                                                                                                                                                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals|ScrollScore:scores|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                   ; work         ;
;       |address_selector3:comb_3|                                                                         ; 22 (22)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|stage_final:finals|address_selector3:comb_3                                                                                                                                                                                                                                                                                               ; work         ;
;    |sync:key_sync|                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|sync:key_sync                                                                                                                                                                                                                                                                                                                             ; work         ;
+----------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                         ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                         ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; SOC_nios2_qsys_0_ociram_default_contents.mif ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SOC_nios2_qsys_0_rf_ram_a.mif                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SOC_nios2_qsys_0_rf_ram_b.mif                ;
; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; SOC_onchip_memory2_0.hex                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 28          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 56          ;
; Signed Embedded Multipliers           ; 28          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                         ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Processor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system                                                                                                                                                                                   ; SOC.qsys        ;
; Altera ; altpll                             ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_altpll_0:altpll_0                                                                                                                                                             ; SOC.qsys        ;
; Altera ; altpll                             ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_altpll_1:altpll_1                                                                                                                                                             ; SOC.qsys        ;
; Altera ; altera_irq_mapper                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_irq_mapper:irq_mapper                                                                                                                                                         ; SOC.qsys        ;
; Altera ; altera_avalon_jtag_uart            ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0                                                                                                                                                       ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_keycode:keycode                                                                                                                                                               ; SOC.qsys        ;
; Altera ; altera_mm_interconnect             ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0                                                                                                                                           ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                        ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                   ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                              ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent                                                                                        ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo                                                                                   ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator                                                                              ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                 ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                             ; SOC.qsys        ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                     ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                             ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                        ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                   ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                           ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                      ; SOC.qsys        ;
; Altera ; altera_merlin_master_agent         ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_master_translator    ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                       ; SOC.qsys        ;
; Altera ; altera_merlin_master_agent         ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                          ; SOC.qsys        ;
; Altera ; altera_merlin_master_translator    ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                            ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                       ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                  ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                       ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                  ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                        ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                   ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                              ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                             ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                        ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                   ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                           ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                      ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                              ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                    ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                              ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                    ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router                                                                                                       ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_004                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_005                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_006                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_007                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_008                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_009                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_010                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_011                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_012                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_013                                                                                               ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                 ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                         ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                     ; SOC.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                             ; SOC.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                ; SOC.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                           ; SOC.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                      ; SOC.qsys        ;
; Altera ; altera_nios2_qsys                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0                                                                                                                                                     ; SOC.qsys        ;
; Altera ; altera_avalon_onchip_memory2       ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_onchip_memory2_0:onchip_memory2_0                                                                                                                                             ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_otg_hpi_address:otg_hpi_address                                                                                                                                               ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_cs                                                                                                                                                         ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_otg_hpi_data:otg_hpi_data                                                                                                                                                     ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_r                                                                                                                                                          ; SOC.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_otg_hpi_cs:otg_hpi_w                                                                                                                                                          ; SOC.qsys        ;
; Altera ; altera_reset_controller            ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|altera_reset_controller:rst_controller                                                                                                                                            ; SOC.qsys        ;
; Altera ; altera_reset_controller            ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|altera_reset_controller:rst_controller_001                                                                                                                                        ; SOC.qsys        ;
; Altera ; altera_reset_controller            ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|altera_reset_controller:rst_controller_002                                                                                                                                        ; SOC.qsys        ;
; Altera ; altera_avalon_new_sdram_controller ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_sdram:sdram                                                                                                                                                                   ; SOC.qsys        ;
; Altera ; altera_avalon_sysid_qsys           ; 15.0    ; N/A          ; N/A          ; |Processor|SOC:system|SOC_sysid_qsys_0:sysid_qsys_0                                                                                                                                                     ; SOC.qsys        ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |Processor|record             ;
+-----------+-----------+-----------+-----------+
; Name      ; record.00 ; record.10 ; record.01 ;
+-----------+-----------+-----------+-----------+
; record.00 ; 0         ; 0         ; 0         ;
; record.01 ; 1         ; 0         ; 1         ;
; record.10 ; 1         ; 1         ; 0         ;
+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|state                                                                                                                            ;
+--------------------+-----------------+--------------------+------------+--------------------+--------------+-------------------+-------------+--------------+
; Name               ; state.professor ; state.final_report ; state.dead ; state.reset_second ; state.second ; state.reset_first ; state.first ; state.cover1 ;
+--------------------+-----------------+--------------------+------------+--------------------+--------------+-------------------+-------------+--------------+
; state.cover1       ; 0               ; 0                  ; 0          ; 0                  ; 0            ; 0                 ; 0           ; 0            ;
; state.first        ; 0               ; 0                  ; 0          ; 0                  ; 0            ; 0                 ; 1           ; 1            ;
; state.reset_first  ; 0               ; 0                  ; 0          ; 0                  ; 0            ; 1                 ; 0           ; 1            ;
; state.second       ; 0               ; 0                  ; 0          ; 0                  ; 1            ; 0                 ; 0           ; 1            ;
; state.reset_second ; 0               ; 0                  ; 0          ; 1                  ; 0            ; 0                 ; 0           ; 1            ;
; state.dead         ; 0               ; 0                  ; 1          ; 0                  ; 0            ; 0                 ; 0           ; 1            ;
; state.final_report ; 0               ; 1                  ; 0          ; 0                  ; 0            ; 0                 ; 0           ; 1            ;
; state.professor    ; 1               ; 0                  ; 0          ; 0                  ; 0            ; 0                 ; 0           ; 1            ;
+--------------------+-----------------+--------------------+------------+--------------------+--------------+-------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Processor|Flash_control:flash|curr_state                               ;
+-----------------------+------------------+-----------------------+----------------------+
; Name                  ; curr_state.start ; curr_state.readSecond ; curr_state.readFirst ;
+-----------------------+------------------+-----------------------+----------------------+
; curr_state.start      ; 0                ; 0                     ; 0                    ;
; curr_state.readFirst  ; 1                ; 0                     ; 1                    ;
; curr_state.readSecond ; 1                ; 1                     ; 0                    ;
+-----------------------+------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage_final:finals|state                                                                 ;
+-------------------+-------------------+-----------------+---------+---------+---------+---------+---------+---------+
; Name              ; state.confirmed_2 ; state.confirmed ; state.F ; state.E ; state.D ; state.C ; state.B ; state.A ;
+-------------------+-------------------+-----------------+---------+---------+---------+---------+---------+---------+
; state.A           ; 0                 ; 0               ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; state.B           ; 0                 ; 0               ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; state.C           ; 0                 ; 0               ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; state.D           ; 0                 ; 0               ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; state.E           ; 0                 ; 0               ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; state.F           ; 0                 ; 0               ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.confirmed   ; 0                 ; 1               ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.confirmed_2 ; 1                 ; 0               ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+-------------------+-------------------+-----------------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|curr_state ;
+---------------------+------------------------------------------------------+
; Name                ; curr_state.sendBall                                  ;
+---------------------+------------------------------------------------------+
; curr_state.noBall   ; 0                                                    ;
; curr_state.sendBall ; 1                                                    ;
+---------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b4|curr_state ;
+---------------------+---------------------+-----------------+----------------------+
; Name                ; curr_state.starting ; curr_state.dead ; curr_state.alive     ;
+---------------------+---------------------+-----------------+----------------------+
; curr_state.dead     ; 0                   ; 0               ; 0                    ;
; curr_state.alive    ; 0                   ; 1               ; 1                    ;
; curr_state.starting ; 1                   ; 1               ; 0                    ;
+---------------------+---------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b3|curr_state ;
+---------------------+---------------------+-----------------+----------------------+
; Name                ; curr_state.starting ; curr_state.dead ; curr_state.alive     ;
+---------------------+---------------------+-----------------+----------------------+
; curr_state.dead     ; 0                   ; 0               ; 0                    ;
; curr_state.alive    ; 0                   ; 1               ; 1                    ;
; curr_state.starting ; 1                   ; 1               ; 0                    ;
+---------------------+---------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b2|curr_state ;
+---------------------+---------------------+-----------------+----------------------+
; Name                ; curr_state.starting ; curr_state.dead ; curr_state.alive     ;
+---------------------+---------------------+-----------------+----------------------+
; curr_state.dead     ; 0                   ; 0               ; 0                    ;
; curr_state.alive    ; 0                   ; 1               ; 1                    ;
; curr_state.starting ; 1                   ; 1               ; 0                    ;
+---------------------+---------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b1|curr_state ;
+---------------------+---------------------+-----------------+----------------------+
; Name                ; curr_state.starting ; curr_state.dead ; curr_state.alive     ;
+---------------------+---------------------+-----------------+----------------------+
; curr_state.dead     ; 0                   ; 0               ; 0                    ;
; curr_state.alive    ; 0                   ; 1               ; 1                    ;
; curr_state.starting ; 1                   ; 1               ; 0                    ;
+---------------------+---------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|allBall:allball0|ball:b0|curr_state ;
+---------------------+---------------------+-----------------+----------------------+
; Name                ; curr_state.starting ; curr_state.dead ; curr_state.alive     ;
+---------------------+---------------------+-----------------+----------------------+
; curr_state.dead     ; 0                   ; 0               ; 0                    ;
; curr_state.alive    ; 0                   ; 1               ; 1                    ;
; curr_state.starting ; 1                   ; 1               ; 0                    ;
+---------------------+---------------------+-----------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|save:save0|state           ;
+-----------------+-----------------+------------+------------+-------------+
; Name            ; state.disappear ; state.red2 ; state.red1 ; state.ready ;
+-----------------+-----------------+------------+------------+-------------+
; state.ready     ; 0               ; 0          ; 0          ; 0           ;
; state.red1      ; 0               ; 0          ; 1          ; 1           ;
; state.red2      ; 0               ; 1          ; 0          ; 1           ;
; state.disappear ; 1               ; 0          ; 0          ; 1           ;
+-----------------+-----------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|Boss:comb_172|curr_state                                                                                                                                                                                                     ;
+------------------------+-----------------+-----------------+---------------------+----------------------+-----------------+----------------------+-----------------+-----------------+---------------------+------------------------+-------------------+-------------------+
; Name                   ; curr_state.dead ; curr_state.wudi ; curr_state.fall_big ; curr_state.fall_hurt ; curr_state.fall ; curr_state.rush_back ; curr_state.rush ; curr_state.jump ; curr_state.sendBomb ; curr_state.prepareBomb ; curr_state.bigger ; curr_state.living ;
+------------------------+-----------------+-----------------+---------------------+----------------------+-----------------+----------------------+-----------------+-----------------+---------------------+------------------------+-------------------+-------------------+
; curr_state.living      ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 0                 ;
; curr_state.bigger      ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 1                 ; 1                 ;
; curr_state.prepareBomb ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 1                      ; 0                 ; 1                 ;
; curr_state.sendBomb    ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 1                   ; 0                      ; 0                 ; 1                 ;
; curr_state.jump        ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 1               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.rush        ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 1               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.rush_back   ; 0               ; 0               ; 0                   ; 0                    ; 0               ; 1                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.fall        ; 0               ; 0               ; 0                   ; 0                    ; 1               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.fall_hurt   ; 0               ; 0               ; 0                   ; 1                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.fall_big    ; 0               ; 0               ; 1                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.wudi        ; 0               ; 1               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
; curr_state.dead        ; 1               ; 0               ; 0                   ; 0                    ; 0               ; 0                    ; 0               ; 0               ; 0                   ; 0                      ; 0                 ; 1                 ;
+------------------------+-----------------+-----------------+---------------------+----------------------+-----------------+----------------------+-----------------+-----------------+---------------------+------------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Processor|stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state ;
+--------------+--------------------------------------------------------------------------+
; Name         ; state.flying                                                             ;
+--------------+--------------------------------------------------------------------------+
; state.ready  ; 0                                                                        ;
; state.flying ; 1                                                                        ;
+--------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|audio_interface:audio|state                                                                                                                                                                                                                                                                                                                                                            ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage0:title|state                                                                      ;
+---------------+--------------+------------+--------------+--------------+------------+---------------+-------------+
; Name          ; state.exit_2 ; state.exit ; state.load_3 ; state.load_2 ; state.load ; state.start_2 ; state.start ;
+---------------+--------------+------------+--------------+--------------+------------+---------------+-------------+
; state.start   ; 0            ; 0          ; 0            ; 0            ; 0          ; 0             ; 0           ;
; state.start_2 ; 0            ; 0          ; 0            ; 0            ; 0          ; 1             ; 1           ;
; state.load    ; 0            ; 0          ; 0            ; 0            ; 1          ; 0             ; 1           ;
; state.load_2  ; 0            ; 0          ; 0            ; 1            ; 0          ; 0             ; 1           ;
; state.load_3  ; 0            ; 0          ; 1            ; 0            ; 0          ; 0             ; 1           ;
; state.exit    ; 0            ; 1          ; 0            ; 0            ; 0          ; 0             ; 1           ;
; state.exit_2  ; 1            ; 0          ; 0            ; 0            ; 0          ; 0             ; 1           ;
+---------------+--------------+------------+--------------+--------------+------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|save:save0|state            ;
+-----------------+-----------------+------------+------------+-------------+
; Name            ; state.disappear ; state.red2 ; state.red1 ; state.ready ;
+-----------------+-----------------+------------+------------+-------------+
; state.ready     ; 0               ; 0          ; 0          ; 0           ;
; state.red1      ; 0               ; 0          ; 1          ; 1           ;
; state.red2      ; 0               ; 1          ; 0          ; 1           ;
; state.disappear ; 1               ; 0          ; 0          ; 1           ;
+-----------------+-----------------+------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allApple:apples|state_a6                                               ;
+--------------------+------------------+------------------+------------------+-------------------+--------------------+
; Name               ; state_a6.back_a6 ; state_a6.wait_a6 ; state_a6.fall_a6 ; state_a6.ready_a6 ; state_a6.finish_a6 ;
+--------------------+------------------+------------------+------------------+-------------------+--------------------+
; state_a6.ready_a6  ; 0                ; 0                ; 0                ; 0                 ; 0                  ;
; state_a6.fall_a6   ; 0                ; 0                ; 1                ; 1                 ; 0                  ;
; state_a6.wait_a6   ; 0                ; 1                ; 0                ; 1                 ; 0                  ;
; state_a6.back_a6   ; 1                ; 0                ; 0                ; 1                 ; 0                  ;
; state_a6.finish_a6 ; 0                ; 0                ; 0                ; 1                 ; 1                  ;
+--------------------+------------------+------------------+------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple2                     ;
+------------------------+-----------------------+------------------------+----------------------+
; Name                   ; state_apple2.ready_a2 ; state_apple2.finish_a2 ; state_apple2.fall_a2 ;
+------------------------+-----------------------+------------------------+----------------------+
; state_apple2.ready_a2  ; 0                     ; 0                      ; 0                    ;
; state_apple2.fall_a2   ; 1                     ; 0                      ; 1                    ;
; state_apple2.finish_a2 ; 1                     ; 1                      ; 0                    ;
+------------------------+-----------------------+------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple4                                                                                    ;
+---------------------------+-------------------------+---------------------------+-------------------------+-----------------------+---------------------------+
; Name                      ; state_apple4.oscillate2 ; state_apple4.oscillate1_2 ; state_apple4.oscillate1 ; state_apple4.ready_s4 ; state_apple4.oscillate2_2 ;
+---------------------------+-------------------------+---------------------------+-------------------------+-----------------------+---------------------------+
; state_apple4.ready_s4     ; 0                       ; 0                         ; 0                       ; 0                     ; 0                         ;
; state_apple4.oscillate1   ; 0                       ; 0                         ; 1                       ; 1                     ; 0                         ;
; state_apple4.oscillate1_2 ; 0                       ; 1                         ; 0                       ; 1                     ; 0                         ;
; state_apple4.oscillate2   ; 1                       ; 0                         ; 0                       ; 1                     ; 0                         ;
; state_apple4.oscillate2_2 ; 0                       ; 0                         ; 0                       ; 1                     ; 1                         ;
+---------------------------+-------------------------+---------------------------+-------------------------+-----------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allApple:apples|state_apple3         ;
+---------------------+--------------------+---------------------+-------------------+
; Name                ; state_apple3.ready ; state_apple3.finish ; state_apple3.fall ;
+---------------------+--------------------+---------------------+-------------------+
; state_apple3.ready  ; 0                  ; 0                   ; 0                 ;
; state_apple3.fall   ; 1                  ; 0                   ; 1                 ;
; state_apple3.finish ; 1                  ; 1                   ; 0                 ;
+---------------------+--------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s11                                                                                ;
+----------------------------+----------------------------+--------------------+-----------------------+---------------------+-------------------------+
; Name                       ; state_s11.forward_s11_fast ; state_s11.back_s11 ; state_s11.forward_s11 ; state_s11.reset_s11 ; state_s11.back_s11_fast ;
+----------------------------+----------------------------+--------------------+-----------------------+---------------------+-------------------------+
; state_s11.reset_s11        ; 0                          ; 0                  ; 0                     ; 0                   ; 0                       ;
; state_s11.forward_s11      ; 0                          ; 0                  ; 1                     ; 1                   ; 0                       ;
; state_s11.back_s11         ; 0                          ; 1                  ; 0                     ; 1                   ; 0                       ;
; state_s11.forward_s11_fast ; 1                          ; 0                  ; 0                     ; 1                   ; 0                       ;
; state_s11.back_s11_fast    ; 0                          ; 0                  ; 0                     ; 1                   ; 1                       ;
+----------------------------+----------------------------+--------------------+-----------------------+---------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s6                                                                       ;
+---------------------+-------------------+------------------+---------------------+--------------------+----------------+-------------------+
; Name                ; state_s6.final_s6 ; state_s6.back_s6 ; state_s6.forward_s6 ; state_s6.upwait_s6 ; state_s6.up_s6 ; state_s6.ready_s6 ;
+---------------------+-------------------+------------------+---------------------+--------------------+----------------+-------------------+
; state_s6.ready_s6   ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0                 ;
; state_s6.up_s6      ; 0                 ; 0                ; 0                   ; 0                  ; 1              ; 1                 ;
; state_s6.upwait_s6  ; 0                 ; 0                ; 0                   ; 1                  ; 0              ; 1                 ;
; state_s6.forward_s6 ; 0                 ; 0                ; 1                   ; 0                  ; 0              ; 1                 ;
; state_s6.back_s6    ; 0                 ; 1                ; 0                   ; 0                  ; 0              ; 1                 ;
; state_s6.final_s6   ; 1                 ; 0                ; 0                   ; 0                  ; 0              ; 1                 ;
+---------------------+-------------------+------------------+---------------------+--------------------+----------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|allSpur:spurs|state_s3                                                                      ;
+------------------+-----------------+---------------+----------------+----------------+----------------+------------------+----------------+
; Name             ; state_s3.finish ; state_s3.back ; state_s3.wait3 ; state_s3.wait2 ; state_s3.wait1 ; state_s3.forward ; state_s3.ready ;
+------------------+-----------------+---------------+----------------+----------------+----------------+------------------+----------------+
; state_s3.ready   ; 0               ; 0             ; 0              ; 0              ; 0              ; 0                ; 0              ;
; state_s3.forward ; 0               ; 0             ; 0              ; 0              ; 0              ; 1                ; 1              ;
; state_s3.wait1   ; 0               ; 0             ; 0              ; 0              ; 1              ; 0                ; 1              ;
; state_s3.wait2   ; 0               ; 0             ; 0              ; 1              ; 0              ; 0                ; 1              ;
; state_s3.wait3   ; 0               ; 0             ; 1              ; 0              ; 0              ; 0                ; 1              ;
; state_s3.back    ; 0               ; 1             ; 0              ; 0              ; 0              ; 0                ; 1              ;
; state_s3.finish  ; 1               ; 0             ; 0              ; 0              ; 0              ; 0                ; 1              ;
+------------------+-----------------+---------------+----------------+----------------+----------------+------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state ;
+--------------+-------------------------------------------------------------------------+
; Name         ; state.flying                                                            ;
+--------------+-------------------------------------------------------------------------+
; state.ready  ; 0                                                                       ;
; state.flying ; 1                                                                       ;
+--------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|stage1:first_stage|cat:cat1|curr_state                                                                       ;
+--------------------+-----------------+-----------------+-------------------+-------------------+-------------------+--------------------+
; Name               ; curr_state.dead ; curr_state.rush ; curr_state.wait_3 ; curr_state.wait_2 ; curr_state.wait_1 ; curr_state.prepare ;
+--------------------+-----------------+-----------------+-------------------+-------------------+-------------------+--------------------+
; curr_state.prepare ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                  ;
; curr_state.wait_1  ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 1                  ;
; curr_state.wait_2  ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 1                  ;
; curr_state.wait_3  ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 1                  ;
; curr_state.rush    ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 1                  ;
; curr_state.dead    ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 1                  ;
+--------------------+-----------------+-----------------+-------------------+-------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Processor|print:printer|state                           ;
+----------------------+-------------+--------------+----------------------+
; Name                 ; state.reset ; state.normal ; state.initialization ;
+----------------------+-------------+--------------+----------------------+
; state.reset          ; 0           ; 0            ; 0                    ;
; state.initialization ; 1           ; 0            ; 1                    ;
; state.normal         ; 1           ; 1            ; 0                    ;
+----------------------+-------------+--------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Processor|SOC:system|SOC_sdram:sdram|m_next                                 ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|SOC:system|SOC_sdram:sdram|m_state                                                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Processor|SOC:system|SOC_sdram:sdram|i_next   ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Processor|SOC:system|SOC_sdram:sdram|i_state                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage1:first_stage|allApple:apples|apple6_y[0..2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[9]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[7,8]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[6]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[3,4]                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple6_x[0..2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allSpur:spurs|s6_X[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allSpur:spurs|s6_Y[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allSpur:spurs|s11_X[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allSpur:spurs|s12_X[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|cat:cat1|PositionY[3..9]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|cat:cat1|PositionY[1,2]                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|cat:cat1|PositionY[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..3,5,7,10,17,20,22..24,26,29,31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_im:the_SOC_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_im:the_SOC_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[6]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[3..5]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[2]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[8,9]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[10..12]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[13]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[14,15]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[17..35]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[61]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[0]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[2]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[3..5]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[6]                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[7]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[8,9]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[10..12]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[13]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[14,15]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[17..35]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[61]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage_exit:SE|address_selector5:comb_76|Address[22..24]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[2,4..8]                                                                                                                                                                                                                        ; Merged with stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Motion[2]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Motion[0,1]                                                                                                                                                                                                                           ; Merged with stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[0]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Motion[3..8]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[5,7,8]                                                                                                                                                                                                                         ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[4]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[6]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[1]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Motion[0,1]                                                                                                                                                                                                                           ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[0]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Motion[3..8]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[3..8]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Motion[2]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[0]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Motion[0,1]                                                                                                                                                                                                                           ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Motion[3..8]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[3..7]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[3]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[0]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[0..2]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[4..8]                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[3,5,7,8]                                                                                                                                                                                                                       ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[4]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[6]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[1]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[0]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[0]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[1]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[2,4..6]                                                                                                                                                                                                                        ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[7]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[8]                                                                                                                                                                                                                             ;
; stage2:second_stage|RedBomb:redbomb0|enable                                                                                                                                                                                                                                               ; Merged with stage2:second_stage|RedBomb:redbomb0|curr_state                                                                                                                                                                                                                                           ;
; stage2:second_stage|Boss:comb_172|blink                                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|RedBomb:redbomb0|blink                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple5_y[0,1]                                                                                                                                                                                                                                          ; Merged with stage1:first_stage|allApple:apples|apple5_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple0_y[0]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple5_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple2_y[0]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple5_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple4_y[1,5..7,9]                                                                                                                                                                                                                                     ; Merged with stage1:first_stage|allApple:apples|apple4_y[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple1_x[1]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple1_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple0_x[0]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple1_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple2_x[0]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple1_x[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple4_y[8]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple4_y[4]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allSpur:spurs|s3_X[1]                                                                                                                                                                                                                                                  ; Merged with stage1:first_stage|allSpur:spurs|s3_X[0]                                                                                                                                                                                                                                                  ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                        ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                        ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][78]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][63]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4,6,8,9,11..16,18,19,21,25,27,28]                                                                                                                 ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                               ;
; SOC:system|SOC_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                             ; Merged with SOC:system|SOC_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                     ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[6]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Motion[2]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[3]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[0]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[8]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[6]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[8]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; Flash_control:flash|address1[1]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[1]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[2]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[2]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[3]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[3]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[4]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[4]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[5]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[5]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[6]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[6]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[7]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[7]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[8]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[8]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[9]                                                                                                                                                                                                                                                           ; Merged with Flash_control:flash|address0[9]                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address1[10]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[10]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[11]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[11]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[12]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[12]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[13]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[13]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[14]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[14]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[15]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[15]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[16]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[16]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[17]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[17]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[18]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[18]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[19]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[19]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[20]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[20]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[21]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[21]                                                                                                                                                                                                                                                          ;
; Flash_control:flash|address1[22]                                                                                                                                                                                                                                                          ; Merged with Flash_control:flash|address0[22]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[31]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[15]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[30]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[14]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[29]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[13]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[28]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[12]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[27]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[11]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[26]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[10]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[9]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[25]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[8]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[24]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[7]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[23]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[6]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[22]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[5]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[21]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[4]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[20]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[3]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[19]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[2]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[18]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[1]                                                                                                                                                                                                                                                           ; Merged with audio_interface:audio|LRDATA[17]                                                                                                                                                                                                                                                          ;
; audio_interface:audio|LRDATA[16]                                                                                                                                                                                                                                                          ; Merged with audio_interface:audio|LRDATA[0]                                                                                                                                                                                                                                                           ;
; stage1:first_stage|save:save0|saved                                                                                                                                                                                                                                                       ; Merged with stage1:first_stage|save:save0|hit                                                                                                                                                                                                                                                         ;
; stage2:second_stage|save:save0|saved                                                                                                                                                                                                                                                      ; Merged with stage2:second_stage|save:save0|hit                                                                                                                                                                                                                                                        ;
; SOC:system|SOC_sdram:sdram|active_addr[24]                                                                                                                                                                                                                                                ; Merged with SOC:system|SOC_sdram:sdram|active_addr[23]                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[60]                                                                                                                                                                                      ; Merged with SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[59]                                                                                                                                                                                      ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[60]                                                                                                                                                                                      ; Merged with SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_1[59]                                                                                                                                                                                      ;
; SOC:system|SOC_sdram:sdram|active_data[2,6,8,9,13,16]                                                                                                                                                                                                                                     ; Merged with SOC:system|SOC_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                 ;
; SOC:system|SOC_sdram:sdram|active_rnw                                                                                                                                                                                                                                                     ; Merged with SOC:system|SOC_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                 ;
; SOC:system|SOC_sdram:sdram|active_data[1,3..5,7,11,12,14,15,17..31]                                                                                                                                                                                                                       ; Merged with SOC:system|SOC_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|active_dqm[0..3]                                                                                                                                                                                                                                               ; Merged with SOC:system|SOC_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                ;
; Flash_control:flash|RDATA[15]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[15]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[14]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[14]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[13]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[13]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[12]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[12]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[11]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[11]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[10]                                                                                                                                                                                                                                                             ; Merged with Flash_control:flash|LDATA[10]                                                                                                                                                                                                                                                             ;
; Flash_control:flash|RDATA[9]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[9]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[8]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[8]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[7]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[7]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[6]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[6]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[5]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[5]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[4]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[4]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[3]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[3]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[2]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[2]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[1]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[1]                                                                                                                                                                                                                                                              ;
; Flash_control:flash|RDATA[0]                                                                                                                                                                                                                                                              ; Merged with Flash_control:flash|LDATA[0]                                                                                                                                                                                                                                                              ;
; stage1:first_stage|Character:char0|MovementX[3..9]                                                                                                                                                                                                                                        ; Merged with stage1:first_stage|Character:char0|MovementX[1]                                                                                                                                                                                                                                           ;
; stage2:second_stage|Character:char0|MovementX[3..9]                                                                                                                                                                                                                                       ; Merged with stage2:second_stage|Character:char0|MovementX[1]                                                                                                                                                                                                                                          ;
; stage1:first_stage|address_selector:address_selection|Address[22..24]                                                                                                                                                                                                                     ; Merged with stage1:first_stage|address_selector:address_selection|Address[21]                                                                                                                                                                                                                         ;
; stage2:second_stage|address_selector2:address_selection|Address[24]                                                                                                                                                                                                                       ; Merged with stage2:second_stage|address_selector2:address_selection|Address[23]                                                                                                                                                                                                                       ;
; stage_final:finals|address_selector3:comb_3|Address[24]                                                                                                                                                                                                                                   ; Merged with stage_final:finals|address_selector3:comb_3|Address[23]                                                                                                                                                                                                                                   ;
; stage_death:dead_state|address_selector4:comb_3|Address[23,24]                                                                                                                                                                                                                            ; Merged with stage_death:dead_state|address_selector4:comb_3|Address[22]                                                                                                                                                                                                                               ;
; stage1:first_stage|allApple:apples|apple:a1|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|curr_state                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|curr_state                                                                                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                             ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                      ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                    ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                               ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                        ; Merged with SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][63]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][78]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][79]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][80]                                                                                                                                                         ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                    ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                     ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                             ;
; stage1:first_stage|allApple:apples|apple:a1|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|counter[4]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[4]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a1|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|counter[3]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[3]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a1|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|counter[2]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[2]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a1|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|counter[1]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[1]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a1|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a2|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a3|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a4|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a5|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; stage1:first_stage|allApple:apples|apple:a6|counter[0]                                                                                                                                                                                                                                    ; Merged with stage1:first_stage|allApple:apples|apple:a0|counter[0]                                                                                                                                                                                                                                    ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                          ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                        ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                        ; Merged with SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                        ;
; Flash_control:flash|address0[0]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage_final:finals|letter[3]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[0]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[2]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple5_x[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple4_y[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple3_y[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allSpur:spurs|s3_X[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage_exit:SE|address_selector5:comb_76|Address[21]                                                                                                                                                                                                                                       ; Merged with stage_exit:SE|address_selector5:comb_76|Address[20]                                                                                                                                                                                                                                       ;
; stage1:first_stage|allApple:apples|apple1_y[0]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple5_x[1]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple1_x[2]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple5_y[2]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple0_x[1]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple0_y[1]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple2_y[1]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple0_y[1]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple2_x[1]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple0_y[1]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allSpur:spurs|s12_X[2]                                                                                                                                                                                                                                                 ; Merged with stage1:first_stage|allSpur:spurs|s11_X[2]                                                                                                                                                                                                                                                 ;
; sdram_buffer:queue|count_in[0]                                                                                                                                                                                                                                                            ; Merged with sdram_buffer:queue|in_idx[0]                                                                                                                                                                                                                                                              ;
; sdram_buffer:queue|count_out[0]                                                                                                                                                                                                                                                           ; Merged with sdram_buffer:queue|out_idx[0]                                                                                                                                                                                                                                                             ;
; stage1:first_stage|allApple:apples|apple2_y[2]                                                                                                                                                                                                                                            ; Merged with stage1:first_stage|allApple:apples|apple0_y[2]                                                                                                                                                                                                                                            ;
; sdram_buffer:queue|count_out[1]                                                                                                                                                                                                                                                           ; Merged with sdram_buffer:queue|out_idx[1]                                                                                                                                                                                                                                                             ;
; sdram_buffer:queue|count_out[2]                                                                                                                                                                                                                                                           ; Merged with sdram_buffer:queue|out_idx[2]                                                                                                                                                                                                                                                             ;
; sdram_buffer:queue|count_in[1]                                                                                                                                                                                                                                                            ; Merged with sdram_buffer:queue|in_idx[1]                                                                                                                                                                                                                                                              ;
; sdram_buffer:queue|count_in[2]                                                                                                                                                                                                                                                            ; Merged with sdram_buffer:queue|in_idx[2]                                                                                                                                                                                                                                                              ;
; sdram_buffer:queue|count_in[3]                                                                                                                                                                                                                                                            ; Merged with sdram_buffer:queue|in_idx[3]                                                                                                                                                                                                                                                              ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][64]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|apple3_y[2]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|allApple:apples|apple4_y[4]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|m_dqm[0..3]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; Flash_control:flash|address1[0]                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][98]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][98]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|Character:char0|curr_state[3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Character:char0|curr_state[3]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|Character:char0|PositionY[9]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Character:char0|PositionY[9]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|RedBomb:redbomb0|trigger_pos_Y[9]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|m_data[1,3..5,7,10..12,14,15,17..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage_final:finals|address_selector3:comb_3|Address[22]                                                                                                                                                                                                                                   ; Merged with stage_final:finals|address_selector3:comb_3|Address[23]                                                                                                                                                                                                                                   ;
; state~2                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; state~3                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; state~4                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; state~5                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_final:finals|state~2                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_final:finals|state~3                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_final:finals|state~4                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_final:finals|state~5                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_final:finals|state~6                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|allBall:allball0|curr_state~3                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|save:save0|state~2                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|save:save0|state~3                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|save:save0|state~4                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|save:save0|state~5                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|Boss:comb_172|curr_state~2                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|Boss:comb_172|curr_state~3                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|Boss:comb_172|curr_state~4                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|Boss:comb_172|curr_state~5                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state~3                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state~4                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state~5                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage0:title|state~2                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage0:title|state~3                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage0:title|state~4                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|save:save0|state~2                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|save:save0|state~3                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|save:save0|state~4                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|save:save0|state~5                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_a6~2                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_a6~3                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_apple2~4                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_apple4~2                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_apple4~3                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_apple3~4                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allApple:apples|state_apple3~5                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s11~2                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s11~3                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s11~5                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s6~2                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s6~3                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s6~4                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s3~2                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s3~3                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|allSpur:spurs|state_s3~4                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state~3                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state~4                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|cat:cat1|curr_state~2                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|cat:cat1|curr_state~3                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|cat:cat1|curr_state~4                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; print:printer|state~4                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; print:printer|state~5                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|m_next~9                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|m_next~10                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|m_next~13                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|m_next~14                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|m_next~16                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_next~4                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_next~5                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_next~6                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_state~14                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_state~15                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|i_state~16                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[9]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[9]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[9]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[9]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[8]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[8]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[8]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[8]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[7]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[7]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[7]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[7]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[6]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[6]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[6]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[6]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[5]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[5]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[5]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[5]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[4]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[4]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[4]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[4]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[3]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[3]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[3]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[3]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[2]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[2]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[2]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[2]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[0]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Pos[0]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|curr_state.alive                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.alive                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|curr_state.alive                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.alive                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|curr_state.alive                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.alive                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|curr_state.alive                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.alive                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[1]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Pos[1]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[9]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[9]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[9]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[9]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[8]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[8]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[8]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[8]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[7]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[7]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[7]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[7]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[6]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[6]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[6]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[6]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[5]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[5]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[5]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[5]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[4]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[4]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[4]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[4]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[3]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[3]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[3]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[3]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[2]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[2]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Pos[2]                                                                                                                                                                                                                                ; Merged with stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[2]                                                                                                                                                                                                                                ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Motion[2]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[2]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[3]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[1]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|curr_state.starting                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.starting                                                                                                                                                                                                                          ;
; stage2:second_stage|allBall:allball0|ball:b2|curr_state.starting                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.starting                                                                                                                                                                                                                          ;
; stage2:second_stage|allBall:allball0|ball:b3|curr_state.starting                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.starting                                                                                                                                                                                                                          ;
; stage2:second_stage|allBall:allball0|ball:b4|curr_state.starting                                                                                                                                                                                                                          ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.starting                                                                                                                                                                                                                          ;
; stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b4|Ball_Y_Motion[9]                                                                                                                                                                                                                             ; Merged with stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[9]                                                                                                                                                                                                                             ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[8]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[8]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[8]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[8]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[8]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[8]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[8]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[8]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[5]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[5]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[5]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[5]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[5]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[5]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[5]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[5]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[3]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[3]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[3]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[3]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[3]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[3]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[3]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[3]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[2]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[2]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[2]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[2]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[2]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[2]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[2]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[2]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[31]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[31]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[31]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[31]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[31]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[31]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[31]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[31]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[30]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[30]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[30]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[30]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[30]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[30]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[30]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[30]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[29]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[29]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[29]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[29]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[29]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[29]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[29]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[29]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[28]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[28]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[28]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[28]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[28]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[28]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[28]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[28]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[27]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[27]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[27]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[27]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[27]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[27]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[27]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[27]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[26]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[26]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[26]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[26]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[26]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[26]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[26]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[26]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[25]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[25]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[25]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[25]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[25]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[25]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[25]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[25]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[24]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[24]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[24]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[24]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[24]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[24]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[24]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[24]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[23]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[23]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[23]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[23]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[23]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[23]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[23]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[23]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[22]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[22]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[22]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[22]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[22]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[22]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[22]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[22]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[21]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[21]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[21]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[21]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[21]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[21]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[21]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[21]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[20]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[20]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[20]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[20]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[20]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[20]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[20]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[20]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[19]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[19]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[19]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[19]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[19]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[19]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[19]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[19]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[18]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[18]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[18]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[18]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[18]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[18]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[18]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[18]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[17]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[17]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[17]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[17]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[17]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[17]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[17]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[17]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[16]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[16]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[16]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[16]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[16]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[16]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[16]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[16]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[15]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[15]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[15]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[15]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[15]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[15]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[15]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[15]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[14]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[14]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[14]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[14]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[14]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[14]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[14]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[14]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[13]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[13]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[13]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[13]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[13]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[13]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[13]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[13]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[12]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[12]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[12]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[12]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[12]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[12]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[12]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[12]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[11]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[11]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[11]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[11]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[11]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[11]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[11]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[11]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[10]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[10]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[10]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[10]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[10]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[10]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[10]                                                                                                                                                                                                                                  ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[10]                                                                                                                                                                                                                                  ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[9]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[9]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[9]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[9]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[9]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[9]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[9]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[9]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[7]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[7]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[7]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[7]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[7]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[7]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[7]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[7]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[6]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[6]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[6]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[6]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[6]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[6]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[6]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[6]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[4]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[4]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[4]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[4]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[4]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[4]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[4]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[4]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[1]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[1]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[1]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[1]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[1]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[1]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[1]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[1]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|counter[0]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[0]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b2|counter[0]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[0]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b3|counter[0]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[0]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b4|counter[0]                                                                                                                                                                                                                                   ; Merged with stage2:second_stage|allBall:allball0|ball:b0|counter[0]                                                                                                                                                                                                                                   ;
; stage2:second_stage|allBall:allball0|ball:b1|curr_state.dead                                                                                                                                                                                                                              ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.dead                                                                                                                                                                                                                              ;
; stage2:second_stage|allBall:allball0|ball:b2|curr_state.dead                                                                                                                                                                                                                              ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.dead                                                                                                                                                                                                                              ;
; stage2:second_stage|allBall:allball0|ball:b3|curr_state.dead                                                                                                                                                                                                                              ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.dead                                                                                                                                                                                                                              ;
; stage2:second_stage|allBall:allball0|ball:b4|curr_state.dead                                                                                                                                                                                                                              ; Merged with stage2:second_stage|allBall:allball0|ball:b0|curr_state.dead                                                                                                                                                                                                                              ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; SOC:system|SOC_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|oe                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                                                                 ;
; sdram_buffer:queue|in_idx[4]                                                                                                                                                                                                                                                              ; Merged with sdram_buffer:queue|count_in[4]                                                                                                                                                                                                                                                            ;
; sdram_buffer:queue|in_idx[5]                                                                                                                                                                                                                                                              ; Merged with sdram_buffer:queue|count_in[5]                                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|state_a6.finish_a6                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage1:first_stage|Character:char0|MovementY[0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Character:char0|MovementY[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage1:first_stage|Character:char0|PositionY[0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Character:char0|PositionY[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|RedBomb:redbomb0|trigger_pos_Y[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; audio_interface:audio|Bcount[4]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                           ;
; stage_select[3]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Boss:comb_172|MovementY[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Boss:comb_172|rush_counter[0]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; stage2:second_stage|Boss:comb_172|MovementX[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; SOC:system|SOC_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1403                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                         ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                         ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                      ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][56],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                         ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                           ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ;
; stage2:second_stage|Character:char0|PositionY[9]                                                                                                                                                                                                                                        ; Stuck at GND              ; stage2:second_stage|RedBomb:redbomb0|trigger_pos_Y[9],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; stage2:second_stage|Boss:comb_172|MovementY[0],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ;                           ; stage2:second_stage|Boss:comb_172|rush_counter[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ;                           ; stage2:second_stage|Boss:comb_172|MovementX[0]                                                                                                                                                                                                                                            ;
; stage1:first_stage|allApple:apples|apple3_y[2]                                                                                                                                                                                                                                          ; Stuck at VCC              ; stage1:first_stage|Character:char0|curr_state[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; stage1:first_stage|Character:char0|MovementY[0],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ;                           ; stage1:first_stage|Character:char0|PositionY[0]                                                                                                                                                                                                                                           ;
; stage2:second_stage|Character:char0|curr_state[3]                                                                                                                                                                                                                                       ; Stuck at GND              ; stage2:second_stage|Character:char0|MovementY[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; stage2:second_stage|Character:char0|PositionY[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ;                           ; stage2:second_stage|RedBomb:redbomb0|trigger_pos_Y[0]                                                                                                                                                                                                                                     ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                      ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[10]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|active_data[10], SOC:system|SOC_sdram:sdram|m_data[10]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[61]                                                                                                                                                                                    ; Stuck at VCC              ; SOC:system|SOC_sdram:sdram|oe, SOC:system|SOC_sdram:sdram|m_count[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                               ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                         ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                      ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                      ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                      ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                      ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                   ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                   ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                   ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                   ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                          ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                        ; Lost Fanouts              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                          ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                     ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                     ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[3]                                                                                                                                                                                     ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                     ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                     ; Stuck at VCC              ; SOC:system|SOC_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                     ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[11]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[12]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[14]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[15]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[18]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[19]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[20]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[21]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[23]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[24]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[25]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[26]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[27]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[32]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                    ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; Flash_control:flash|address0[0]                                                                                                                                                                                                                                                         ; Stuck at GND              ; Flash_control:flash|address1[0]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                        ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                           ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                        ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                      ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                         ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                         ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                           ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][98]                                                                                                                                                       ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][98]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                  ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
; SOC:system|SOC_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                             ; Stuck at GND              ; SOC:system|SOC_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3553  ;
; Number of registers using Synchronous Clear  ; 368   ;
; Number of registers using Synchronous Load   ; 504   ;
; Number of registers using Asynchronous Clear ; 921   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2243  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SOC:system|SOC_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                      ; 1       ;
; audio_interface:audio|Bcount[1]                                                                                                                                                                                                                          ; 7       ;
; audio_interface:audio|Bcount[0]                                                                                                                                                                                                                          ; 8       ;
; audio_interface:audio|Bcount[3]                                                                                                                                                                                                                          ; 3       ;
; audio_interface:audio|Bcount[2]                                                                                                                                                                                                                          ; 2       ;
; SOC:system|SOC_sdram:sdram|i_addr[12]                                                                                                                                                                                                                    ; 11      ;
; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 104     ;
; SOC:system|SOC_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                      ; 2       ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                                                        ; 2       ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                          ; 8       ;
; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 153     ;
; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; SOC:system|SOC_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                           ; 2       ;
; SOC:system|SOC_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                           ; 2       ;
; SOC:system|SOC_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                            ; 2       ;
; SOC:system|SOC_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                            ; 2       ;
; SOC:system|SOC_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                            ; 2       ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                      ; 11      ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                          ; 16      ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                    ; 4       ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                       ; 14      ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; 2       ;
; SOC:system|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                    ; 1       ;
; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                             ; 3       ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                  ; 9       ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; 2       ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; 2       ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; 2       ;
; SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; 2       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                 ; 1       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                 ; 4       ;
; SOC:system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                    ; 2       ;
; SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                          ; 3       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; 1       ;
; SOC:system|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                    ; 1       ;
; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                ; 2       ;
; SOC:system|SOC_altpll_1:altpll_1|pfdena_reg                                                                                                                                                                                                              ; 2       ;
; SOC:system|SOC_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                              ; 2       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; 1       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; 1       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|Flash_control:flash|wholeData[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Motion[9]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Pos[0]                                                                                                                                                                                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|Ball_X_Pos[7]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|Ball_X_Motion[9]                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[1]                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|Ball_Y_Pos[8]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Motion[9]                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|Ball_X_Pos[0]                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|Ball_Y_Pos[6]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|Ball_Y_Motion[9]                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[0]                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|Ball_X_Pos[5]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Motion[3]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|Ball_X_Pos[0]                                                                                                                                                                                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|Ball_Y_Pos[9]                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Processor|stage2:second_stage|RedBomb:redbomb0|trigger_pos_X[9]                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|Flash_control:flash|LDATA[6]                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|counter_a2[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple3_counter[3]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple3_y[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s12_X[9]                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s6_Y[6]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage1:first_stage|cat:cat1|hitCat                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Processor|print:printer|counter[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|VGA_controller:vga0|h_counter[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple4_y[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|count_out[11]                                                                                                                                                                                                                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|count_in[19]                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Processor|stage_death:dead_state|address_selector4:comb_3|Address[19]                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s6_X[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|shift_counter[2]                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple6_y[5]                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|shift_counter_faster[2]                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage_final:finals|address_selector3:comb_3|Address[0]                                                                                                                                                                                                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage_final:finals|address_selector3:comb_3|Address[18]                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage_final:finals|counter[1]                                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|a6_counter[0]                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage2:second_stage|bullet_set:bullets|bullet:bullet_1|Bullet_X[7]                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Processor|stage2:second_stage|Character:char0|PositionY[2]                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|bullet_set:bullets|bullet:bullet_1|Bullet_X[8]                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[63][12]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[62][9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[61][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[60][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[59][13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[58][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[57][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[56][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[55][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[54][13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[53][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[52][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[51][12]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[50][8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[49][10]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[48][14]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[47][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[46][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[45][10]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[44][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[43][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[42][11]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[41][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[40][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[39][8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[38][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[37][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[36][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[35][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[34][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[33][9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[32][5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[31][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[30][3]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[29][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[28][7]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[27][6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[26][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[25][15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[24][1]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[23][8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[22][8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[21][13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[20][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[19][2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[18][12]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[17][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[16][0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[15][13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[14][13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[13][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[12][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[11][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[10][4]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[9][8]                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[8][15]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[7][2]                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[6][14]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[5][7]                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[4][14]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[3][13]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[2][5]                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[1][11]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|registers[0][11]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage_death:dead_state|address_selector4:comb_3|Address[7]                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|MonDReg[10]                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_src2[25]                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|counter_s3[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|cat:cat1|PositionX[8]                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Processor|stage_death:dead_state|print_score:PS|zero_score[25]                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple0_y[2]                                                                                                                                                                                                                                        ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple2_y[4]                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|allApple:apples|apple3_y[4]                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|counter[27]                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|sr[18] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Processor|stage2:second_stage|RedBomb:redbomb0|counter[7]                                                                                                                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|MonAReg[8]                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|sram_X[6]                                                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|life[18]                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Processor|stage_death:dead_state|print_score:PS|ten_score[5]                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module|entries[0]                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|MovementX[0]                                                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|MovementX[4]                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s3_X[8]                                                                                                                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s3_X[9]                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|step_s3[2]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b4|counter[3]                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b3|counter[2]                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b2|counter[5]                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b1|counter[5]                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|stage2:second_stage|allBall:allball0|ball:b0|counter[3]                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break|break_readreg[20]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s11_X[6]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Processor|stage1:first_stage|allSpur:spurs|s6_hcounter[0]                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|address_selector:address_selection|Address[19]                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Processor|stage1:first_stage|address_selector:address_selection|Address[17]                                                                                                                                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Processor|Flash_control:flash|address0[3]                                                                                                                                                                                                                                                       ;
; 7:1                ; 19 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |Processor|Flash_control:flash|address0[4]                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Processor|SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage1:first_stage|Character:char0|MovementY[3]                                                                                                                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Processor|stage2:second_stage|Character:char0|MovementY[1]                                                                                                                                                                                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Processor|stage2:second_stage|address_selector2:address_selection|Address[21]                                                                                                                                                                                                                   ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |Processor|stage1:first_stage|address_selector:address_selection|Address[5]                                                                                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionX[3]                                                                                                                                                                                                                                        ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|bigger_counter[2]                                                                                                                                                                                                                                   ;
; 258:1              ; 24 bits   ; 4128 LEs      ; 3336 LEs             ; 792 LEs                ; Yes        ; |Processor|ColorMapper:CMP|VGA_R[5]                                                                                                                                                                                                                                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionY[4]                                                                                                                                                                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Processor|stage1:first_stage|Character:char0|MovementX[2]                                                                                                                                                                                                                                       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Processor|stage1:first_stage|Character:char0|MovementY[8]                                                                                                                                                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Processor|stage2:second_stage|Character:char0|MovementX[0]                                                                                                                                                                                                                                      ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Processor|stage2:second_stage|Character:char0|MovementY[9]                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|wudi_counter[27]                                                                                                                                                                                                                                    ;
; 10:1               ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|rush_counter[7]                                                                                                                                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|active_data[10]                                                                                                                                                                                                                                            ;
; 12:1               ; 24 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                            ;
; 13:1               ; 10 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |Processor|stage1:first_stage|address_selector:address_selection|Address[6]                                                                                                                                                                                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |Processor|stage2:second_stage|address_selector2:address_selection|Address[16]                                                                                                                                                                                                                   ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |Processor|stage2:second_stage|address_selector2:address_selection|Address[5]                                                                                                                                                                                                                    ;
; 12:1               ; 9 bits    ; 72 LEs        ; 27 LEs               ; 45 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|MovementY[9]                                                                                                                                                                                                                                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 6 LEs                ; 16 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionX[6]                                                                                                                                                                                                                                        ;
; 17:1               ; 3 bits    ; 33 LEs        ; 9 LEs                ; 24 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionX[7]                                                                                                                                                                                                                                        ;
; 19:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionY[5]                                                                                                                                                                                                                                        ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Processor|stage2:second_stage|Boss:comb_172|PositionY[9]                                                                                                                                                                                                                                        ;
; 18:1               ; 10 bits   ; 120 LEs       ; 50 LEs               ; 70 LEs                 ; Yes        ; |Processor|stage2:second_stage|address_selector2:address_selection|Address[12]                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Processor|SOC:system|SOC_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processor|audio_interface:audio|Bcount[3]                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Processor|sdram_buffer:queue|sram_Y[9]                                                                                                                                                                                                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |Processor|SRAM_interface:sram_intf|SRAM_ADDR[5]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|Flash_control:flash|next_state                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Processor|VGA_controller:vga0|v_counter_in[2]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Processor|stage1:first_stage|Character:char0|PositionY_in[7]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Processor|stage2:second_stage|Character:char0|PositionY_in[9]                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|E_logic_result[5]                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Processor|print:printer|v_counter_in                                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |Processor|print:printer|h_counter_in                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[22]                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Processor|SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Processor|stage2:second_stage|allBall:allball0|curr_state                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Processor|stage2:second_stage|bullet_set:bullets|bullet:bullet_1|state                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Processor|stage1:first_stage|bullet_set:bullets|bullet:bullet_1|state                                                                                                                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Processor|stage0:title|Address[11]                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Processor|record                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Processor|stage1:first_stage|allApple:apples|state_apple2                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Processor|stage1:first_stage|allApple:apples|state_apple3                                                                                                                                                                                                                                       ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Processor|sdram_buffer:queue|Mux8                                                                                                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |Processor|print:printer|state                                                                                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |Processor|stage1:first_stage|cat:cat1|curr_state                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Processor|stage1:first_stage|allApple:apples|state_a6                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Processor|stage1:first_stage|allApple:apples|state_a6                                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |Processor|SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s11                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s11                                                                                                                                                                                                                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s6                                                                                                                                                                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s3                                                                                                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s6                                                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s3                                                                                                                                                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Processor|stage1:first_stage|allSpur:spurs|state_s3                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Processor|stage_final:finals|state                                                                                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |Processor|SOC:system|SOC_sdram:sdram|Selector34                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Processor|stage0:title|state                                                                                                                                                                                                                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Processor|SOC:system|SOC_sdram:sdram|Selector28                                                                                                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Processor|stage0:title|state                                                                                                                                                                                                                                                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |Processor|state                                                                                                                                                                                                                                                                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; No         ; |Processor|state                                                                                                                                                                                                                                                                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Processor|state                                                                                                                                                                                                                                                                                 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 21 LEs               ; 18 LEs                 ; No         ; |Processor|stage2:second_stage|Boss:comb_172|curr_state                                                                                                                                                                                                                                          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |Processor|stage2:second_stage|Boss:comb_172|curr_state                                                                                                                                                                                                                                          ;
; 26:1               ; 2 bits    ; 34 LEs        ; 8 LEs                ; 26 LEs                 ; No         ; |Processor|stage2:second_stage|Boss:comb_172|curr_state                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for SOC:system|SOC_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2|SOC_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for SOC:system|SOC_altpll_1:altpll_1 ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2|SOC_altpll_1_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for SOC:system|SOC_sdram:sdram             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:key_sync ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                          ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                       ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                          ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SOC_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                        ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                             ;
; INIT_FILE                          ; SOC_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_7jg1               ; Untyped                                                                                                             ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                          ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SOC_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                        ;
+----------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                             ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                             ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                             ;
; INIT_FILE                          ; SOC_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_8jg1               ; Untyped                                                                                                             ;
+------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram ;
+----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                                 ;
+----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SOC_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                               ;
+----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; SOC_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qp81                              ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+---------------------------------------------------+
; Parameter Name ; Value                    ; Type                                              ;
+----------------+--------------------------+---------------------------------------------------+
; INIT_FILE      ; SOC_onchip_memory2_0.hex ; String                                            ;
+----------------+--------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                    ;
+------------------------------------+--------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                 ;
; WIDTH_A                            ; 32                       ; Signed Integer                                          ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                                          ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                 ;
; INIT_FILE                          ; SOC_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 65536                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fpc1          ; Untyped                                                 ;
+------------------------------------+--------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|SOC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_004|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_005|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_006|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_007|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_008|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_009|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_010|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_011|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_012|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_013|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga0 ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                    ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: print:printer ;
+----------------+------------+------------------------------+
; Parameter Name ; Value      ; Type                         ;
+----------------+------------+------------------------------+
; H_TOTAL        ; 1010000000 ; Unsigned Binary              ;
; V_TOTAL        ; 0111100000 ; Unsigned Binary              ;
+----------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|Character:char0 ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; h_motion       ; 0000000101 ; Unsigned Binary                                   ;
; v_motion_0     ; 0000010000 ; Unsigned Binary                                   ;
; v_motion_1     ; 0000001010 ; Unsigned Binary                                   ;
; acceleration   ; 0000000010 ; Unsigned Binary                                   ;
; width          ; 0000100000 ; Unsigned Binary                                   ;
; height         ; 0000100000 ; Unsigned Binary                                   ;
; Xmax           ; 1001011111 ; Unsigned Binary                                   ;
; Ymax           ; 0110111111 ; Unsigned Binary                                   ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|cat:cat1 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; width          ; 0101000000 ; Unsigned Binary                            ;
; height         ; 0010000011 ; Unsigned Binary                            ;
; initial_X      ; 1000100110 ; Unsigned Binary                            ;
; trigger_X      ; 0101011110 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|bullet_set:bullets|bullet:bullet_1 ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; speed          ; 0000010100 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs ;
+----------------+------------+-------------------------------------------------+
; Parameter Name ; Value      ; Type                                            ;
+----------------+------------+-------------------------------------------------+
; spur0_X        ; 0001100000 ; Unsigned Binary                                 ;
; spur0_Y        ; 0001101010 ; Unsigned Binary                                 ;
; spur1_X        ; 0010100000 ; Unsigned Binary                                 ;
; spur1_Y        ; 0001101010 ; Unsigned Binary                                 ;
; spur2_X        ; 0011100000 ; Unsigned Binary                                 ;
; spur2_Y        ; 0001101010 ; Unsigned Binary                                 ;
; spur4_X        ; 0101000000 ; Unsigned Binary                                 ;
; spur4_Y        ; 0010000111 ; Unsigned Binary                                 ;
; spur5_X        ; 0111000010 ; Unsigned Binary                                 ;
; spur5_Y        ; 0011110100 ; Unsigned Binary                                 ;
; h_speed        ; 0000000100 ; Unsigned Binary                                 ;
; s6_upspeed     ; 0000000010 ; Unsigned Binary                                 ;
; s6_hspeed      ; 0000000110 ; Unsigned Binary                                 ;
; low_speed      ; 0000000100 ; Unsigned Binary                                 ;
; high_speed     ; 0000001000 ; Unsigned Binary                                 ;
+----------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s0 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s1 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s2 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s3 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s4 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s5 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s6 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s7 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s8 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s9 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                         ;
; height         ; 0000100000 ; Unsigned Binary                                         ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s10 ;
+----------------+------------+----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                     ;
+----------------+------------+----------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                          ;
; height         ; 0000100000 ; Unsigned Binary                                          ;
+----------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s11 ;
+----------------+------------+----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                     ;
+----------------+------------+----------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                          ;
; height         ; 0000100000 ; Unsigned Binary                                          ;
+----------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Spur:s12 ;
+----------------+------------+----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                     ;
+----------------+------------+----------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                          ;
; height         ; 0000100000 ; Unsigned Binary                                          ;
+----------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allSpur:spurs|Inv_Spur:s13 ;
+----------------+------------+--------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                         ;
+----------------+------------+--------------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                              ;
; height         ; 0000100000 ; Unsigned Binary                                              ;
+----------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; apple3_vspeed  ; 0000001000 ; Unsigned Binary                                   ;
; a2_vspeed      ; 0000001010 ; Unsigned Binary                                   ;
; a2_hspeed      ; 0000000110 ; Unsigned Binary                                   ;
; a5_vspeed      ; 0000000100 ; Unsigned Binary                                   ;
; a5_hspeed      ; 0000001010 ; Unsigned Binary                                   ;
; a1_vspeed      ; 0000000101 ; Unsigned Binary                                   ;
; a1_hspeed      ; 0000010100 ; Unsigned Binary                                   ;
; a0_vspeed      ; 0000000010 ; Unsigned Binary                                   ;
; a0_hspeed      ; 0000100010 ; Unsigned Binary                                   ;
; a6_vspeed      ; 0000001000 ; Unsigned Binary                                   ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a0 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a1 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a2 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a3 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a4 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a5 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage1:first_stage|allApple:apples|apple:a6 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; width          ; 0000010101 ; Unsigned Binary                                            ;
; height         ; 0000011000 ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|Character:char0 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; h_motion       ; 0000000101 ; Unsigned Binary                                    ;
; v_motion_0     ; 0000010000 ; Unsigned Binary                                    ;
; v_motion_1     ; 0000001010 ; Unsigned Binary                                    ;
; acceleration   ; 0000000010 ; Unsigned Binary                                    ;
; width          ; 0000100000 ; Unsigned Binary                                    ;
; height         ; 0000100000 ; Unsigned Binary                                    ;
; Xmax           ; 1001011111 ; Unsigned Binary                                    ;
; Ymax           ; 0110111111 ; Unsigned Binary                                    ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|bullet_set:bullets|bullet:bullet_1 ;
+----------------+------------+-----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                  ;
+----------------+------------+-----------------------------------------------------------------------+
; speed          ; 0000010100 ; Unsigned Binary                                                       ;
+----------------+------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|Boss:comb_172 ;
+--------------------+------------+----------------------------------------------+
; Parameter Name     ; Value      ; Type                                         ;
+--------------------+------------+----------------------------------------------+
; Dist_bigger        ; 100        ; Signed Integer                               ;
; triggerY_redBomb   ; 0110010000 ; Unsigned Binary                              ;
; triggerY_jump      ; 0101011110 ; Unsigned Binary                              ;
; half_width         ; 0000100000 ; Unsigned Binary                              ;
; half_height        ; 0000100000 ; Unsigned Binary                              ;
; bigger_half_width  ; 0001000000 ; Unsigned Binary                              ;
; bigger_half_height ; 0001000000 ; Unsigned Binary                              ;
+--------------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|Boss:comb_172|bullet_hit:bl0 ;
+----------------+------------+-----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                            ;
+----------------+------------+-----------------------------------------------------------------+
; range          ; 0001000000 ; Unsigned Binary                                                 ;
+----------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0 ;
+----------------+------------+-----------------------------------------------------+
; Parameter Name ; Value      ; Type                                                ;
+----------------+------------+-----------------------------------------------------+
; initial_X      ; 0000011110 ; Unsigned Binary                                     ;
; initial_Y      ; 0000011110 ; Unsigned Binary                                     ;
+----------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b0 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                                             ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b1 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                                             ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b2 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                                             ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b3 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                                             ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage2:second_stage|allBall:allball0|ball:b4 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                                             ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                                             ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_final:finals|ScrollScore:scores ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; width          ; 240        ; Signed Integer                                       ;
; height         ; 240        ; Signed Integer                                       ;
; init_X         ; 0011001000 ; Unsigned Binary                                      ;
; init_Y         ; 0010111110 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_final:finals|FinalGrade:letters ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; width          ; 640        ; Signed Integer                                       ;
; height         ; 480        ; Signed Integer                                       ;
; init_X         ; 0000000000 ; Unsigned Binary                                      ;
; init_Y         ; 0000000000 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|GameOver:GO ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; width          ; 640        ; Signed Integer                                    ;
; height         ; 256        ; Signed Integer                                    ;
; init_X         ; 0000000000 ; Unsigned Binary                                   ;
; init_Y         ; 0000111100 ; Unsigned Binary                                   ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS                                  ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; fontX          ; 0000000000                                                                       ; Unsigned Binary ;
; fontY          ; 0000000000                                                                       ; Unsigned Binary ;
; charOff_list   ; (00110000,00110001,00110010,00110011,00110100,00110101,00110110,00110111,0011100 ; Array/Record    ;
;                ; 0,00111001,01001100,01101001,01100110,01100101,00111010,01011000,00000000)       ;                 ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Pic:kid ;
+----------------+------------+--------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                         ;
+----------------+------------+--------------------------------------------------------------+
; width          ; 0000100000 ; Unsigned Binary                                              ;
; height         ; 0000100000 ; Unsigned Binary                                              ;
+----------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:colon|font_rom:fr0         ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:score1|font_rom:fr0        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_death:dead_state|print_score:PS|Char:score2|font_rom:fr0        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Flash_control:flash                                                  ;
+-----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name  ; Value                                                                            ; Type         ;
+-----------------+----------------------------------------------------------------------------------+--------------+
; starts_address0 ; (00000000000000000000000,00111101000010010000000,01100101011010101010010,1110101 ; Array/Record ;
;                 ; 0100101101010010)                                                                ;              ;
; starts_address1 ; (00000000000000000000001,00111101000010010000001,01100101011010101010011,1110101 ; Array/Record ;
;                 ; 0100101101010011)                                                                ;              ;
; ends_address    ; (00111101000010001111110,01100101011010101010000,11101010100101101010000,1111101 ; Array/Record ;
;                 ; 0110001101010000)                                                                ;              ;
+-----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DoubleBuffer:ADDR|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_buffer:queue|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                     ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11           ; Untyped                           ;
; LPM_WIDTHB                                     ; 11           ; Untyped                           ;
; LPM_WIDTHP                                     ; 22           ; Untyped                           ;
; LPM_WIDTHR                                     ; 22           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11           ; Untyped                           ;
; LPM_WIDTHB                                     ; 11           ; Untyped                           ;
; LPM_WIDTHP                                     ; 22           ; Untyped                           ;
; LPM_WIDTHR                                     ; 22           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                               ;
+------------------------------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                            ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                            ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                            ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                            ;
; LATENCY                                        ; 0            ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                            ;
+------------------------------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                               ;
+------------------------------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                            ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                            ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                            ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                            ;
; LATENCY                                        ; 0            ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                            ;
+------------------------------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|allBall:allball0|ball:b4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 12           ; Untyped                           ;
; LPM_WIDTHB                                     ; 12           ; Untyped                           ;
; LPM_WIDTHP                                     ; 24           ; Untyped                           ;
; LPM_WIDTHR                                     ; 24           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|Boss:comb_172|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 12           ; Untyped                           ;
; LPM_WIDTHB                                     ; 12           ; Untyped                           ;
; LPM_WIDTHP                                     ; 24           ; Untyped                           ;
; LPM_WIDTHR                                     ; 24           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 11           ; Untyped                              ;
; LPM_WIDTHB                                     ; 11           ; Untyped                              ;
; LPM_WIDTHP                                     ; 22           ; Untyped                              ;
; LPM_WIDTHR                                     ; 22           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 11           ; Untyped                              ;
; LPM_WIDTHB                                     ; 11           ; Untyped                              ;
; LPM_WIDTHP                                     ; 22           ; Untyped                              ;
; LPM_WIDTHR                                     ; 22           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stage_final:finals|ScrollScore:scores|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 4            ; Untyped                               ;
; LPM_WIDTHB                                     ; 17           ; Untyped                               ;
; LPM_WIDTHP                                     ; 21           ; Untyped                               ;
; LPM_WIDTHR                                     ; 21           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 38                                                                         ;
; Entity Instance                       ; DoubleBuffer:ADDR|lpm_mult:Mult0                                           ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; sdram_buffer:queue|lpm_mult:Mult0                                          ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a1|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a2|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a4|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a5|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a6|lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 13                                                                         ;
;     -- LPM_WIDTHB                     ; 13                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|Boss:comb_172|lpm_mult:Mult0                           ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|Boss:comb_172|lpm_mult:Mult1                           ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult0                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b0|lpm_mult:Mult1                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b1|lpm_mult:Mult1                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b2|lpm_mult:Mult1                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b3|lpm_mult:Mult0                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|allBall:allball0|ball:b4|lpm_mult:Mult0                ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 6                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|Boss:comb_172|lpm_mult:Mult2                           ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|Boss:comb_172|lpm_mult:Mult3                           ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                         ;
;     -- LPM_WIDTHP                     ; 24                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1                        ;
;     -- LPM_WIDTHA                     ; 11                                                                         ;
;     -- LPM_WIDTHB                     ; 11                                                                         ;
;     -- LPM_WIDTHP                     ; 22                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; stage_final:finals|ScrollScore:scores|lpm_mult:Mult0                       ;
;     -- LPM_WIDTHA                     ; 4                                                                          ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 21                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:score2" ;
+-------------+-------+----------+----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                      ;
+-------------+-------+----------+----------------------------------------------+
; charX[6..5] ; Input ; Info     ; Stuck at VCC                                 ;
; charX[3..1] ; Input ; Info     ; Stuck at VCC                                 ;
; charX[9..7] ; Input ; Info     ; Stuck at GND                                 ;
; charX[4]    ; Input ; Info     ; Stuck at GND                                 ;
; charX[0]    ; Input ; Info     ; Stuck at GND                                 ;
; charY[6..5] ; Input ; Info     ; Stuck at VCC                                 ;
; charY[9..7] ; Input ; Info     ; Stuck at GND                                 ;
; charY[2..0] ; Input ; Info     ; Stuck at GND                                 ;
; charY[4]    ; Input ; Info     ; Stuck at GND                                 ;
; charY[3]    ; Input ; Info     ; Stuck at VCC                                 ;
; charOff[7]  ; Input ; Info     ; Stuck at GND                                 ;
+-------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:score1" ;
+-------------+-------+----------+----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                      ;
+-------------+-------+----------+----------------------------------------------+
; enable      ; Input ; Info     ; Stuck at VCC                                 ;
; charX[6..5] ; Input ; Info     ; Stuck at VCC                                 ;
; charX[9..7] ; Input ; Info     ; Stuck at GND                                 ;
; charX[4..3] ; Input ; Info     ; Stuck at GND                                 ;
; charX[1..0] ; Input ; Info     ; Stuck at GND                                 ;
; charX[2]    ; Input ; Info     ; Stuck at VCC                                 ;
; charY[6..5] ; Input ; Info     ; Stuck at VCC                                 ;
; charY[9..7] ; Input ; Info     ; Stuck at GND                                 ;
; charY[2..0] ; Input ; Info     ; Stuck at GND                                 ;
; charY[4]    ; Input ; Info     ; Stuck at GND                                 ;
; charY[3]    ; Input ; Info     ; Stuck at VCC                                 ;
; charOff[7]  ; Input ; Info     ; Stuck at GND                                 ;
+-------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Char:colon" ;
+---------------+-------+----------+-------------------------------------------+
; Port          ; Type  ; Severity ; Details                                   ;
+---------------+-------+----------+-------------------------------------------+
; enable        ; Input ; Info     ; Stuck at VCC                              ;
; charX[4..3]   ; Input ; Info     ; Stuck at VCC                              ;
; charX[9..7]   ; Input ; Info     ; Stuck at GND                              ;
; charX[6]      ; Input ; Info     ; Stuck at VCC                              ;
; charX[5]      ; Input ; Info     ; Stuck at GND                              ;
; charX[2]      ; Input ; Info     ; Stuck at GND                              ;
; charX[1]      ; Input ; Info     ; Stuck at VCC                              ;
; charX[0]      ; Input ; Info     ; Stuck at GND                              ;
; charY[6..5]   ; Input ; Info     ; Stuck at VCC                              ;
; charY[9..7]   ; Input ; Info     ; Stuck at GND                              ;
; charY[2..0]   ; Input ; Info     ; Stuck at GND                              ;
; charY[4]      ; Input ; Info     ; Stuck at GND                              ;
; charY[3]      ; Input ; Info     ; Stuck at VCC                              ;
; charOff[5..3] ; Input ; Info     ; Stuck at VCC                              ;
; charOff[7..6] ; Input ; Info     ; Stuck at GND                              ;
; charOff[2]    ; Input ; Info     ; Stuck at GND                              ;
; charOff[1]    ; Input ; Info     ; Stuck at VCC                              ;
; charOff[0]    ; Input ; Info     ; Stuck at GND                              ;
+---------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "stage_death:dead_state|print_score:PS|Pic:kid" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; enable      ; Input ; Info     ; Stuck at VCC                             ;
; charX[1..0] ; Input ; Info     ; Stuck at VCC                             ;
; charX[9..8] ; Input ; Info     ; Stuck at GND                             ;
; charX[6..5] ; Input ; Info     ; Stuck at GND                             ;
; charX[3..2] ; Input ; Info     ; Stuck at GND                             ;
; charX[7]    ; Input ; Info     ; Stuck at VCC                             ;
; charX[4]    ; Input ; Info     ; Stuck at VCC                             ;
; charY[7..6] ; Input ; Info     ; Stuck at VCC                             ;
; charY[9..8] ; Input ; Info     ; Stuck at GND                             ;
; charY[5..4] ; Input ; Info     ; Stuck at GND                             ;
; charY[3]    ; Input ; Info     ; Stuck at VCC                             ;
; charY[2]    ; Input ; Info     ; Stuck at GND                             ;
; charY[1]    ; Input ; Info     ; Stuck at VCC                             ;
; charY[0]    ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b4"                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_move_X[9..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_X[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[9..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[3]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[2]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[1]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; done              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b3"                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_move_X[9..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[9..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[3]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[2]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[1]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; done              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b2"                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_move_X[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[9..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[3]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[2]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[1]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; done              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b1"                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_move_X[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[9..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[9..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[3]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[2]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[1]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; done              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|allBall:allball0|ball:b0"                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_move_X[9..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_X[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[9..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_move_Y[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_move_Y[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[9..4]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[3]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[2]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; size[1]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; size[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; done              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Ball_address      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|save:save0" ;
+------------------+-------+----------+----------------------+
; Port             ; Type  ; Severity ; Details              ;
+------------------+-------+----------+----------------------+
; Position_X[5..2] ; Input ; Info     ; Stuck at VCC         ;
; Position_X[9..6] ; Input ; Info     ; Stuck at GND         ;
; Position_X[1..0] ; Input ; Info     ; Stuck at GND         ;
; Position_Y[8..7] ; Input ; Info     ; Stuck at VCC         ;
; Position_Y[4..0] ; Input ; Info     ; Stuck at GND         ;
; Position_Y[9]    ; Input ; Info     ; Stuck at GND         ;
; Position_Y[6]    ; Input ; Info     ; Stuck at GND         ;
; Position_Y[5]    ; Input ; Info     ; Stuck at VCC         ;
+------------------+-------+----------+----------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_4" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; start_X[7..6] ; Input ; Info     ; Stuck at VCC                             ;
; start_X[4..3] ; Input ; Info     ; Stuck at VCC                             ;
; start_X[1..0] ; Input ; Info     ; Stuck at VCC                             ;
; start_X[9..8] ; Input ; Info     ; Stuck at GND                             ;
; start_X[5]    ; Input ; Info     ; Stuck at GND                             ;
; start_X[2]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[6..1] ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[9]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[8]    ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[7]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[0]    ; Input ; Info     ; Stuck at GND                             ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                             ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                             ;
; width[7..6]   ; Input ; Info     ; Stuck at VCC                             ;
; width[9..8]   ; Input ; Info     ; Stuck at GND                             ;
; width[5..4]   ; Input ; Info     ; Stuck at GND                             ;
; width[2..0]   ; Input ; Info     ; Stuck at GND                             ;
; width[3]      ; Input ; Info     ; Stuck at VCC                             ;
+---------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_3" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; start_X[2..0] ; Input ; Info     ; Stuck at VCC                             ;
; start_X[8..3] ; Input ; Info     ; Stuck at GND                             ;
; start_X[9]    ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[6..1] ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[9]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[8]    ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[7]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[0]    ; Input ; Info     ; Stuck at GND                             ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                             ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                             ;
; width[6..3]   ; Input ; Info     ; Stuck at VCC                             ;
; width[9..7]   ; Input ; Info     ; Stuck at GND                             ;
; width[2..0]   ; Input ; Info     ; Stuck at GND                             ;
+---------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_2" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; start_X       ; Input ; Info     ; Stuck at GND                             ;
; start_Y[6..1] ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[9]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[8]    ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[7]    ; Input ; Info     ; Stuck at GND                             ;
; start_Y[0]    ; Input ; Info     ; Stuck at GND                             ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                             ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                             ;
; width[6..3]   ; Input ; Info     ; Stuck at VCC                             ;
; width[9..7]   ; Input ; Info     ; Stuck at GND                             ;
; width[2..0]   ; Input ; Info     ; Stuck at GND                             ;
+---------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|Wall_set2:walls|Wall:Wall_1" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; start_X       ; Input ; Info     ; Stuck at GND                             ;
; start_Y[8..6] ; Input ; Info     ; Stuck at VCC                             ;
; start_Y[5..0] ; Input ; Info     ; Stuck at GND                             ;
; start_Y[9]    ; Input ; Info     ; Stuck at GND                             ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                             ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                             ;
; width[6..0]   ; Input ; Info     ; Stuck at VCC                             ;
; width[8..7]   ; Input ; Info     ; Stuck at GND                             ;
; width[9]      ; Input ; Info     ; Stuck at VCC                             ;
+---------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "stage2:second_stage|Character:char0" ;
+---------------+-------+----------+------------------------------+
; Port          ; Type  ; Severity ; Details                      ;
+---------------+-------+----------+------------------------------+
; Reset_X       ; Input ; Info     ; Stuck at GND                 ;
; Reset_Y[8..7] ; Input ; Info     ; Stuck at VCC                 ;
; Reset_Y[4..0] ; Input ; Info     ; Stuck at GND                 ;
; Reset_Y[9]    ; Input ; Info     ; Stuck at GND                 ;
; Reset_Y[6]    ; Input ; Info     ; Stuck at GND                 ;
; Reset_Y[5]    ; Input ; Info     ; Stuck at VCC                 ;
+---------------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:audio"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; adc_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|teleport:teleport0" ;
+------------------+-------+----------+-----------------------------+
; Port             ; Type  ; Severity ; Details                     ;
+------------------+-------+----------+-----------------------------+
; Position_X[6..5] ; Input ; Info     ; Stuck at VCC                ;
; Position_X[8..7] ; Input ; Info     ; Stuck at GND                ;
; Position_X[4..0] ; Input ; Info     ; Stuck at GND                ;
; Position_X[9]    ; Input ; Info     ; Stuck at VCC                ;
; Position_Y[5..3] ; Input ; Info     ; Stuck at VCC                ;
; Position_Y[1..0] ; Input ; Info     ; Stuck at VCC                ;
; Position_Y[7..6] ; Input ; Info     ; Stuck at GND                ;
; Position_Y[9]    ; Input ; Info     ; Stuck at GND                ;
; Position_Y[8]    ; Input ; Info     ; Stuck at VCC                ;
; Position_Y[2]    ; Input ; Info     ; Stuck at GND                ;
+------------------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|save:save0" ;
+------------------+-------+----------+---------------------+
; Port             ; Type  ; Severity ; Details             ;
+------------------+-------+----------+---------------------+
; Position_X[9..6] ; Input ; Info     ; Stuck at GND        ;
; Position_X[4..3] ; Input ; Info     ; Stuck at GND        ;
; Position_X[1..0] ; Input ; Info     ; Stuck at GND        ;
; Position_X[5]    ; Input ; Info     ; Stuck at VCC        ;
; Position_X[2]    ; Input ; Info     ; Stuck at VCC        ;
; Position_Y[6..5] ; Input ; Info     ; Stuck at VCC        ;
; Position_Y[9..7] ; Input ; Info     ; Stuck at GND        ;
; Position_Y[4]    ; Input ; Info     ; Stuck at GND        ;
; Position_Y[3]    ; Input ; Info     ; Stuck at VCC        ;
; Position_Y[2]    ; Input ; Info     ; Stuck at GND        ;
; Position_Y[1]    ; Input ; Info     ; Stuck at VCC        ;
; Position_Y[0]    ; Input ; Info     ; Stuck at GND        ;
+------------------+-------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|address_selector:address_selection"                                                                                              ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Boss_address ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allApple:apples|apple:a4" ;
+-----------------+-------+----------+------------------------------------+
; Port            ; Type  ; Severity ; Details                            ;
+-----------------+-------+----------+------------------------------------+
; PositionX[4..3] ; Input ; Info     ; Stuck at VCC                       ;
; PositionX[2..0] ; Input ; Info     ; Stuck at GND                       ;
; PositionX[9]    ; Input ; Info     ; Stuck at GND                       ;
; PositionX[8]    ; Input ; Info     ; Stuck at VCC                       ;
; PositionX[7]    ; Input ; Info     ; Stuck at GND                       ;
; PositionX[6]    ; Input ; Info     ; Stuck at VCC                       ;
; PositionX[5]    ; Input ; Info     ; Stuck at GND                       ;
+-----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allApple:apples|apple:a3" ;
+-----------------+-------+----------+------------------------------------+
; Port            ; Type  ; Severity ; Details                            ;
+-----------------+-------+----------+------------------------------------+
; PositionX[8..7] ; Input ; Info     ; Stuck at VCC                       ;
; PositionX[1..0] ; Input ; Info     ; Stuck at VCC                       ;
; PositionX[6..2] ; Input ; Info     ; Stuck at GND                       ;
; PositionX[9]    ; Input ; Info     ; Stuck at GND                       ;
+-----------------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Inv_Spur:s13" ;
+-----------------+-------+----------+--------------------------------------+
; Port            ; Type  ; Severity ; Details                              ;
+-----------------+-------+----------+--------------------------------------+
; PositionX[8..7] ; Input ; Info     ; Stuck at VCC                         ;
; PositionX[4..3] ; Input ; Info     ; Stuck at GND                         ;
; PositionX[1..0] ; Input ; Info     ; Stuck at GND                         ;
; PositionX[9]    ; Input ; Info     ; Stuck at GND                         ;
; PositionX[6]    ; Input ; Info     ; Stuck at GND                         ;
; PositionX[5]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionX[2]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionY[9..8] ; Input ; Info     ; Stuck at GND                         ;
; PositionY[7]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionY[6]    ; Input ; Info     ; Stuck at GND                         ;
; PositionY[5]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionY[4]    ; Input ; Info     ; Stuck at GND                         ;
; PositionY[3]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionY[2]    ; Input ; Info     ; Stuck at GND                         ;
; PositionY[1]    ; Input ; Info     ; Stuck at VCC                         ;
; PositionY[0]    ; Input ; Info     ; Stuck at GND                         ;
+-----------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s12" ;
+-----------------+-------+----------+----------------------------------+
; Port            ; Type  ; Severity ; Details                          ;
+-----------------+-------+----------+----------------------------------+
; PositionY[8..7] ; Input ; Info     ; Stuck at VCC                     ;
; PositionY[4..0] ; Input ; Info     ; Stuck at GND                     ;
; PositionY[9]    ; Input ; Info     ; Stuck at GND                     ;
; PositionY[6]    ; Input ; Info     ; Stuck at GND                     ;
; PositionY[5]    ; Input ; Info     ; Stuck at VCC                     ;
+-----------------+-------+----------+----------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s11" ;
+-----------------+-------+----------+----------------------------------+
; Port            ; Type  ; Severity ; Details                          ;
+-----------------+-------+----------+----------------------------------+
; PositionY[8..7] ; Input ; Info     ; Stuck at VCC                     ;
; PositionY[4..0] ; Input ; Info     ; Stuck at GND                     ;
; PositionY[9]    ; Input ; Info     ; Stuck at GND                     ;
; PositionY[6]    ; Input ; Info     ; Stuck at GND                     ;
; PositionY[5]    ; Input ; Info     ; Stuck at VCC                     ;
+-----------------+-------+----------+----------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s5" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionX[8..6] ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[5..2] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[9]    ; Input ; Info     ; Stuck at GND                    ;
; PositionX[1]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[0]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[7..4] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..8] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[1..0] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[3]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[2]    ; Input ; Info     ; Stuck at VCC                    ;
+-----------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s4" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionX[5..0] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[9]    ; Input ; Info     ; Stuck at GND                    ;
; PositionX[8]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[7]    ; Input ; Info     ; Stuck at GND                    ;
; PositionX[6]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[2..0] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..8] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[6..3] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[7]    ; Input ; Info     ; Stuck at VCC                    ;
+-----------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s3" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionY[6..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..7] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[4]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[3]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[2]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[1]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[0]    ; Input ; Info     ; Stuck at GND                    ;
+-----------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s2" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionX[7..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[9..8] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[4..0] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[6..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..7] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[4]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[3]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[2]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[1]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[0]    ; Input ; Info     ; Stuck at GND                    ;
+-----------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s1" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionX[9..8] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[4..0] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[7]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[6]    ; Input ; Info     ; Stuck at GND                    ;
; PositionX[5]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[6..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..7] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[4]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[3]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[2]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[1]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[0]    ; Input ; Info     ; Stuck at GND                    ;
+-----------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|allSpur:spurs|Spur:s0" ;
+-----------------+-------+----------+---------------------------------+
; Port            ; Type  ; Severity ; Details                         ;
+-----------------+-------+----------+---------------------------------+
; PositionX[6..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionX[9..7] ; Input ; Info     ; Stuck at GND                    ;
; PositionX[4..0] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[6..5] ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[9..7] ; Input ; Info     ; Stuck at GND                    ;
; PositionY[4]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[3]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[2]    ; Input ; Info     ; Stuck at GND                    ;
; PositionY[1]    ; Input ; Info     ; Stuck at VCC                    ;
; PositionY[0]    ; Input ; Info     ; Stuck at GND                    ;
+-----------------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_3"                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; start_X[7..6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; start_X[2..1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; start_X[9..8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_X[5]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_X[4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; start_X[3]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_X[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_Y[7..5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_Y[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_Y[9]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_Y[8]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; start_Y[4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; start_Y[3]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_Y[2]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; height[4..0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; height[9..5]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[8..4]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; width[1..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[9]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[2]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Kid_position_Y_top ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_2" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; start_X       ; Input ; Info     ; Stuck at GND                           ;
; start_Y[9..8] ; Input ; Info     ; Stuck at GND                           ;
; start_Y[6..4] ; Input ; Info     ; Stuck at GND                           ;
; start_Y[7]    ; Input ; Info     ; Stuck at VCC                           ;
; start_Y[3]    ; Input ; Info     ; Stuck at VCC                           ;
; start_Y[2]    ; Input ; Info     ; Stuck at GND                           ;
; start_Y[1]    ; Input ; Info     ; Stuck at VCC                           ;
; start_Y[0]    ; Input ; Info     ; Stuck at GND                           ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                           ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                           ;
; width[8..4]   ; Input ; Info     ; Stuck at VCC                           ;
; width[1..0]   ; Input ; Info     ; Stuck at GND                           ;
; width[9]      ; Input ; Info     ; Stuck at GND                           ;
; width[3]      ; Input ; Info     ; Stuck at GND                           ;
; width[2]      ; Input ; Info     ; Stuck at VCC                           ;
+---------------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|Wall_set:walls|Wall:Wall_1" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; start_X       ; Input ; Info     ; Stuck at GND                           ;
; start_Y[8..6] ; Input ; Info     ; Stuck at VCC                           ;
; start_Y[5..0] ; Input ; Info     ; Stuck at GND                           ;
; start_Y[9]    ; Input ; Info     ; Stuck at GND                           ;
; height[4..0]  ; Input ; Info     ; Stuck at VCC                           ;
; height[9..5]  ; Input ; Info     ; Stuck at GND                           ;
; width[6..0]   ; Input ; Info     ; Stuck at VCC                           ;
; width[8..7]   ; Input ; Info     ; Stuck at GND                           ;
; width[9]      ; Input ; Info     ; Stuck at VCC                           ;
+---------------+-------+----------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "stage1:first_stage|Character:char0" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; Reset_X ; Input ; Info     ; Stuck at GND                      ;
; Reset_Y ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "print:printer"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sig_test ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hpi_io_intf:hpi_interface" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; Reset ; Input ; Info     ; Stuck at GND               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ColorMapper:CMP"                                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; isKid ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|SOC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_1_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_1_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_1_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_pib:the_SOC_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace|SOC_nios2_qsys_0_nios2_oci_td_mode:SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_itrace:the_SOC_nios2_qsys_0_nios2_oci_itrace"        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_test_bench:the_SOC_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                     ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-----------------------------------+
; Port         ; Type   ; Severity ; Details                           ;
+--------------+--------+----------+-----------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected            ;
+--------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_jtag_uart_0:jtag_uart_0"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_altpll_1:altpll_1" ;
+-----------+--------+----------+------------------------------+
; Port      ; Type   ; Severity ; Details                      ;
+-----------+--------+----------+------------------------------+
; c0        ; Output ; Info     ; Explicitly unconnected       ;
; areset    ; Input  ; Info     ; Explicitly unconnected       ;
; locked    ; Output ; Info     ; Explicitly unconnected       ;
; phasedone ; Output ; Info     ; Explicitly unconnected       ;
+-----------+--------+----------+------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_altpll_hqu2:sd1" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system|SOC_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------+
; Port      ; Type   ; Severity ; Details                      ;
+-----------+--------+----------+------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected       ;
; locked    ; Output ; Info     ; Explicitly unconnected       ;
; phasedone ; Output ; Info     ; Explicitly unconnected       ;
+-----------+--------+----------+------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SOC:system"                            ;
+---------------------------------+-------+----------+--------------+
; Port                            ; Type  ; Severity ; Details      ;
+---------------------------------+-------+----------+--------------+
; reset_reset_n                   ; Input ; Info     ; Stuck at VCC ;
; sdram_control_byteenable_n      ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[9..8]   ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[31..17] ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[15..14] ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[12..10] ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[5..3]   ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[16]     ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[13]     ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[7]      ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[6]      ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[2]      ; Input ; Info     ; Stuck at VCC ;
; sdram_control_writedata[1]      ; Input ; Info     ; Stuck at GND ;
; sdram_control_writedata[0]      ; Input ; Info     ; Stuck at VCC ;
; sdram_control_write_n           ; Input ; Info     ; Stuck at VCC ;
+---------------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 330                         ;
; cycloneiii_ff         ; 3470                        ;
;     CLR               ; 460                         ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 78                          ;
;     ENA               ; 1476                        ;
;     ENA CLR           ; 284                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 153                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 231                         ;
;     SCLR              ; 115                         ;
;     SCLR SLD          ; 16                          ;
;     SLD               ; 79                          ;
;     plain             ; 488                         ;
; cycloneiii_io_obuf    ; 73                          ;
; cycloneiii_lcell_comb ; 16206                       ;
;     arith             ; 6519                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 2729                        ;
;         3 data inputs ; 3764                        ;
;     normal            ; 9687                        ;
;         0 data inputs ; 122                         ;
;         1 data inputs ; 295                         ;
;         2 data inputs ; 1016                        ;
;         3 data inputs ; 1387                        ;
;         4 data inputs ; 6867                        ;
; cycloneiii_mac_mult   ; 28                          ;
; cycloneiii_mac_out    ; 28                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 22.60                       ;
; Average LUT depth     ; 9.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:41     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Dec 14 16:27:39 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom
Info (12021): Found 3 design units, including 3 entities, in source file scrollscore.sv
    Info (12023): Found entity 1: ScrollScore
    Info (12023): Found entity 2: GameOver
    Info (12023): Found entity 3: FinalGrade
Info (12021): Found 2 design units, including 2 entities, in source file allball.sv
    Info (12023): Found entity 1: allBall
    Info (12023): Found entity 2: ball
Info (12021): Found 2 design units, including 2 entities, in source file redbomb.sv
    Info (12023): Found entity 1: RedBomb
    Info (12023): Found entity 2: checkPath
Info (12021): Found 1 design units, including 1 entities, in source file getkeycode.sv
    Info (12023): Found entity 1: getKeycode
Info (12021): Found 1 design units, including 1 entities, in source file flash_control.sv
    Info (12023): Found entity 1: Flash_control
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial
    Info (12023): Found entity 1: audio_interface
Info (12021): Found 1 design units, including 1 entities, in source file cat.sv
    Info (12023): Found entity 1: cat
Info (12021): Found 3 design units, including 3 entities, in source file print_score.sv
    Info (12023): Found entity 1: print_score
    Info (12023): Found entity 2: Pic
    Info (12023): Found entity 3: Char
Info (12021): Found 3 design units, including 3 entities, in source file apple.sv
    Info (12023): Found entity 1: allApple
    Info (12023): Found entity 2: apple
    Info (12023): Found entity 3: AppleAddress
Info (12021): Found 5 design units, including 5 entities, in source file spur.sv
    Info (12023): Found entity 1: allSpur
    Info (12023): Found entity 2: Inv_Spur
    Info (12023): Found entity 3: inv_SpurAddress
    Info (12023): Found entity 4: Spur
    Info (12023): Found entity 5: SpurAddress
Info (12021): Found 1 design units, including 1 entities, in source file sdram_buffer.sv
    Info (12023): Found entity 1: sdram_buffer
Info (12021): Found 1 design units, including 1 entities, in source file doublebuffer.sv
    Info (12023): Found entity 1: DoubleBuffer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: SOC
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SOC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: SOC_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: SOC_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: SOC_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: SOC_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: SOC_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: SOC_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: SOC_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v
    Info (12023): Found entity 1: SOC_sysid_qsys_0
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v
    Info (12023): Found entity 1: SOC_sdram_input_efifo_module
    Info (12023): Found entity 2: SOC_sdram
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_data.v
    Info (12023): Found entity 1: SOC_otg_hpi_data
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_cs.v
    Info (12023): Found entity 1: SOC_otg_hpi_cs
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_otg_hpi_address.v
    Info (12023): Found entity 1: SOC_otg_hpi_address
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v
    Info (12023): Found entity 1: SOC_onchip_memory2_0
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: SOC_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: SOC_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: SOC_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: SOC_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: SOC_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: SOC_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: SOC_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: SOC_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: SOC_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: SOC_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: SOC_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SOC_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: SOC_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: SOC_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: SOC_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: SOC_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: SOC_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: SOC_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_keycode.v
    Info (12023): Found entity 1: SOC_keycode
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v
    Info (12023): Found entity 1: SOC_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: SOC_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: SOC_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: SOC_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: SOC_jtag_uart_0
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll_1.v
    Info (12023): Found entity 1: SOC_altpll_1_dffpipe_l2c
    Info (12023): Found entity 2: SOC_altpll_1_stdsync_sv6
    Info (12023): Found entity 3: SOC_altpll_1_altpll_ska2
    Info (12023): Found entity 4: SOC_altpll_1
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll_0.v
    Info (12023): Found entity 1: SOC_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: SOC_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: SOC_altpll_0_altpll_hqu2
    Info (12023): Found entity 4: SOC_altpll_0
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync
    Info (12023): Found entity 2: sync_r0
    Info (12023): Found entity 3: sync_r1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file colormapper.sv
    Info (12023): Found entity 1: ColorMapper
Info (12021): Found 2 design units, including 2 entities, in source file character.sv
    Info (12023): Found entity 1: Character
    Info (12023): Found entity 2: characterAddress
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 2 design units, including 2 entities, in source file sram_interface.sv
    Info (12023): Found entity 1: SRAM_interface
    Info (12023): Found entity 2: tristate
Info (12021): Found 1 design units, including 1 entities, in source file print.sv
    Info (12023): Found entity 1: print
Info (12021): Found 5 design units, including 5 entities, in source file address_selector.sv
    Info (12023): Found entity 1: address_selector5
    Info (12023): Found entity 2: address_selector4
    Info (12023): Found entity 3: address_selector3
    Info (12023): Found entity 4: address_selector2
    Info (12023): Found entity 5: address_selector
Info (12021): Found 3 design units, including 3 entities, in source file wall.sv
    Info (12023): Found entity 1: Wall_set2
    Info (12023): Found entity 2: Wall_set
    Info (12023): Found entity 3: Wall
Info (12021): Found 2 design units, including 2 entities, in source file bullet.sv
    Info (12023): Found entity 1: bullet_set
    Info (12023): Found entity 2: bullet
Info (12021): Found 2 design units, including 2 entities, in source file boss.sv
    Info (12023): Found entity 1: Boss
    Info (12023): Found entity 2: bullet_hit
Info (12021): Found 6 design units, including 6 entities, in source file stages.sv
    Info (12023): Found entity 1: stage_exit
    Info (12023): Found entity 2: stage_death
    Info (12023): Found entity 3: stage_final
    Info (12023): Found entity 4: stage2
    Info (12023): Found entity 5: stage0
    Info (12023): Found entity 6: stage1
Info (12021): Found 1 design units, including 1 entities, in source file save_point.sv
    Info (12023): Found entity 1: save
Info (12021): Found 1 design units, including 1 entities, in source file teleport.sv
    Info (12023): Found entity 1: teleport
Warning (10037): Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_nios2_qsys_0.v(2587): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SOC_sdram.v(680): conditional expression evaluates to a constant
Critical Warning (10846): Verilog HDL Instantiation warning at stages.sv(371): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stages.sv(103): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stages.sv(63): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stages.sv(17): instance has no name
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Warning (10034): Output port "HEX4" at Processor.sv(4) has no driver
Warning (10034): Output port "HEX5" at Processor.sv(4) has no driver
Warning (10034): Output port "HEX6" at Processor.sv(4) has no driver
Warning (10034): Output port "HEX7" at Processor.sv(4) has no driver
Warning (10034): Output port "sig_test" at Processor.sv(34) has no driver
Info (12128): Elaborating entity "sync" for hierarchy "sync:key_sync"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:driver3"
Info (12128): Elaborating entity "SOC" for hierarchy "SOC:system"
Info (12128): Elaborating entity "SOC_altpll_0" for hierarchy "SOC:system|SOC_altpll_0:altpll_0"
Info (12128): Elaborating entity "SOC_altpll_0_stdsync_sv6" for hierarchy "SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "SOC_altpll_0_dffpipe_l2c" for hierarchy "SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_stdsync_sv6:stdsync2|SOC_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "SOC_altpll_0_altpll_hqu2" for hierarchy "SOC:system|SOC_altpll_0:altpll_0|SOC_altpll_0_altpll_hqu2:sd1"
Info (12128): Elaborating entity "SOC_altpll_1" for hierarchy "SOC:system|SOC_altpll_1:altpll_1"
Info (12128): Elaborating entity "SOC_altpll_1_stdsync_sv6" for hierarchy "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "SOC_altpll_1_dffpipe_l2c" for hierarchy "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_stdsync_sv6:stdsync2|SOC_altpll_1_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "SOC_altpll_1_altpll_ska2" for hierarchy "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1"
Info (12128): Elaborating entity "SOC_jtag_uart_0" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "SOC_jtag_uart_0_scfifo_w" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "SOC_jtag_uart_0_scfifo_r" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "SOC:system|SOC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "SOC_keycode" for hierarchy "SOC:system|SOC_keycode:keycode"
Info (12128): Elaborating entity "SOC_nios2_qsys_0" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_test_bench" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_test_bench:the_SOC_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_register_bank_a_module" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SOC_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7jg1.tdf
    Info (12023): Found entity 1: altsyncram_7jg1
Info (12128): Elaborating entity "altsyncram_7jg1" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_a_module:SOC_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7jg1:auto_generated"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_register_bank_b_module" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SOC_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8jg1.tdf
    Info (12023): Found entity 1: altsyncram_8jg1
Info (12128): Elaborating entity "altsyncram_8jg1" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_register_bank_b_module:SOC_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8jg1:auto_generated"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_debug" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_debug:the_SOC_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_ocimem" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "SOC_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp81.tdf
    Info (12023): Found entity 1: altsyncram_qp81
Info (12128): Elaborating entity "altsyncram_qp81" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_ocimem:the_SOC_nios2_qsys_0_nios2_ocimem|SOC_nios2_qsys_0_ociram_sp_ram_module:SOC_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qp81:auto_generated"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_avalon_reg" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_avalon_reg:the_SOC_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_break" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_break:the_SOC_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_xbrk:the_SOC_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dbrk:the_SOC_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_itrace" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_itrace:the_SOC_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_dtrace:the_SOC_nios2_qsys_0_nios2_oci_dtrace|SOC_nios2_qsys_0_nios2_oci_td_mode:SOC_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_fifo" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_SOC_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_SOC_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_oci_test_bench" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_fifo:the_SOC_nios2_qsys_0_nios2_oci_fifo|SOC_nios2_qsys_0_oci_test_bench:the_SOC_nios2_qsys_0_oci_test_bench"
Warning (12158): Entity "SOC_nios2_qsys_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_pib" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_pib:the_SOC_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_nios2_oci_im" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_nios2_oci_im:the_SOC_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_tck:the_SOC_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "SOC_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|SOC_nios2_qsys_0_jtag_debug_module_sysclk:the_SOC_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SOC:system|SOC_nios2_qsys_0:nios2_qsys_0|SOC_nios2_qsys_0_nios2_oci:the_SOC_nios2_qsys_0_nios2_oci|SOC_nios2_qsys_0_jtag_debug_module_wrapper:the_SOC_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SOC_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "SOC_onchip_memory2_0" for hierarchy "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SOC_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpc1.tdf
    Info (12023): Found entity 1: altsyncram_fpc1
Info (12128): Elaborating entity "altsyncram_fpc1" for hierarchy "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob
Info (12128): Elaborating entity "mux_oob" for hierarchy "SOC:system|SOC_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fpc1:auto_generated|mux_oob:mux2"
Info (12128): Elaborating entity "SOC_otg_hpi_address" for hierarchy "SOC:system|SOC_otg_hpi_address:otg_hpi_address"
Info (12128): Elaborating entity "SOC_otg_hpi_cs" for hierarchy "SOC:system|SOC_otg_hpi_cs:otg_hpi_cs"
Info (12128): Elaborating entity "SOC_otg_hpi_data" for hierarchy "SOC:system|SOC_otg_hpi_data:otg_hpi_data"
Info (12128): Elaborating entity "SOC_sdram" for hierarchy "SOC:system|SOC_sdram:sdram"
Info (12128): Elaborating entity "SOC_sdram_input_efifo_module" for hierarchy "SOC:system|SOC_sdram:sdram|SOC_sdram_input_efifo_module:the_SOC_sdram_input_efifo_module"
Info (12128): Elaborating entity "SOC_sysid_qsys_0" for hierarchy "SOC:system|SOC_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "SOC_mm_interconnect_0" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_default_decode" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router:router|SOC_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_001" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_001_default_decode" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_001:router_001|SOC_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_002" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_002_default_decode" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_002:router_002|SOC_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_003" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_router_003_default_decode" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_router_003:router_003|SOC_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_cmd_demux" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_cmd_demux_001" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_cmd_mux" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_cmd_mux_001" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_rsp_demux" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_rsp_demux_001" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_rsp_mux" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_rsp_mux_001" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_avalon_st_adapter" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "SOC:system|SOC_mm_interconnect_0:mm_interconnect_0|SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "SOC_irq_mapper" for hierarchy "SOC:system|SOC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SOC:system|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SOC:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SOC:system|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SOC:system|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "SRAM_interface" for hierarchy "SRAM_interface:sram_intf"
Info (12128): Elaborating entity "tristate" for hierarchy "SRAM_interface:sram_intf|tristate:t1"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga0"
Info (12128): Elaborating entity "ColorMapper" for hierarchy "ColorMapper:CMP"
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_interface"
Info (12128): Elaborating entity "DoubleBuffer" for hierarchy "DoubleBuffer:ADDR"
Info (12128): Elaborating entity "print" for hierarchy "print:printer"
Info (12128): Elaborating entity "sdram_buffer" for hierarchy "sdram_buffer:queue"
Warning (10230): Verilog HDL assignment warning at sdram_buffer.sv(89): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "stage1" for hierarchy "stage1:first_stage"
Info (12128): Elaborating entity "Character" for hierarchy "stage1:first_stage|Character:char0"
Info (12128): Elaborating entity "characterAddress" for hierarchy "stage1:first_stage|Character:char0|characterAddress:cha0"
Info (12128): Elaborating entity "Wall_set" for hierarchy "stage1:first_stage|Wall_set:walls"
Info (12128): Elaborating entity "Wall" for hierarchy "stage1:first_stage|Wall_set:walls|Wall:Wall_1"
Info (12128): Elaborating entity "cat" for hierarchy "stage1:first_stage|cat:cat1"
Info (12128): Elaborating entity "bullet_set" for hierarchy "stage1:first_stage|bullet_set:bullets"
Info (12128): Elaborating entity "bullet" for hierarchy "stage1:first_stage|bullet_set:bullets|bullet:bullet_1"
Info (12128): Elaborating entity "allSpur" for hierarchy "stage1:first_stage|allSpur:spurs"
Info (12128): Elaborating entity "Spur" for hierarchy "stage1:first_stage|allSpur:spurs|Spur:s0"
Info (12128): Elaborating entity "SpurAddress" for hierarchy "stage1:first_stage|allSpur:spurs|Spur:s0|SpurAddress:SA0"
Info (12128): Elaborating entity "Inv_Spur" for hierarchy "stage1:first_stage|allSpur:spurs|Inv_Spur:s13"
Info (12128): Elaborating entity "inv_SpurAddress" for hierarchy "stage1:first_stage|allSpur:spurs|Inv_Spur:s13|inv_SpurAddress:SA0"
Info (12128): Elaborating entity "allApple" for hierarchy "stage1:first_stage|allApple:apples"
Info (12128): Elaborating entity "apple" for hierarchy "stage1:first_stage|allApple:apples|apple:a0"
Info (12128): Elaborating entity "AppleAddress" for hierarchy "stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA"
Info (12128): Elaborating entity "address_selector" for hierarchy "stage1:first_stage|address_selector:address_selection"
Info (12128): Elaborating entity "save" for hierarchy "stage1:first_stage|save:save0"
Info (12128): Elaborating entity "teleport" for hierarchy "stage1:first_stage|teleport:teleport0"
Info (12128): Elaborating entity "stage0" for hierarchy "stage0:title"
Info (12128): Elaborating entity "audio_interface" for hierarchy "audio_interface:audio"
Info (12128): Elaborating entity "stage2" for hierarchy "stage2:second_stage"
Info (12128): Elaborating entity "Wall_set2" for hierarchy "stage2:second_stage|Wall_set2:walls"
Info (12128): Elaborating entity "Boss" for hierarchy "stage2:second_stage|Boss:comb_172"
Warning (10036): Verilog HDL or VHDL warning at Boss.sv(27): object "direction" assigned a value but never read
Info (12128): Elaborating entity "bullet_hit" for hierarchy "stage2:second_stage|Boss:comb_172|bullet_hit:bl0"
Info (12128): Elaborating entity "RedBomb" for hierarchy "stage2:second_stage|RedBomb:redbomb0"
Info (12128): Elaborating entity "checkPath" for hierarchy "stage2:second_stage|RedBomb:redbomb0|checkPath:cp0"
Info (12128): Elaborating entity "allBall" for hierarchy "stage2:second_stage|allBall:allball0"
Info (12128): Elaborating entity "ball" for hierarchy "stage2:second_stage|allBall:allball0|ball:b0"
Info (12128): Elaborating entity "address_selector2" for hierarchy "stage2:second_stage|address_selector2:address_selection"
Info (12128): Elaborating entity "stage_final" for hierarchy "stage_final:finals"
Info (12128): Elaborating entity "ScrollScore" for hierarchy "stage_final:finals|ScrollScore:scores"
Warning (10230): Verilog HDL assignment warning at ScrollScore.sv(23): truncated value with size 32 to match size of target (25)
Info (12128): Elaborating entity "address_selector3" for hierarchy "stage_final:finals|address_selector3:comb_3"
Info (12128): Elaborating entity "FinalGrade" for hierarchy "stage_final:finals|FinalGrade:letters"
Info (12128): Elaborating entity "stage_death" for hierarchy "stage_death:dead_state"
Info (12128): Elaborating entity "GameOver" for hierarchy "stage_death:dead_state|GameOver:GO"
Info (12128): Elaborating entity "print_score" for hierarchy "stage_death:dead_state|print_score:PS"
Info (12128): Elaborating entity "Pic" for hierarchy "stage_death:dead_state|print_score:PS|Pic:kid"
Info (12128): Elaborating entity "Char" for hierarchy "stage_death:dead_state|print_score:PS|Char:colon"
Info (12128): Elaborating entity "font_rom" for hierarchy "stage_death:dead_state|print_score:PS|Char:colon|font_rom:fr0"
Info (12128): Elaborating entity "address_selector4" for hierarchy "stage_death:dead_state|address_selector4:comb_3"
Info (12128): Elaborating entity "Flash_control" for hierarchy "Flash_control:flash"
Info (12128): Elaborating entity "getKeycode" for hierarchy "getKeycode:gk0"
Info (12128): Elaborating entity "stage_exit" for hierarchy "stage_exit:SE"
Info (12128): Elaborating entity "address_selector5" for hierarchy "stage_exit:SE|address_selector5:comb_76"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.12.14.16:28:11 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (278001): Inferred 38 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DoubleBuffer:ADDR|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_buffer:queue|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a2|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a3|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a4|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a4|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a5|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a5|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a6|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a6|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|Boss:comb_172|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|Boss:comb_172|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b2|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|allBall:allball0|ball:b4|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a2|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a3|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a5|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage1:first_stage|allApple:apples|apple:a6|AppleAddress:AA|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|Boss:comb_172|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|Boss:comb_172|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|RedBomb:redbomb0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage2:second_stage|RedBomb:redbomb0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "stage_final:finals|ScrollScore:scores|Mult0"
Info (12130): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DoubleBuffer:ADDR|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf
    Info (12023): Found entity 1: add_sub_l9h
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf
    Info (12023): Found entity 1: add_sub_jkh
Info (12131): Elaborated megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "DoubleBuffer:ADDR|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "sdram_buffer:queue|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "sdram_buffer:queue|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16t.tdf
    Info (12023): Found entity 1: mult_16t
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t
Info (12130): Elaborated megafunction instantiation "stage2:second_stage|Boss:comb_172|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage2:second_stage|Boss:comb_172|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t
Info (12130): Elaborated megafunction instantiation "stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage2:second_stage|RedBomb:redbomb0|checkPath:cp0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh
Info (12131): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "stage1:first_stage|allApple:apples|apple:a1|AppleAddress:AA|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a0|AppleAddress:AA|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage1:first_stage|allApple:apples|apple:a4|AppleAddress:AA|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "stage2:second_stage|RedBomb:redbomb0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "stage_final:finals|ScrollScore:scores|lpm_mult:Mult0"
Warning (12069): Ignored assignment(s) for "OTG_INT[0]" because "OTG_INT" is not a bus or array
Warning (12069): Ignored assignment(s) for "OTG_INT[1]" because "OTG_INT" is not a bus or array
Warning (12069): Ignored assignment(s) for "OTG_INT[0]" because "OTG_INT" is not a bus or array
Warning (12069): Ignored assignment(s) for "OTG_INT[1]" because "OTG_INT" is not a bus or array
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[0]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[2]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[6]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[8]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[9]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[13]~synth"
    Warning (13010): Node "SOC:system|SOC_sdram:sdram|zs_dq[16]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "sig_test" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_interface:audio|Bcount[1] will power up to High
    Critical Warning (18010): Register audio_interface:audio|Bcount[0] will power up to High
    Critical Warning (18010): Register audio_interface:audio|Bcount[3] will power up to High
    Critical Warning (18010): Register audio_interface:audio|Bcount[2] will power up to High
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "stage1:first_stage|allSpur:spurs|Spur:s6|Add15~16"
    Info (17048): Logic cell "stage1:first_stage|allSpur:spurs|Spur:s7|Add15~16"
    Info (17048): Logic cell "stage1:first_stage|allSpur:spurs|Spur:s8|Add15~16"
    Info (17048): Logic cell "stage1:first_stage|allSpur:spurs|Spur:s9|Add15~16"
    Info (17048): Logic cell "stage1:first_stage|allSpur:spurs|Spur:s10|Add15~16"
    Info (17048): Logic cell "stage2:second_stage|Boss:comb_172|Add19~18"
    Info (17048): Logic cell "stage2:second_stage|Boss:comb_172|Add22~18"
Info (144001): Generated suppressed messages file C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "SOC:system|SOC_altpll_1:altpll_1|SOC_altpll_1_altpll_ska2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK"
Info (21057): Implemented 18641 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 176 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 17934 logic cells
    Info (21064): Implemented 368 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 56 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 976 megabytes
    Info: Processing ended: Thu Dec 14 16:30:06 2017
    Info: Elapsed time: 00:02:27
    Info: Total CPU time (on all processors): 00:03:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/15.0/FinalProject_v0.7_restored/output_files/FinalProject.map.smsg.


