$date
	Mon Sep 23 09:46:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_add8 $end
$var wire 8 ! s [7:0] $end
$var wire 1 " co $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % ci $end
$scope module a0 $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 % ci $end
$var wire 4 ( ws1 [3:0] $end
$var wire 4 ) ws0 [3:0] $end
$var wire 4 * wb1 [3:0] $end
$var wire 4 + wb0 [3:0] $end
$var wire 4 , wa1 [3:0] $end
$var wire 4 - wa0 [3:0] $end
$var wire 1 . w0 $end
$var wire 8 / s [7:0] $end
$var wire 1 " co $end
$scope module a0 $end
$var wire 4 0 a [3:0] $end
$var wire 4 1 b [3:0] $end
$var wire 1 % ci $end
$var wire 3 2 w [2:0] $end
$var wire 4 3 s [3:0] $end
$var wire 1 . co $end
$scope module fa0 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 % ci $end
$var wire 1 6 co $end
$var wire 1 7 w2 $end
$var wire 1 8 w1 $end
$var wire 1 9 w0 $end
$var wire 1 : s $end
$scope module ha0 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 8 co $end
$var wire 1 9 s $end
$upscope $end
$scope module ha1 $end
$var wire 1 9 a $end
$var wire 1 % b $end
$var wire 1 7 co $end
$var wire 1 : s $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = ci $end
$var wire 1 > co $end
$var wire 1 ? w2 $end
$var wire 1 @ w1 $end
$var wire 1 A w0 $end
$var wire 1 B s $end
$scope module ha0 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 @ co $end
$var wire 1 A s $end
$upscope $end
$scope module ha1 $end
$var wire 1 A a $end
$var wire 1 = b $end
$var wire 1 ? co $end
$var wire 1 B s $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E ci $end
$var wire 1 F co $end
$var wire 1 G w2 $end
$var wire 1 H w1 $end
$var wire 1 I w0 $end
$var wire 1 J s $end
$scope module ha0 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 H co $end
$var wire 1 I s $end
$upscope $end
$scope module ha1 $end
$var wire 1 I a $end
$var wire 1 E b $end
$var wire 1 G co $end
$var wire 1 J s $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M ci $end
$var wire 1 . co $end
$var wire 1 N w2 $end
$var wire 1 O w1 $end
$var wire 1 P w0 $end
$var wire 1 Q s $end
$scope module ha0 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 O co $end
$var wire 1 P s $end
$upscope $end
$scope module ha1 $end
$var wire 1 P a $end
$var wire 1 M b $end
$var wire 1 N co $end
$var wire 1 Q s $end
$upscope $end
$upscope $end
$upscope $end
$scope module a1 $end
$var wire 4 R a [3:0] $end
$var wire 4 S b [3:0] $end
$var wire 1 . ci $end
$var wire 3 T w [2:0] $end
$var wire 4 U s [3:0] $end
$var wire 1 " co $end
$scope module fa0 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 . ci $end
$var wire 1 X co $end
$var wire 1 Y w2 $end
$var wire 1 Z w1 $end
$var wire 1 [ w0 $end
$var wire 1 \ s $end
$scope module ha0 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 Z co $end
$var wire 1 [ s $end
$upscope $end
$scope module ha1 $end
$var wire 1 [ a $end
$var wire 1 . b $end
$var wire 1 Y co $end
$var wire 1 \ s $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ ci $end
$var wire 1 ` co $end
$var wire 1 a w2 $end
$var wire 1 b w1 $end
$var wire 1 c w0 $end
$var wire 1 d s $end
$scope module ha0 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 b co $end
$var wire 1 c s $end
$upscope $end
$scope module ha1 $end
$var wire 1 c a $end
$var wire 1 _ b $end
$var wire 1 a co $end
$var wire 1 d s $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 e a $end
$var wire 1 f b $end
$var wire 1 g ci $end
$var wire 1 h co $end
$var wire 1 i w2 $end
$var wire 1 j w1 $end
$var wire 1 k w0 $end
$var wire 1 l s $end
$scope module ha0 $end
$var wire 1 e a $end
$var wire 1 f b $end
$var wire 1 j co $end
$var wire 1 k s $end
$upscope $end
$scope module ha1 $end
$var wire 1 k a $end
$var wire 1 g b $end
$var wire 1 i co $end
$var wire 1 l s $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 o ci $end
$var wire 1 " co $end
$var wire 1 p w2 $end
$var wire 1 q w1 $end
$var wire 1 r w0 $end
$var wire 1 s s $end
$scope module ha0 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 q co $end
$var wire 1 r s $end
$upscope $end
$scope module ha1 $end
$var wire 1 r a $end
$var wire 1 o b $end
$var wire 1 p co $end
$var wire 1 s s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
b0 U
b0 T
b0 S
b0 R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
1B
0A
0@
0?
0>
1=
0<
0;
0:
09
18
07
16
15
14
b10 3
b1 2
b1 1
b1 0
b10 /
0.
b1 -
b0 ,
b1 +
b0 *
b10 )
b0 (
b1 '
b1 &
0%
b1 $
b1 #
0"
b10 !
$end
#10
b11 !
b11 /
b11 )
b11 3
1:
1%
#20
b0 (
b0 U
0\
0.
0N
0M
0F
0G
0E
0>
0=
1B
0?
1J
b0 2
06
1Q
1A
1I
19
08
1P
1<
1D
04
1K
b1111 !
b1111 /
b1111 )
b1111 3
1:
b111 +
b111 1
b1000 -
b1000 0
0%
b111 $
b111 '
b1000 #
b1000 &
#30
b1 (
b1 U
1\
1.
0Q
1N
1M
1F
0J
1G
1E
1>
0B
1?
1=
b111 2
16
b10000 !
b10000 /
b0 )
b0 3
0:
17
1%
#40
0"
0p
0o
0.
0h
1Q
0N
0i
0M
0g
0F
0`
1J
0G
0a
0E
0_
0>
b0 T
0X
1B
0?
1\
0Y
1d
1l
b1111 (
b1111 U
1s
0=
1[
1c
1k
1r
b0 2
06
1L
1W
1^
1f
0K
1m
b11111111 !
b11111111 /
b1111 )
b1111 3
1:
07
b1111 +
b1111 1
b111 *
b111 S
b0 -
b0 0
b1000 ,
b1000 R
0%
b1111111 $
b1111111 '
b10000000 #
b10000000 &
#50
1"
0s
1p
1o
1h
0l
1i
1g
1`
0d
1a
1_
b111 T
1X
b0 (
b0 U
0\
1Y
1.
0Q
1N
1M
1F
0J
1G
1E
1>
0B
1?
1=
b111 2
16
b0 !
b0 /
b0 )
b0 3
0:
17
1%
#60
xE
xM
x_
xg
xo
x>
xF
x.
xX
x`
bx T
xh
x"
xB
x?
xJ
xG
xQ
xN
x\
xY
xd
xa
xl
xi
bx (
bx U
xs
xp
x=
x9
x8
xA
x@
xI
xH
xP
xO
x[
xZ
xc
xb
xk
xj
xr
xq
bx 2
x6
x5
x<
xD
xL
xW
x^
xf
xn
x4
x;
xC
xK
xV
x]
xe
xm
bx !
bx /
bx )
bx 3
x:
x7
bx +
bx 1
bx *
bx S
bx -
bx 0
bx ,
bx R
x%
bx $
bx '
bx #
bx &
