--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/pedrot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml circuito_aritimetico.twx circuito_aritimetico.ncd
-o circuito_aritimetico.twr circuito_aritimetico.pcf

Design file:              circuito_aritimetico.ncd
Physical constraint file: circuito_aritimetico.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock opcode<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    4.432(F)|    2.289(F)|SN_Y_cmp_eq0000   |   0.000|
            |    5.180(F)|    1.451(F)|UN_Y_cmp_eq0000   |   0.000|
a<1>        |    2.830(F)|    1.495(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.024(F)|    0.537(F)|UN_Y_cmp_eq0000   |   0.000|
a<2>        |    1.757(F)|    1.345(F)|SN_Y_cmp_eq0000   |   0.000|
            |    2.970(F)|    0.576(F)|UN_Y_cmp_eq0000   |   0.000|
a<3>        |    2.302(F)|    1.614(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.672(F)|    0.314(F)|UN_Y_cmp_eq0000   |   0.000|
b<0>        |    3.967(F)|    2.195(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.330(F)|    0.911(F)|UN_Y_cmp_eq0000   |   0.000|
b<1>        |    3.082(F)|    1.293(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.276(F)|    0.335(F)|UN_Y_cmp_eq0000   |   0.000|
b<2>        |    1.781(F)|    1.449(F)|SN_Y_cmp_eq0000   |   0.000|
            |    2.786(F)|    0.681(F)|UN_Y_cmp_eq0000   |   0.000|
b<3>        |    2.436(F)|    1.506(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.806(F)|    0.216(F)|UN_Y_cmp_eq0000   |   0.000|
cin         |    1.875(F)|    2.212(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.069(F)|    1.526(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opcode<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    4.802(F)|    1.827(F)|SN_Y_cmp_eq0000   |   0.000|
            |    5.522(F)|    1.024(F)|UN_Y_cmp_eq0000   |   0.000|
a<1>        |    3.200(F)|    1.033(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.366(F)|    0.110(F)|UN_Y_cmp_eq0000   |   0.000|
a<2>        |    2.127(F)|    0.883(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.312(F)|    0.149(F)|UN_Y_cmp_eq0000   |   0.000|
a<3>        |    2.672(F)|    1.152(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.014(F)|   -0.113(F)|UN_Y_cmp_eq0000   |   0.000|
b<0>        |    4.337(F)|    1.733(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.672(F)|    0.484(F)|UN_Y_cmp_eq0000   |   0.000|
b<1>        |    3.452(F)|    0.831(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.618(F)|   -0.092(F)|UN_Y_cmp_eq0000   |   0.000|
b<2>        |    2.151(F)|    0.987(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.128(F)|    0.254(F)|UN_Y_cmp_eq0000   |   0.000|
b<3>        |    2.806(F)|    1.044(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.148(F)|   -0.211(F)|UN_Y_cmp_eq0000   |   0.000|
cin         |    2.245(F)|    1.750(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.411(F)|    1.099(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opcode<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    4.399(F)|    2.331(F)|SN_Y_cmp_eq0000   |   0.000|
            |    5.609(F)|    0.914(F)|UN_Y_cmp_eq0000   |   0.000|
a<1>        |    2.797(F)|    1.537(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.453(F)|    0.000(F)|UN_Y_cmp_eq0000   |   0.000|
a<2>        |    1.724(F)|    1.387(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.399(F)|    0.039(F)|UN_Y_cmp_eq0000   |   0.000|
a<3>        |    2.269(F)|    1.656(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.101(F)|   -0.223(F)|UN_Y_cmp_eq0000   |   0.000|
b<0>        |    3.934(F)|    2.237(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.759(F)|    0.374(F)|UN_Y_cmp_eq0000   |   0.000|
b<1>        |    3.049(F)|    1.335(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.705(F)|   -0.202(F)|UN_Y_cmp_eq0000   |   0.000|
b<2>        |    1.748(F)|    1.491(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.215(F)|    0.144(F)|UN_Y_cmp_eq0000   |   0.000|
b<3>        |    2.403(F)|    1.548(F)|SN_Y_cmp_eq0000   |   0.000|
            |    4.235(F)|   -0.321(F)|UN_Y_cmp_eq0000   |   0.000|
cin         |    1.842(F)|    2.254(F)|SN_Y_cmp_eq0000   |   0.000|
            |    3.498(F)|    0.989(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------+------------------+--------+

Clock opcode<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |    9.466(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.328(F)|UN_Y_cmp_eq0000   |   0.000|
y<0>        |    9.080(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.241(F)|UN_Y_cmp_eq0000   |   0.000|
y<1>        |    9.368(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.362(F)|UN_Y_cmp_eq0000   |   0.000|
y<2>        |    9.497(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.471(F)|UN_Y_cmp_eq0000   |   0.000|
y<3>        |    9.391(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.320(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------------+--------+

Clock opcode<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |    9.004(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.901(F)|UN_Y_cmp_eq0000   |   0.000|
y<0>        |    8.618(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.814(F)|UN_Y_cmp_eq0000   |   0.000|
y<1>        |    8.906(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.935(F)|UN_Y_cmp_eq0000   |   0.000|
y<2>        |    9.035(F)|SN_Y_cmp_eq0000   |   0.000|
            |    8.044(F)|UN_Y_cmp_eq0000   |   0.000|
y<3>        |    8.929(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.893(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------------+--------+

Clock opcode<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |    9.508(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.791(F)|UN_Y_cmp_eq0000   |   0.000|
y<0>        |    9.122(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.704(F)|UN_Y_cmp_eq0000   |   0.000|
y<1>        |    9.410(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.825(F)|UN_Y_cmp_eq0000   |   0.000|
y<2>        |    9.539(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.934(F)|UN_Y_cmp_eq0000   |   0.000|
y<3>        |    9.433(F)|SN_Y_cmp_eq0000   |   0.000|
            |    7.783(F)|UN_Y_cmp_eq0000   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock opcode<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opcode<0>      |         |         |    5.680|    5.680|
opcode<1>      |         |         |    5.694|    5.694|
opcode<2>      |         |         |    6.082|    6.082|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opcode<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opcode<0>      |         |         |    6.022|    6.022|
opcode<1>      |         |         |    6.036|    6.036|
opcode<2>      |         |         |    6.424|    6.424|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opcode<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opcode<0>      |         |         |    6.109|    6.109|
opcode<1>      |         |         |    6.123|    6.123|
opcode<2>      |         |         |    6.511|    6.511|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
opcode<2>      |cout           |    6.406|
opcode<2>      |y<0>           |    6.411|
opcode<2>      |y<1>           |    6.186|
opcode<2>      |y<2>           |    6.747|
opcode<2>      |y<3>           |    5.859|
---------------+---------------+---------+


Analysis completed Sun Jan 22 11:07:38 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



