
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003749                       # Number of seconds simulated
sim_ticks                                  3748666119                       # Number of ticks simulated
final_tick                               533320010373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295871                       # Simulator instruction rate (inst/s)
host_op_rate                                   383351                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280149                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927924                       # Number of bytes of host memory used
host_seconds                                 13380.99                       # Real time elapsed on the host
sim_insts                                  3959048977                       # Number of instructions simulated
sim_ops                                    5129620000                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       308224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       236544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       122496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               864896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       301440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            301440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2408                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          957                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2355                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2355                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1502401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82222313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1468256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63100845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1434110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32677223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1399965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     46915888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               230721001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1502401                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1468256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1434110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1399965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5804731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80412603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80412603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80412603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1502401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82222313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1468256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63100845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1434110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32677223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1399965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     46915888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              311133604                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8989608                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084771                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532529                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206643                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1290854                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195905                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300456                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8893                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3324004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16794984                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084771                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039144                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        894994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          889                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1634766                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8645231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.382665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5049271     58.41%     58.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353826      4.09%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336132      3.89%     66.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316218      3.66%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261633      3.03%     73.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188289      2.18%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136257      1.58%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210415      2.43%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793190     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8645231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.343149                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.868267                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479918                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       861321                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437161                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41357                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825471                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496443                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19955153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10453                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825471                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660648                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         480430                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       100393                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290851                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287435                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19363747                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155149                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26843793                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90206317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90206317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10048615                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3626                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1915                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702589                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23864                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       427303                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18048108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610245                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23913                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5716636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17465460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8645231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.689977                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3157514     36.52%     36.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713228     19.82%     56.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1364208     15.78%     72.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817779      9.46%     81.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833044      9.64%     91.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379847      4.39%     95.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242916      2.81%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67203      0.78%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69492      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8645231                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63817     58.91%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         19993     18.46%     77.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24517     22.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011810     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200419      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548077     10.60%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848345      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610245                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.625237                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108327                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007414                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37997959                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23768496                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718572                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45798                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664436                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236087                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825471                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         390583                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14281                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051634                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82013                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896799                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018056                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1903                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115285                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238272                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370118                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469647                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2304476                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020448                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834829                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.598526                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249862                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239187                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202340                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24890223                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.583961                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5813274                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7819760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.565162                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.103555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3226051     41.26%     41.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051120     26.23%     67.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851801     10.89%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432684      5.53%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449040      5.74%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227377      2.91%     92.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155331      1.99%     94.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89462      1.14%     95.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       336894      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7819760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       336894                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25535175                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36930979                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 344377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898961                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898961                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112396                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112396                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64963103                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480590                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18735475                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8989608                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3088508                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2692864                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202910                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1537798                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493756                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          214073                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6240                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3762863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17135659                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3088508                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707829                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3635112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         947828                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        410144                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1849869                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8551787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.315665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4916675     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          647068      7.57%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328462      3.84%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234036      2.74%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192640      2.25%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169086      1.98%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58687      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212200      2.48%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1792933     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8551787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343564                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.906163                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3895493                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       384771                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3513408                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17511                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        740600                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338131                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3084                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19218147                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4701                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        740600                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4055009                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         183670                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45549                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3369888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157067                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18628229                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77844                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24663005                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84798178                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84798178                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16203038                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8459907                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2327                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1235                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           413447                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2836271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       653028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7910                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       146559                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17520117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14946886                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21873                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5050967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13689729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8551787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.866914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3072053     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1834206     21.45%     57.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       892066     10.43%     67.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1068484     12.49%     80.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824417      9.64%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514337      6.01%     95.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222441      2.60%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71167      0.83%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52616      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8551787                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63854     72.85%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13596     15.51%     88.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10200     11.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11739151     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119578      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1091      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2542137     17.01%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544929      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14946886                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.662685                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87650                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38555078                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22573525                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14426844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15034536                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24017                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       797290                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173297                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        740600                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         116343                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7743                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17522450                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2836271                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       653028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1223                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223122                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14621847                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2432301                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325035                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2962142                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2183494                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529841                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.626528                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14454442                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14426844                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8677208                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21425455                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.604836                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404995                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10850842                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12350015                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5172540                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201009                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7811186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3645573     46.67%     46.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1669538     21.37%     68.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905902     11.60%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331351      4.24%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282737      3.62%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124794      1.60%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       304722      3.90%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81182      1.04%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       465387      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7811186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10850842                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12350015                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518709                       # Number of memory references committed
system.switch_cpus1.commit.loads              2038978                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1930699                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10788002                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168688                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       465387                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24868250                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35786707                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 437821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10850842                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12350015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10850842                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.828471                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.828471                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.207043                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.207043                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67657957                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18944335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19760362                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2226                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8989608                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3306948                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2699545                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219303                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1366445                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1292378                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          349979                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9744                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3410541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18087916                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3306948                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1642357                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3799541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1179599                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        541450                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1674331                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8708670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.579062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.372689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4909129     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          263058      3.02%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          286885      3.29%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          433430      4.98%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200288      2.30%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          290332      3.33%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          194962      2.24%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          144191      1.66%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1986395     22.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8708670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367863                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012092                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3590031                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       497409                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3634946                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30260                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        956023                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       555805                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1116                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21653554                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4219                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        956023                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3773186                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         107905                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       157038                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3480642                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       233868                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20861806                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136929                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29159817                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97158176                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97158176                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17819659                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11340104                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3578                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1824                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           610197                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1930436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1005498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10803                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       409817                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19509657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15547898                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30594                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6694221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20484147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8708670                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929969                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3026004     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1867029     21.44%     56.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1261726     14.49%     70.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       833909      9.58%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       747328      8.58%     88.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       422501      4.85%     93.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       379395      4.36%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        88721      1.02%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82057      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8708670                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         116802     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16459     11.02%     89.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16132     10.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12974411     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       206349      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1753      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1551650      9.98%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       813735      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15547898                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.729541                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             149393                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009609                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39984451                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26207597                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15098346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15697291                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21773                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       764043                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       267084                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        956023                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64314                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13303                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19513255                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1930436                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1005498                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1817                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256114                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15266622                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1446060                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       281274                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2233984                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2162903                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            787924                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698252                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15111041                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15098346                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9892191                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28100552                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.679533                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352028                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10384279                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12785900                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6727375                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       221287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7752647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.649230                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2981415     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2186936     28.21%     66.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       868524     11.20%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       436008      5.62%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405126      5.23%     88.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186450      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       200605      2.59%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103156      1.33%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       384427      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7752647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10384279                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12785900                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1904803                       # Number of memory references committed
system.switch_cpus2.commit.loads              1166389                       # Number of loads committed
system.switch_cpus2.commit.membars               1778                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1846171                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11518314                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       263648                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       384427                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26881326                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39983675                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 280938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10384279                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12785900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10384279                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865694                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865694                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155143                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155143                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68545347                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20931341                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19898317                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8989608                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3166325                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2577722                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211848                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1288339                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227344                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333275                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9428                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3154675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17471209                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3166325                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1560619                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3847153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1142173                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        732883                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1544422                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8661101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4813948     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          335595      3.87%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274271      3.17%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          661683      7.64%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          179138      2.07%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236300      2.73%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163231      1.88%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95731      1.11%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1901204     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8661101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352221                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.943490                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3292220                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       718803                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3700155                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23850                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        926071                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539524                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20943387                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        926071                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3533658                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118720                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       251294                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3477588                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       353765                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20203262                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141311                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28238341                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94324688                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94324688                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17332976                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10905240                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4228                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2537                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           994693                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1903366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       986492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19295                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       287906                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19080709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15128895                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31492                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6572161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20251559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8661101                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746763                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896930                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3084925     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1845778     21.31%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1171866     13.53%     70.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       890206     10.28%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       777763      8.98%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403282      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       344508      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67927      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74846      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8661101                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89391     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20261     15.68%     84.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19572     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12573846     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211260      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1508339      9.97%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       833761      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15128895                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.682932                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             129226                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008542                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39079603                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25657295                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14742344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15258121                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58382                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       755157                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       250274                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        926071                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          69175                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8128                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19084952                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1903366                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       986492                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2520                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249212                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14890049                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1415116                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       238840                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2226343                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099569                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            811227                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.656362                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14752534                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14742344                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9588548                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27241390                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.639932                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351985                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10157402                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12484613                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6600469                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3454                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215322                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7735030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.614035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143417                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3051522     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2121485     27.43%     66.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       855887     11.07%     77.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       492891      6.37%     84.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391566      5.06%     89.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162322      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192453      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95143      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371761      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7735030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10157402                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12484613                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884427                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148209                       # Number of loads committed
system.switch_cpus3.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790821                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11252575                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254564                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371761                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26448182                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39096932                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 328507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10157402                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12484613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10157402                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.885030                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.885030                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.129905                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.129905                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66984117                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20350054                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19301768                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3450                       # number of misc regfile writes
system.l20.replacements                          2452                       # number of replacements
system.l20.tagsinuse                      4094.991426                       # Cycle average of tags in use
system.l20.total_refs                          502585                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6548                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.753971                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.454083                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.004746                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1196.300566                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2850.232032                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002552                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009279                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.292066                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.695857                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999754                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7962                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1659                       # number of Writeback hits
system.l20.Writeback_hits::total                 1659                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8009                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8010                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8009                       # number of overall hits
system.l20.overall_hits::total                   8010                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2408                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2452                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2408                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2452                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2408                       # number of overall misses
system.l20.overall_misses::total                 2452                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     22313961                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    395527367                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      417841328                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     22313961                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    395527367                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       417841328                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     22313961                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    395527367                       # number of overall miss cycles
system.l20.overall_miss_latency::total      417841328                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10369                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10414                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1659                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1659                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10417                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10462                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10417                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10462                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.232231                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.235452                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.231161                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.234372                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.231161                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.234372                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164255.551080                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170408.371941                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164255.551080                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170408.371941                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164255.551080                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170408.371941                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 600                       # number of writebacks
system.l20.writebacks::total                      600                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2408                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2452                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2408                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2452                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2408                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2452                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     21814484                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    368139522                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    389954006                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     21814484                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    368139522                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    389954006                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     21814484                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    368139522                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    389954006                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232231                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.235452                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.231161                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.234372                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.231161                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.234372                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 495783.727273                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152881.861296                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159035.075856                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 495783.727273                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152881.861296                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159035.075856                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 495783.727273                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152881.861296                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159035.075856                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1890                       # number of replacements
system.l21.tagsinuse                      4095.445877                       # Cycle average of tags in use
system.l21.total_refs                          131764                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5986                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.012028                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           75.217685                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.008467                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   972.062445                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3009.157280                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018364                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.237320                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.734658                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3832                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3836                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l21.Writeback_hits::total                 1002                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3856                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3860                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3856                       # number of overall hits
system.l21.overall_hits::total                   3860                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1891                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1891                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1848                       # number of overall misses
system.l21.overall_misses::total                 1891                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12624402                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    259967077                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      272591479                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12624402                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    259967077                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       272591479                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12624402                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    259967077                       # number of overall miss cycles
system.l21.overall_miss_latency::total      272591479                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5680                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5727                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5704                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5751                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5704                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5751                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.325352                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.330190                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.323983                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.328812                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.323983                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.328812                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 140674.825216                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 144152.024855                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 140674.825216                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 144152.024855                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 140674.825216                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 144152.024855                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 300                       # number of writebacks
system.l21.writebacks::total                      300                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1848                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1891                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1848                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1891                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1848                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1891                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12120907                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    238017366                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    250138273                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12120907                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    238017366                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    250138273                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12120907                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    238017366                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    250138273                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.325352                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.330190                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.323983                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.328812                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.323983                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.328812                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 281881.558140                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128797.275974                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132278.304072                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 281881.558140                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128797.275974                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132278.304072                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 281881.558140                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128797.275974                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132278.304072                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           999                       # number of replacements
system.l22.tagsinuse                      4094.012501                       # Cycle average of tags in use
system.l22.total_refs                          294936                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5095                       # Sample count of references to valid blocks.
system.l22.avg_refs                         57.887341                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           90.671799                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.034550                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   486.478276                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3480.827877                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022137                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008797                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.118769                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.849811                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999515                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3661                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3664                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1120                       # number of Writeback hits
system.l22.Writeback_hits::total                 1120                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3713                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3716                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3713                       # number of overall hits
system.l22.overall_hits::total                   3716                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          957                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  999                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          957                       # number of demand (read+write) misses
system.l22.demand_misses::total                   999                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          957                       # number of overall misses
system.l22.overall_misses::total                  999                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     15762897                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    156753751                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      172516648                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     15762897                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    156753751                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       172516648                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     15762897                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    156753751                       # number of overall miss cycles
system.l22.overall_miss_latency::total      172516648                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4618                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4663                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1120                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1120                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4670                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4715                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4670                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4715                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207233                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.214240                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.204925                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.211877                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.204925                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.211877                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 375307.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163797.022989                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 172689.337337                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 375307.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163797.022989                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 172689.337337                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 375307.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163797.022989                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 172689.337337                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 543                       # number of writebacks
system.l22.writebacks::total                      543                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          957                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             999                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          957                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              999                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          957                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             999                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     15282639                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    145851173                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    161133812                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     15282639                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    145851173                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    161133812                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     15282639                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    145851173                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    161133812                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207233                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.214240                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.204925                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.211877                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.204925                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.211877                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 363872.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152404.569488                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 161295.107107                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 363872.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152404.569488                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 161295.107107                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 363872.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152404.569488                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 161295.107107                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1417                       # number of replacements
system.l23.tagsinuse                      4094.289878                       # Cycle average of tags in use
system.l23.total_refs                          351924                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5513                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.835298                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          162.907634                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    37.541949                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   707.346218                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3186.494077                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.039772                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009166                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.172692                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.777953                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999582                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4240                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4241                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2518                       # number of Writeback hits
system.l23.Writeback_hits::total                 2518                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4292                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4293                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4292                       # number of overall hits
system.l23.overall_hits::total                   4293                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1372                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1413                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1374                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1415                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1374                       # number of overall misses
system.l23.overall_misses::total                 1415                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13031953                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    202668857                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      215700810                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       514410                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       514410                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13031953                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    203183267                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       216215220                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13031953                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    203183267                       # number of overall miss cycles
system.l23.overall_miss_latency::total      216215220                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5612                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5654                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2518                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2518                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5666                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5708                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5666                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5708                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.244476                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.249912                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242499                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.247898                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242499                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.247898                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 317852.512195                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147717.825802                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152654.501062                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       257205                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       257205                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 317852.512195                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147877.195779                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152802.275618                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 317852.512195                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147877.195779                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152802.275618                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 912                       # number of writebacks
system.l23.writebacks::total                      912                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1372                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1413                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1374                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1415                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1374                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1415                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12565512                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    186980036                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    199545548                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       490706                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       490706                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12565512                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    187470742                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    200036254                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12565512                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    187470742                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    200036254                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244476                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.249912                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242499                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.247898                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242499                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.247898                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 306475.902439                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136282.825073                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141221.194621                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       245353                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       245353                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 306475.902439                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136441.588064                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141368.377385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 306475.902439                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136441.588064                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141368.377385                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.892450                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643384                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709289.051195                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.530565                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.361885                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064953                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862759                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927712                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634690                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634690                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634690                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634690                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634690                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634690                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           75                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           75                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           75                       # number of overall misses
system.cpu0.icache.overall_misses::total           75                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43902058                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43902058                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634765                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634765                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634765                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634765                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634765                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       485545                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 161848.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           30                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           30                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10417                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174378133                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10673                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16338.249133                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.261423                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.738577                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133356                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778477                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1772                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911833                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911833                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37048                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37048                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2098330304                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2098330304                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5673613                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5673613                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2104003917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2104003917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2104003917                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2104003917                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1948881                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1948881                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1948881                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1948881                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031515                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019010                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019010                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019010                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019010                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56896.157918                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56896.157918                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33771.505952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33771.505952                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56791.295536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56791.295536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56791.295536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56791.295536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1659                       # number of writebacks
system.cpu0.dcache.writebacks::total             1659                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26511                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26631                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10369                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    466822783                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    466822783                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       897046                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       897046                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    467719829                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    467719829                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    467719829                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    467719829                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45021.003279                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45021.003279                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18688.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18688.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44899.666795                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44899.666795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44899.666795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44899.666795                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.791180                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913291119                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616444.458407                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.571661                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.219519                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068224                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825672                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893896                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1849810                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1849810                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1849810                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1849810                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1849810                       # number of overall hits
system.cpu1.icache.overall_hits::total        1849810                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14975415                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14975415                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14975415                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14975415                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14975415                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14975415                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1849869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1849869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1849869                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1849869                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1849869                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1849869                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253820.593220                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253820.593220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253820.593220                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12865004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12865004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12865004                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 273723.489362                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206901237                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34714.972651                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.450546                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.549454                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802541                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197459                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2213093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2213093                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477367                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1198                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2690460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2690460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2690460                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2690460                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18427                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18499                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18499                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1649470348                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1649470348                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2263007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2263007                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1651733355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1651733355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1651733355                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1651733355                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2231520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2231520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       477439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       477439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2708959                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2708959                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2708959                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2708959                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008258                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006829                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89513.775872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89513.775872                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31430.652778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31430.652778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89287.710417                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89287.710417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89287.710417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89287.710417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu1.dcache.writebacks::total             1002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12747                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12795                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    290595966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    290595966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       494782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       494782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    291090748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    291090748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    291090748                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    291090748                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51161.261620                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51161.261620                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20615.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20615.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51032.739832                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51032.739832                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51032.739832                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51032.739832                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.098263                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004722836                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981701.846154                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.098263                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061055                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801440                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1674273                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1674273                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1674273                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1674273                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1674273                       # number of overall hits
system.cpu2.icache.overall_hits::total        1674273                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21416732                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21416732                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21416732                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21416732                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21416732                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21416732                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1674331                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1674331                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1674331                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1674331                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1674331                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1674331                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       369254                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       369254                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       369254                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       369254                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       369254                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       369254                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15961707                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15961707                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15961707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15961707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15961707                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15961707                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 354704.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 354704.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 354704.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 354704.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 354704.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 354704.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4670                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153878833                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4926                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31238.090337                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.295781                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.704219                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883968                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116032                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1134204                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1134204                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       734676                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        734676                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1781                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1781                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1778                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1868880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1868880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1868880                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1868880                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11490                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11656                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11656                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11656                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11656                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    774301922                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    774301922                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5251156                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5251156                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    779553078                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    779553078                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    779553078                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    779553078                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1145694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1145694                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       734842                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       734842                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1880536                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1880536                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1880536                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1880536                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010029                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010029                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006198                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67389.201218                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67389.201218                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31633.469880                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31633.469880                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66879.982670                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66879.982670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66879.982670                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66879.982670                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1120                       # number of writebacks
system.cpu2.dcache.writebacks::total             1120                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6872                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6872                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6986                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6986                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4618                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4670                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4670                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    186657006                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    186657006                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1127558                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1127558                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    187784564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    187784564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    187784564                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    187784564                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004031                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004031                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002483                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002483                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002483                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002483                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40419.446947                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40419.446947                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21683.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21683.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40210.827409                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40210.827409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40210.827409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40210.827409                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.492278                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004761023                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947211.284884                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.492278                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061686                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821302                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1544359                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1544359                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1544359                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1544359                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1544359                       # number of overall hits
system.cpu3.icache.overall_hits::total        1544359                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21952389                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21952389                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21952389                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21952389                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21952389                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21952389                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1544422                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1544422                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1544422                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1544422                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1544422                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1544422                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 348450.619048                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 348450.619048                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 348450.619048                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 348450.619048                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 348450.619048                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 348450.619048                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13138884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13138884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13138884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13138884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13138884                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13138884                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 312830.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 312830.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 312830.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 312830.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 312830.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 312830.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5666                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158223067                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5922                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26717.843127                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.050534                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.949466                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883010                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116990                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1073829                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1073829                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731998                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731998                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1914                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1914                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1725                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1725                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1805827                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1805827                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1805827                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1805827                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14114                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14114                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          597                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          597                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14711                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14711                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    951549708                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    951549708                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     64690270                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     64690270                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1016239978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1016239978                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1016239978                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1016239978                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1087943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1087943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732595                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732595                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1820538                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1820538                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1820538                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1820538                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012973                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012973                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000815                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000815                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008081                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008081                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008081                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008081                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67418.854187                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67418.854187                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108358.911223                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108358.911223                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69080.278567                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69080.278567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69080.278567                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69080.278567                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       116156                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       116156                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2518                       # number of writebacks
system.cpu3.dcache.writebacks::total             2518                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8502                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8502                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          543                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          543                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9045                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9045                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5612                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5612                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5666                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5666                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    240683664                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    240683664                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1602097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1602097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    242285761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    242285761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    242285761                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    242285761                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42887.324305                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42887.324305                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 29668.462963                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29668.462963                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42761.341511                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42761.341511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42761.341511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42761.341511                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
