$date
	Thu Apr  4 15:40:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & sel1 $end
$var reg 1 ' sel2 $end
$scope module u0 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & sel1 $end
$var wire 1 ' sel2 $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
0'
0&
0%
0$
0#
1"
#20
1'
1#
0"
#30
0'
1&
1$
0#
#40
1'
1%
0$
#240
