# do practica2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder_2_to_4
# -- Compiling architecture function_table of decoder_2_to_4
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cont2
# -- Compiling architecture Behavioral of cont2
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq
# -- Compiling architecture Behavioral of div_freq
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_4_to_1
# -- Compiling architecture function_table of mux_4_to_1
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bcd_to_7_segment
# -- Compiling architecture led_table of bcd_to_7_segment
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity practica3
# -- Compiling architecture bdf_type of practica3
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:58 on Sep 21,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arithmetic_circuit
# -- Compiling architecture table of arithmetic_circuit
# ** Warning: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd(18): (vcom-1013) Initial value of "INS" depends on value of signal "S".
# ** Warning: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd(18): (vcom-1013) Initial value of "INS" depends on value of signal "C_in".
# ** Error: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd(20): (vcom-1339) Selected signal assignment choices cover only 8 out of 729 cases.
# ** Error: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd(30): VHDL Compiler exiting
# End time: 11:18:58 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /opt/altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./practica2_run_msim_rtl_vhdl.do line 14
# /opt/altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd}"
# 
# stdin: <EOF>
vsim work.arithmetic_circuit
# vsim work.arithmetic_circuit 
# Start time: 11:19:02 on Sep 21,2018
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/rtl_work.arithmetic_circuit' has no architecture.
# Error loading design
# End time: 11:19:03 on Sep 21,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.arithmetic_circuit
# vsim work.arithmetic_circuit 
# Start time: 11:19:04 on Sep 21,2018
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/rtl_work.arithmetic_circuit' has no architecture.
# Error loading design
# End time: 11:19:04 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.arithmetic_circuit
# vsim work.arithmetic_circuit 
# Start time: 11:19:05 on Sep 21,2018
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/rtl_work.arithmetic_circuit' has no architecture.
# Error loading design
# End time: 11:19:05 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.practica3(bdf_type)
# vsim work.practica3(bdf_type) 
# Start time: 11:19:06 on Sep 21,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.practica3(bdf_type)
# ** Warning: (vsim-3473) Component instance "b2v_inst_practica2 : practica2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /practica3 File: /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd
# ** Error: (vsim-3173) Entity '/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/rtl_work.arithmetic_circuit' has no architecture.
# Load interrupted
# Error loading design
# End time: 11:19:06 on Sep 21,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
