============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:46:55 am
  Module:                 UART_RX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                    launch                                    0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                   100    +0       0 R 
  edge_count_reg[1]/Q          DFFRX1LVT         8  3.6   64  +233     233 R 
U0_edge_bit_counter/edge_count[1] 
U0_uart_fsm/edge_count[1] 
  g1996__1881/B                                                 +0     233   
  g1996__1881/Y                XNOR2X1LVT        1  0.4   18   +93     326 F 
  g1975__2346/B                                                 +0     326   
  g1975__2346/Y                NOR4X1LVT         1  0.4   74   +86     412 R 
  g1974__2883/C0                                                +0     412   
  g1974__2883/Y                OAI211X1LVT       1  0.2   73   +88     500 F 
  g1973__9945/C0                                                +0     500   
  g1973__9945/Y                AOI211XLLVT       4  1.2  136  +116     616 R 
  g1972__9315/A                                                 +0     616   
  g1972__9315/Y                NAND3X1LVT        2  0.6   76  +118     734 F 
  g1963__7098/A1                                                +0     734   
  g1963__7098/Y                OAI32X1LVT        1  0.3   98   +98     832 R 
  current_state_reg[2]/D  <<<  DFFRHQX1LVT                      +0     832   
  current_state_reg[2]/CK      setup                     100   +79     910 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                    capture                                2500 R 
                               uncertainty                     -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    1580ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_uart_fsm/current_state_reg[2]/D

