$date
	Sat Mar 31 22:41:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$scope module adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carryin $end
$var wire 1 $ carryout $end
$var wire 1 % sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#100000
0%
0$
0#
0"
0!
#300000
1%
1!
#500000
1"
0!
#700000
1#
0"
#900000
0%
1$
0#
1"
1!
#1100000
1#
0!
#1300000
0"
1!
#1500000
1%
1"
#1700000
