5 18 1fd81 12 6 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (for3.vcd) 2 -o (for3.cdd) 2 -v (for3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 for3.v 1 21 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 i 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 f 7 0
1 a 2 3 107000e 1 0 31 0 32 17 0 ffffffff 0 f 7 0
1 b 3 3 70011 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 for3.v 5 10 1 
2 2 6 6 6 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 2 11 0 0 2
3 1 main.u$0.u$1 "main.u$0.u$1" 0 for3.v 6 9 1 
2 3 6 6 6 80008 1 0 1004 0 0 32 48 0 0
2 4 6 6 6 60006 0 1 1410 0 0 32 1 i
2 5 6 6 6 60008 1 37 400016 3 4
2 6 6 6 6 d000e 1 0 1008 0 0 32 48 a 0
2 7 6 6 6 b000b b 1 100c 0 0 32 1 i
2 8 6 6 6 b000e b d 80100e 6 7 1 18 0 1 1 1 0 0
2 9 7 7 7 a000e a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 10 6 6 6 110011 0 1 1410 0 0 32 1 i
2 11 6 6 6 110013 a 52 c01012 0 10 32 18 0 ffffffff 0 0 0 0
4 5 11 8 8 5
4 8 0 9 0 5
4 11 6 8 8 5
4 9 0 11 0 5
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 for3.v 7 9 1 
2 12 8 8 8 50005 1 0 1008 0 0 32 48 1 0
2 13 8 8 8 40005 14 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 8 8 8 b000b a 1 101c 0 0 32 1 i
2 15 8 8 8 70007 0 1 1410 0 0 32 1 a
2 16 8 8 8 7000b a 37 3e 14 15
4 13 11 16 0 13
4 16 0 0 0 13
3 1 main.u$3 "main.u$3" 0 for3.v 12 19 1 
